Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 24 17:46:24 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 218 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2053 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 235 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -64.897    -8467.587                   1036                 1036        0.058        0.000                      0                 1036        3.000        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clock/clk_25/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_VGA          {0.000 20.000}     40.000          25.000          
  clkfbout_clk_VGA         {0.000 5.000}      10.000          100.000         
clock/clk_36/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_36m_clk_VGA_1        {0.000 13.521}     27.042          36.979          
  clkfbout_clk_VGA_1       {0.000 5.000}      10.000          100.000         
clock/clk_45/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_45m_clk_VGA_2        {0.000 10.704}     21.408          46.711          
  clkfbout_clk_VGA_2       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/clk_25/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25m_clk_VGA              -24.546    -1030.524                     48                 1036        0.881        0.000                      0                 1036       19.500        0.000                       0                   236  
  clkfbout_clk_VGA                                                                                                                                                           7.845        0.000                       0                     3  
clock/clk_36/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_36m_clk_VGA_1            -37.497    -1652.197                     48                 1036        0.881        0.000                      0                 1036       13.021        0.000                       0                   236  
  clkfbout_clk_VGA_1                                                                                                                                                         7.845        0.000                       0                     3  
clock/clk_45/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_45m_clk_VGA_2            -43.128    -1922.452                     48                 1036        0.881        0.000                      0                 1036       10.204        0.000                       0                   236  
  clkfbout_clk_VGA_2                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_36m_clk_VGA_1  clk_25m_clk_VGA        -64.588    -8147.463                   1036                 1036        0.165        0.000                      0                 1036  
clk_45m_clk_VGA_2  clk_25m_clk_VGA        -64.245    -7791.945                   1036                 1036        0.058        0.000                      0                 1036  
clk_25m_clk_VGA    clk_36m_clk_VGA_1      -64.624    -8185.112                   1036                 1036        0.189        0.000                      0                 1036  
clk_45m_clk_VGA_2  clk_36m_clk_VGA_1      -63.692    -7219.355                   1036                 1036        0.077        0.000                      0                 1036  
clk_25m_clk_VGA    clk_45m_clk_VGA_2      -64.897    -8467.587                   1036                 1036        0.329        0.000                      0                 1036  
clk_36m_clk_VGA_1  clk_45m_clk_VGA_2      -64.308    -7857.186                   1036                 1036        0.324        0.000                      0                 1036  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_25/inst/clk_in1
  To Clock:  clock/clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_25m_clk_VGA

Setup :           48  Failing Endpoints,  Worst Slack      -24.546ns,  Total Violation    -1030.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.546ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 44.547 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    66.908 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922    67.829    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.953 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761    68.714    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124    68.838 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588    69.426    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124    69.550 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000    69.550    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517    44.547    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.475    45.022    
                         clock uncertainty           -0.097    44.925    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079    45.004    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         45.004    
                         arrival time                         -69.550    
  -------------------------------------------------------------------
                         slack                                -24.546    

Slack (VIOLATED) :        -24.513ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 44.549 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841    66.908 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871    67.779    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    67.903 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756    68.659    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    68.783 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563    69.345    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    69.469 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000    69.469    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519    44.549    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.475    45.024    
                         clock uncertainty           -0.097    44.927    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029    44.956    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                         44.956    
                         arrival time                         -69.469    
  -------------------------------------------------------------------
                         slack                                -24.513    

Slack (VIOLATED) :        -24.448ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    66.908 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181    68.089    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124    68.213 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464    68.677    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124    68.801 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526    69.327    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124    69.451 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000    69.451    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516    44.546    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.475    45.021    
                         clock uncertainty           -0.097    44.924    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079    45.003    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         45.003    
                         arrival time                         -69.451    
  -------------------------------------------------------------------
                         slack                                -24.448    

Slack (VIOLATED) :        -24.447ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    66.908 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922    67.829    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.953 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761    68.714    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124    68.838 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441    69.278    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124    69.402 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000    69.402    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516    44.546    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.475    45.021    
                         clock uncertainty           -0.097    44.924    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031    44.955    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                         44.955    
                         arrival time                         -69.402    
  -------------------------------------------------------------------
                         slack                                -24.447    

Slack (VIOLATED) :        -24.432ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 44.619 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    66.908 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295    68.202    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    68.326 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466    68.792    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    68.916 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421    69.337    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124    69.461 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000    69.461    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589    44.619    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.475    45.094    
                         clock uncertainty           -0.097    44.997    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032    45.029    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                         45.029    
                         arrival time                         -69.461    
  -------------------------------------------------------------------
                         slack                                -24.432    

Slack (VIOLATED) :        -24.425ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 44.620 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    66.908 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295    68.202    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    68.326 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466    68.792    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    68.916 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415    69.332    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124    69.456 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000    69.456    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590    44.620    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.475    45.095    
                         clock uncertainty           -0.097    44.998    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032    45.030    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         45.030    
                         arrival time                         -69.456    
  -------------------------------------------------------------------
                         slack                                -24.425    

Slack (VIOLATED) :        -24.421ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 44.549 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841    66.908 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138    68.046    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124    68.170 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304    68.474    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.598 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655    69.253    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    69.377 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000    69.377    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519    44.549    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.475    45.024    
                         clock uncertainty           -0.097    44.927    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029    44.956    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         44.956    
                         arrival time                         -69.377    
  -------------------------------------------------------------------
                         slack                                -24.421    

Slack (VIOLATED) :        -24.323ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    66.908 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959    67.867    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    67.991 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466    68.457    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    68.581 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618    69.199    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124    69.323 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000    69.323    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515    44.545    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.475    45.020    
                         clock uncertainty           -0.097    44.923    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077    45.000    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                         45.000    
                         arrival time                         -69.323    
  -------------------------------------------------------------------
                         slack                                -24.323    

Slack (VIOLATED) :        -24.317ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841    66.908 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981    67.889    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    68.013 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455    68.468    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.592 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605    69.196    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    69.320 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000    69.320    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518    44.548    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.475    45.023    
                         clock uncertainty           -0.097    44.926    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077    45.003    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         45.003    
                         arrival time                         -69.320    
  -------------------------------------------------------------------
                         slack                                -24.317    

Slack (VIOLATED) :        -24.315ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.624    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.748 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.748    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.261 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.261    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.247    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.371 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.371    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.884 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.884    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.001 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.787    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.911 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.911    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.424 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.424    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    50.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841    66.908 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120    68.027    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    68.151 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450    68.601    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.725 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424    69.149    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124    69.273 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000    69.273    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201    42.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    42.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518    44.548    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.475    45.023    
                         clock uncertainty           -0.097    44.926    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032    44.958    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                         44.958    
                         arrival time                         -69.273    
  -------------------------------------------------------------------
                         slack                                -24.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.132    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.315    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.203    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.519    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.136    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.319    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.211    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.383     2.143    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.326    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.204    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.132    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.315    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.208    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.132    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.315    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.222    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.383     2.143    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.326    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.229    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.532    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.149    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.332    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.764    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.928 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.231    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.383     2.143    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.326    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.217    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.511    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.128    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.311    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.764    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.928 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.240    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.529    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.146    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.329    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.911    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_VGA
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X73Y42     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_82_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y85      rgb/addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y81      rgb/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y88      rgb/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y87      rgb/addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     rgb/addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y77     rgb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y77     rgb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y77     rgb/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y77     rgb/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X73Y42     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_82_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y85      rgb/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y84     rgb/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y88      rgb/addr_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA
  To Clock:  clkfbout_clk_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock/clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_36/inst/clk_in1
  To Clock:  clock/clk_36/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_36/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_36/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_36m_clk_VGA_1

Setup :           48  Failing Endpoints,  Worst Slack      -37.497ns,  Total Violation    -1652.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.497ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 31.572 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    66.888 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922    67.810    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.934 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761    68.695    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124    68.819 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588    69.407    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124    69.531 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000    69.531    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517    31.572    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.473    32.045    
                         clock uncertainty           -0.091    31.955    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079    32.034    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                         -69.531    
  -------------------------------------------------------------------
                         slack                                -37.497    

Slack (VIOLATED) :        -37.465ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 31.574 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841    66.888 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871    67.759    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    67.883 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756    68.639    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    68.763 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563    69.326    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    69.450 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000    69.450    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519    31.574    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.473    32.047    
                         clock uncertainty           -0.091    31.957    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029    31.986    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                         31.986    
                         arrival time                         -69.450    
  -------------------------------------------------------------------
                         slack                                -37.465    

Slack (VIOLATED) :        -37.399ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 31.571 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    66.888 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181    68.069    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124    68.193 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464    68.658    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124    68.782 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526    69.308    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124    69.432 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000    69.432    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516    31.571    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.473    32.044    
                         clock uncertainty           -0.091    31.954    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079    32.033    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                         -69.432    
  -------------------------------------------------------------------
                         slack                                -37.399    

Slack (VIOLATED) :        -37.399ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 31.571 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    66.888 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922    67.810    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.934 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761    68.695    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124    68.819 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441    69.259    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124    69.383 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000    69.383    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516    31.571    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.473    32.044    
                         clock uncertainty           -0.091    31.954    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031    31.985    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                         31.985    
                         arrival time                         -69.383    
  -------------------------------------------------------------------
                         slack                                -37.399    

Slack (VIOLATED) :        -37.384ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 31.644 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    66.888 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295    68.183    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    68.307 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466    68.773    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    68.897 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421    69.318    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124    69.442 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000    69.442    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589    31.644    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.473    32.117    
                         clock uncertainty           -0.091    32.027    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032    32.059    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                         -69.442    
  -------------------------------------------------------------------
                         slack                                -37.384    

Slack (VIOLATED) :        -37.377ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 31.645 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    66.888 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295    68.183    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    68.307 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466    68.773    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    68.897 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415    69.312    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124    69.436 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000    69.436    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590    31.645    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.473    32.118    
                         clock uncertainty           -0.091    32.028    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032    32.060    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                         -69.436    
  -------------------------------------------------------------------
                         slack                                -37.377    

Slack (VIOLATED) :        -37.372ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 31.574 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841    66.888 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138    68.027    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124    68.151 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304    68.455    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.579 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655    69.234    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    69.358 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000    69.358    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519    31.574    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.473    32.047    
                         clock uncertainty           -0.091    31.957    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029    31.986    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         31.986    
                         arrival time                         -69.358    
  -------------------------------------------------------------------
                         slack                                -37.372    

Slack (VIOLATED) :        -37.274ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 31.570 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    66.888 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959    67.847    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    67.971 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466    68.437    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    68.561 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618    69.180    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124    69.304 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000    69.304    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515    31.570    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.473    32.043    
                         clock uncertainty           -0.091    31.953    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077    32.030    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                         32.030    
                         arrival time                         -69.304    
  -------------------------------------------------------------------
                         slack                                -37.274    

Slack (VIOLATED) :        -37.269ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 31.573 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841    66.888 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981    67.870    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    67.994 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455    68.448    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.572 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605    69.177    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    69.301 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000    69.301    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518    31.573    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.473    32.046    
                         clock uncertainty           -0.091    31.956    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077    32.033    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                         -69.301    
  -------------------------------------------------------------------
                         slack                                -37.269    

Slack (VIOLATED) :        -37.266ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 31.573 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465     2.465    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.589 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.309    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.405 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     5.033    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     6.113    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     6.237    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.750 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.750    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.867    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.190 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.828    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     8.134 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     8.134    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.684 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.684    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.719    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303    10.022 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000    10.022    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.554 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.554    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.634    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.758 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.758    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.290 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    12.290    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.404 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.376    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.500    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.032 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    14.032    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.146 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    15.260    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.384 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.384    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.897 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.897    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.014 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    17.279    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.403 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.403    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.936 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.936    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.053 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    19.169    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    19.293 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    19.293    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.825 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.825    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    21.319    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.443 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.443    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.993 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    23.116    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    23.240 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    23.240    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.790    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.834    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.958 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.958    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.490 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.490    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.605    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.729 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.729    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.242 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    27.242    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.359 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.424    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.548 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.548    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.080 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    30.228    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.352 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.352    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.865 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.865    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.965    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    32.089 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    32.089    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.639 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.639    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.753 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.768    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.892 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.892    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.405 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.405    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.522 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.681    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.805 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.805    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.318 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.318    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.435 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.593    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.717 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.717    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.230 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.230    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.347 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.340    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.464 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.464    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.862 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.862    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.976 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    41.080    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    41.204 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    41.204    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.754 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.754    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.868 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    43.010    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    43.134 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    43.134    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.647 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.647    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.764 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.819    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.943 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.943    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.475 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.475    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.554    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    47.149 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.149    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    48.200    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    48.324 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    48.324    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.874 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.874    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.988 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.999    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    50.123 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    50.123    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.636 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.636    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.937    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    52.061 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    52.061    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.574 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.574    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.691 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.551    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.675 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.675    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.225 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    54.225    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.339 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    54.339    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.610 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    55.095    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.468 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.468    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.001 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    56.001    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    56.118    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.372 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    57.095    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.462 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.462    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.012 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    58.012    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.126 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    58.126    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.397 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    59.111    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.484 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.484    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.017 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    60.017    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.134 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    60.134    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.388 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    61.053    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.420 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.420    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.952 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.952    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.066 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    63.047    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841    66.888 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120    68.008    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    68.132 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450    68.582    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.706 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424    69.130    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124    69.254 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000    69.254    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183    29.226    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.326 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.964    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.055 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518    31.573    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.473    32.046    
                         clock uncertainty           -0.091    31.956    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032    31.988    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                         31.988    
                         arrival time                         -69.254    
  -------------------------------------------------------------------
                         slack                                -37.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.184    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.120    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.303    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.191    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.507    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.124    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.307    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.198    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.383     2.131    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.314    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.120    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.303    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.120    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.303    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.210    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.383     2.131    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.314    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.217    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.520    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.137    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.320    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.751    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.915 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.219    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.383     2.131    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.314    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.204    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.499    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.116    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.299    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.751    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.915 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.228    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.517    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.134    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.317    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.911    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36m_clk_VGA_1
Waveform(ns):       { 0.000 13.521 }
Period(ns):         27.042
Sources:            { clock/clk_36/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X1Y0      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X1Y1      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y2      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y3      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y4      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y5      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y0      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       27.042      186.318    MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X8Y85      rgb/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y85     rgb/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y85     rgb/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X7Y81      rgb/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X10Y84     rgb/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X8Y88      rgb/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X8Y87      rgb/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X10Y88     rgb/addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X8Y88      rgb/addr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X5Y80      rgb/addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X51Y77     rgb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X51Y77     rgb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X51Y77     rgb/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X51Y77     rgb/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X43Y74     syn/hc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.521      13.021     SLICE_X73Y42     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_82_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X8Y85      rgb/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y85     rgb/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y85     rgb/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X10Y84     rgb/addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_1
  To Clock:  clkfbout_clk_VGA_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock/clk_36/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_45/inst/clk_in1
  To Clock:  clock/clk_45/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_45/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_45/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_45m_clk_VGA_2

Setup :           48  Failing Endpoints,  Worst Slack      -43.128ns,  Total Violation    -1922.452ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -43.128ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 25.662 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    66.549 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922    67.470    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.594 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761    68.355    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124    68.479 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588    69.068    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124    69.192 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000    69.192    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517    25.662    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.410    26.072    
                         clock uncertainty           -0.087    25.985    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079    26.064    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         26.064    
                         arrival time                         -69.192    
  -------------------------------------------------------------------
                         slack                                -43.128    

Slack (VIOLATED) :        -43.095ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 25.664 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841    66.549 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871    67.420    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    67.544 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756    68.300    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    68.424 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563    68.987    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    69.111 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000    69.111    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519    25.664    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.410    26.074    
                         clock uncertainty           -0.087    25.987    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029    26.016    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                         26.016    
                         arrival time                         -69.111    
  -------------------------------------------------------------------
                         slack                                -43.095    

Slack (VIOLATED) :        -43.030ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 25.661 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    66.549 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181    67.730    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124    67.854 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464    68.318    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124    68.442 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526    68.969    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124    69.093 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000    69.093    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516    25.661    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.410    26.071    
                         clock uncertainty           -0.087    25.984    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079    26.063    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         26.063    
                         arrival time                         -69.093    
  -------------------------------------------------------------------
                         slack                                -43.030    

Slack (VIOLATED) :        -43.029ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 25.661 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    66.549 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922    67.470    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.594 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761    68.355    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124    68.479 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441    68.920    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124    69.044 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000    69.044    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516    25.661    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.410    26.071    
                         clock uncertainty           -0.087    25.984    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031    26.015    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                         26.015    
                         arrival time                         -69.044    
  -------------------------------------------------------------------
                         slack                                -43.029    

Slack (VIOLATED) :        -43.014ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 25.734 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    66.549 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295    67.844    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    67.968 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466    68.434    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    68.558 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421    68.979    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124    69.103 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000    69.103    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589    25.734    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.410    26.144    
                         clock uncertainty           -0.087    26.057    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032    26.089    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                         26.089    
                         arrival time                         -69.103    
  -------------------------------------------------------------------
                         slack                                -43.014    

Slack (VIOLATED) :        -43.007ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.735 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    66.549 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295    67.844    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    67.968 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466    68.434    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    68.558 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415    68.973    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124    69.097 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000    69.097    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590    25.735    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.410    26.145    
                         clock uncertainty           -0.087    26.058    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032    26.090    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -69.097    
  -------------------------------------------------------------------
                         slack                                -43.007    

Slack (VIOLATED) :        -43.002ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 25.664 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841    66.549 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138    67.687    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124    67.811 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304    68.115    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.239 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655    68.894    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    69.018 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000    69.018    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519    25.664    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.410    26.074    
                         clock uncertainty           -0.087    25.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029    26.016    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         26.016    
                         arrival time                         -69.018    
  -------------------------------------------------------------------
                         slack                                -43.002    

Slack (VIOLATED) :        -42.904ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 25.660 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    66.549 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959    67.508    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    67.632 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466    68.098    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    68.222 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618    68.840    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124    68.964 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000    68.964    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515    25.660    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.410    26.070    
                         clock uncertainty           -0.087    25.983    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077    26.060    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                         -68.964    
  -------------------------------------------------------------------
                         slack                                -42.904    

Slack (VIOLATED) :        -42.899ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 25.663 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841    66.549 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981    67.530    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    67.654 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455    68.109    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.233 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605    68.838    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    68.962 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000    68.962    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518    25.663    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.410    26.073    
                         clock uncertainty           -0.087    25.986    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077    26.063    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         26.063    
                         arrival time                         -68.962    
  -------------------------------------------------------------------
                         slack                                -42.899    

Slack (VIOLATED) :        -42.897ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 25.663 - 21.408 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627     4.694    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.150 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624     5.773    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.897 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000     5.897    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.410 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000     6.410    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.527 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000     6.527    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.850 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638     7.489    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.795 r  addr0_i_605/O
                         net (fo=1, routed)           0.000     7.795    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.345 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000     8.345    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701     9.380    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303     9.683 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000     9.683    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.215 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000    10.215    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966    11.294    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124    11.418 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000    11.418    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.950 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000    11.950    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.064 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972    13.037    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.161 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000    13.161    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.693 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000    13.693    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114    14.921    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    15.045 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000    15.045    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.558 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000    15.558    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265    16.940    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124    17.064 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000    17.064    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.597 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000    17.597    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.714 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116    18.829    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124    18.953 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000    18.953    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.485 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000    19.485    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380    20.980    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    21.104 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000    21.104    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.654 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123    22.776    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124    22.900 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000    22.900    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.450 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000    23.450    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930    24.495    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.619 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000    24.619    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.151 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000    25.151    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.265 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001    26.266    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124    26.390 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000    26.390    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.903 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.903    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.020 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064    28.084    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    28.208 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000    28.208    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.740 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149    29.889    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000    30.013    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.526 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.526    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.643 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982    31.625    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124    31.749 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000    31.749    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.299 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.299    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.413 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015    33.429    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124    33.553 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000    33.553    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.066 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.066    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159    35.342    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    35.466 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000    35.466    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.979 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.979    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.096 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158    37.254    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124    37.378 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000    37.378    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.891 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000    37.891    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.008 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993    39.000    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    39.124 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000    39.124    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.522 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.522    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.636 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104    40.740    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124    40.864 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000    40.864    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.414 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000    41.414    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.528 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143    42.671    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124    42.795 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000    42.795    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.308 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000    43.308    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.425 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055    44.480    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124    44.604 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000    44.604    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.136 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000    45.136    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964    46.215    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.810 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.810    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.927 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934    47.860    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124    47.984 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000    47.984    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.534 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000    48.534    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.648 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011    49.660    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124    49.784 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000    49.784    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.297 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    50.297    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184    51.598    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124    51.722 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000    51.722    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.235 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.235    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.352 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860    53.211    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124    53.335 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000    53.335    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.885 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000    53.885    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.999 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    53.999    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.270 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486    54.756    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373    55.129 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000    55.129    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.662 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.662    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.779 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000    55.779    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.033 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723    56.756    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367    57.123 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000    57.123    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.673 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000    57.673    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.787 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000    57.787    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.058 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714    58.772    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373    59.145 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000    59.145    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.678 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000    59.678    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.795 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000    59.795    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.049 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664    60.713    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367    61.080 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000    61.080    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.612 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.612    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982    62.708    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841    66.549 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120    67.669    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    67.793 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450    68.243    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124    68.367 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424    68.791    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124    68.915 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000    68.915    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907    23.316    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.416 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.054    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.145 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518    25.663    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.410    26.073    
                         clock uncertainty           -0.087    25.986    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032    26.018    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                         26.018    
                         arrival time                         -68.915    
  -------------------------------------------------------------------
                         slack                                -42.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.074    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     2.009    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.080    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.370    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.357     2.013    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.088    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.357     2.020    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.203    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.082    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     2.009    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.085    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     2.009    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.100    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.357     2.020    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.203    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.106    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.383    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.357     2.026    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.209    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.641    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.109    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.357     2.020    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.203    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.094    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.362    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     2.005    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.188    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.641    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.805 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.118    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.380    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.357     2.023    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.206    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.911    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_45m_clk_VGA_2
Waveform(ns):       { 0.000 10.704 }
Period(ns):         21.408
Sources:            { clock/clk_45/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X1Y0      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X1Y1      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y2      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y3      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y4      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y5      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y0      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       21.408      191.952    MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X64Y58     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X64Y58     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X53Y71     rgb/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X55Y78     rgb/data_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X7Y81      rgb/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X6Y86      rgb/addro2_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X6Y81      rgb/addro2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X62Y49     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y56     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X59Y77     rgb/b_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.704      10.204     SLICE_X73Y42     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_82_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X10Y84     rgb/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X10Y84     rgb/addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y83     rgb/addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y83     rgb/addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X6Y86      rgb/addro2_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X10Y83     rgb/addro2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y84     rgb/addro2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X12Y84     rgb/addro2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X8Y84      rgb/addro2_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_2
  To Clock:  clkfbout_clk_VGA_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clock/clk_45/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_25m_clk_VGA

Setup :         1036  Failing Endpoints,  Worst Slack      -64.588ns,  Total Violation    -8147.463ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -64.588ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 924.547 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   986.326 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   987.247    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   987.371 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   988.132    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   988.256 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588   988.844    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124   988.968 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   988.968    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517   924.547    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   924.627    
                         clock uncertainty           -0.326   924.301    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079   924.380    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        924.380    
                         arrival time                        -988.968    
  -------------------------------------------------------------------
                         slack                                -64.588    

Slack (VIOLATED) :        -64.555ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 924.549 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841   986.326 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871   987.197    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124   987.321 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756   988.077    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124   988.201 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563   988.763    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124   988.888 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000   988.888    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   924.549    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.080   924.629    
                         clock uncertainty           -0.326   924.303    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029   924.332    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                        924.332    
                         arrival time                        -988.887    
  -------------------------------------------------------------------
                         slack                                -64.555    

Slack (VIOLATED) :        -64.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 924.546 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841   986.326 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181   987.507    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124   987.631 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464   988.095    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124   988.219 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526   988.745    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124   988.869 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000   988.869    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   924.546    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.080   924.626    
                         clock uncertainty           -0.326   924.300    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079   924.379    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        924.379    
                         arrival time                        -988.869    
  -------------------------------------------------------------------
                         slack                                -64.490    

Slack (VIOLATED) :        -64.489ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 924.546 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   986.326 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   987.247    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   987.371 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   988.132    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   988.256 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441   988.696    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124   988.820 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000   988.820    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   924.546    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.080   924.626    
                         clock uncertainty           -0.326   924.300    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031   924.331    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                        924.331    
                         arrival time                        -988.820    
  -------------------------------------------------------------------
                         slack                                -64.489    

Slack (VIOLATED) :        -64.474ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 924.619 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   986.326 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   987.621    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   987.745 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   988.210    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   988.334 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421   988.755    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124   988.880 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000   988.880    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589   924.619    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.080   924.699    
                         clock uncertainty           -0.326   924.373    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032   924.405    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                        924.405    
                         arrival time                        -988.879    
  -------------------------------------------------------------------
                         slack                                -64.474    

Slack (VIOLATED) :        -64.467ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 924.620 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   986.326 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   987.621    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   987.745 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   988.210    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   988.334 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415   988.750    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124   988.874 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   988.874    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590   924.620    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   924.700    
                         clock uncertainty           -0.326   924.374    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032   924.406    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        924.406    
                         arrival time                        -988.873    
  -------------------------------------------------------------------
                         slack                                -64.467    

Slack (VIOLATED) :        -64.463ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 924.549 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841   986.326 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138   987.464    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124   987.588 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304   987.892    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   988.016 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655   988.671    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124   988.795 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   988.795    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   924.549    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   924.629    
                         clock uncertainty           -0.326   924.303    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   924.332    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        924.332    
                         arrival time                        -988.794    
  -------------------------------------------------------------------
                         slack                                -64.463    

Slack (VIOLATED) :        -64.365ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 924.545 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841   986.326 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959   987.285    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124   987.409 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466   987.875    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124   987.999 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618   988.617    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124   988.741 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000   988.741    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515   924.545    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.080   924.625    
                         clock uncertainty           -0.326   924.299    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077   924.376    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                        924.376    
                         arrival time                        -988.740    
  -------------------------------------------------------------------
                         slack                                -64.365    

Slack (VIOLATED) :        -64.359ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 924.548 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841   986.326 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981   987.307    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124   987.431 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455   987.886    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124   988.010 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605   988.615    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124   988.739 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   988.739    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   924.548    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   924.628    
                         clock uncertainty           -0.326   924.302    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077   924.379    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        924.379    
                         arrival time                        -988.738    
  -------------------------------------------------------------------
                         slack                                -64.359    

Slack (VIOLATED) :        -64.357ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 924.548 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.470 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   921.902    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.026 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.746    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.842 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   924.470    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   924.926 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   925.549    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   925.673 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   925.673    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.186 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.186    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.303 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.303    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   926.626 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.265    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   927.571 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   927.571    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.121 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.121    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   928.455 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.156    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   929.459 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   929.459    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   929.991 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   929.991    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.105 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.070    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.194 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.194    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   931.726 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   931.726    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   931.840 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   932.813    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   932.937 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   932.937    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   933.469 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   933.469    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   933.583 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   934.697    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   934.821 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   934.821    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.334 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.334    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   935.451 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   936.716    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   936.840 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   936.840    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.373 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.373    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   937.490 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   938.606    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   938.730 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   938.730    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.262 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.262    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.376 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   940.756    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   940.880 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   940.880    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   941.430 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   942.553    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   942.677 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   942.677    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.227 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.227    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.341 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.271    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.395 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.395    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   944.927 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   944.927    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.041 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.042    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.166 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.166    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   946.679 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   946.679    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.796 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   947.860    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   947.984 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   947.984    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.516 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   949.665    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   949.789 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   949.789    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.302 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.302    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   950.419 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.402    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   951.526 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   951.526    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.076 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.076    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.190 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.205    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.329 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.329    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   953.842 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   953.842    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.959 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.118    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.242 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.242    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   955.755 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   955.755    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   955.872 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.030    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.154 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.154    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   957.667 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   957.667    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.784 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   958.777    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   958.901 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   958.901    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.299 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.299    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.413 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   960.517    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   960.641 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   960.641    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.191 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.191    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.305 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   962.448    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.572 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   962.572    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.085 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.085    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.202 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.257    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.381 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.381    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   964.913 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   964.913    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.027 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   965.991    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   966.586 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   966.586    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   966.703 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   967.637    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   967.761 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   967.761    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.311 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.311    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   968.425 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   969.436    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   969.560 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   969.560    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.073 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.073    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.190 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.374    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   971.498 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   971.498    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.011 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.011    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.128 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   972.988    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.112 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.112    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   973.662 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   973.662    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.776 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   973.776    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.047 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   974.532    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   974.905 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   974.905    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   975.438 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   975.438    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   975.555 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   975.555    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   975.809 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   976.532    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   976.899 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   976.899    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   977.449 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   977.449    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   977.563 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   977.563    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   977.834 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   978.549    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   978.922 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   978.922    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   979.455 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   979.455    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   979.572 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   979.572    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.826 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   980.490    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   980.857 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   980.857    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.389 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.389    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   981.503 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   982.485    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841   986.326 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120   987.445    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124   987.569 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450   988.019    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   988.143 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424   988.567    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124   988.691 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000   988.691    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   922.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   922.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   924.548    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.080   924.628    
                         clock uncertainty           -0.326   924.302    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032   924.334    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                        924.334    
                         arrival time                        -988.691    
  -------------------------------------------------------------------
                         slack                                -64.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.184    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.510    
                         clock uncertainty            0.326     2.836    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.019    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.191    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.519    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.514    
                         clock uncertainty            0.326     2.840    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.023    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.198    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.521    
                         clock uncertainty            0.326     2.847    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.030    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.510    
                         clock uncertainty            0.326     2.836    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.019    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.510    
                         clock uncertainty            0.326     2.836    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.019    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.210    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.521    
                         clock uncertainty            0.326     2.847    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.030    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.217    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.532    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.527    
                         clock uncertainty            0.326     2.853    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.036    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.751    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.915 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.219    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.521    
                         clock uncertainty            0.326     2.847    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.030    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.204    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.511    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.506    
                         clock uncertainty            0.326     2.832    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.015    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.751    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.915 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.228    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.529    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.524    
                         clock uncertainty            0.326     2.850    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.033    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_25m_clk_VGA

Setup :         1036  Failing Endpoints,  Worst Slack      -64.245ns,  Total Violation    -7791.945ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -64.245ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 604.547 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   665.986 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   666.908    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   667.032 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   667.792    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   667.916 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588   668.505    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124   668.629 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   668.629    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517   604.547    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   604.627    
                         clock uncertainty           -0.323   604.304    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079   604.383    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        604.383    
                         arrival time                        -668.628    
  -------------------------------------------------------------------
                         slack                                -64.245    

Slack (VIOLATED) :        -64.212ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 604.549 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841   665.986 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871   666.857    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124   666.981 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756   667.737    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124   667.861 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563   668.424    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124   668.548 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000   668.548    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   604.549    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.080   604.629    
                         clock uncertainty           -0.323   604.306    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029   604.335    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                        604.335    
                         arrival time                        -668.547    
  -------------------------------------------------------------------
                         slack                                -64.212    

Slack (VIOLATED) :        -64.147ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 604.546 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841   665.986 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181   667.167    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124   667.291 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464   667.755    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124   667.879 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526   668.406    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124   668.530 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000   668.530    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   604.546    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.080   604.626    
                         clock uncertainty           -0.323   604.303    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079   604.382    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        604.382    
                         arrival time                        -668.529    
  -------------------------------------------------------------------
                         slack                                -64.147    

Slack (VIOLATED) :        -64.146ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 604.546 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   665.986 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   666.908    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   667.032 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   667.792    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   667.916 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441   668.357    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124   668.481 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000   668.481    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   604.546    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.080   604.626    
                         clock uncertainty           -0.323   604.303    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031   604.334    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                        604.334    
                         arrival time                        -668.480    
  -------------------------------------------------------------------
                         slack                                -64.146    

Slack (VIOLATED) :        -64.131ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 604.619 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   665.986 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   667.281    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   667.405 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   667.871    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   667.995 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421   668.416    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124   668.540 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000   668.540    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589   604.619    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.080   604.699    
                         clock uncertainty           -0.323   604.376    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032   604.408    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                        604.408    
                         arrival time                        -668.539    
  -------------------------------------------------------------------
                         slack                                -64.131    

Slack (VIOLATED) :        -64.124ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 604.620 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   665.986 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   667.281    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   667.405 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   667.871    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   667.995 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415   668.410    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124   668.534 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   668.534    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590   604.620    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   604.700    
                         clock uncertainty           -0.323   604.377    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032   604.409    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        604.409    
                         arrival time                        -668.534    
  -------------------------------------------------------------------
                         slack                                -64.124    

Slack (VIOLATED) :        -64.119ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 604.549 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841   665.986 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138   667.124    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124   667.248 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304   667.553    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   667.677 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655   668.331    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124   668.456 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   668.456    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   604.549    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   604.629    
                         clock uncertainty           -0.323   604.306    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   604.335    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        604.335    
                         arrival time                        -668.455    
  -------------------------------------------------------------------
                         slack                                -64.119    

Slack (VIOLATED) :        -64.022ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 604.545 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841   665.986 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959   666.945    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124   667.069 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466   667.535    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124   667.659 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618   668.278    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124   668.402 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000   668.402    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515   604.545    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.080   604.625    
                         clock uncertainty           -0.323   604.302    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077   604.379    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                        604.379    
                         arrival time                        -668.401    
  -------------------------------------------------------------------
                         slack                                -64.022    

Slack (VIOLATED) :        -64.016ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 604.548 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841   665.986 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981   666.968    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124   667.092 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455   667.546    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124   667.670 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605   668.275    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124   668.399 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   668.399    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   604.548    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   604.628    
                         clock uncertainty           -0.323   604.305    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077   604.382    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        604.382    
                         arrival time                        -668.398    
  -------------------------------------------------------------------
                         slack                                -64.016    

Slack (VIOLATED) :        -64.014ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 604.548 - 600.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 604.130 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   601.563    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.503 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   604.130    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   604.586 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   605.210    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   605.334 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   605.334    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   605.847 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   605.847    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   605.964 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   605.964    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   606.287 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   606.925    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   607.231 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   607.231    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   607.781 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   607.781    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   608.115 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   608.816    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   609.119 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   609.119    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   609.651 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   609.651    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.765 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   610.731    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   610.855 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   610.855    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   611.387 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   611.387    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   611.501 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   612.473    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   612.597 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   612.597    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   613.129 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   613.129    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   613.243 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   614.358    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   614.482 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   614.482    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   614.995 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   614.995    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   615.112 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   616.376    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   616.500 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   616.500    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   617.033 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   617.033    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.150 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   618.266    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   618.390 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   618.390    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   618.922 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   618.922    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   619.036 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   620.416    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   620.540 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   620.540    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   621.090 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   622.213    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   622.337 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   622.337    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   622.887 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   622.887    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   623.001 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   623.931    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   624.055 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   624.055    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   624.587 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   624.587    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   624.701 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   625.703    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   625.827 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   625.827    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   626.340 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   626.340    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   626.457 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   627.521    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   627.645 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   627.645    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.177 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   629.326    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   629.450 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   629.450    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   629.963 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   629.963    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   630.080 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   631.062    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   631.186 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   631.186    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   631.736 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   631.736    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   631.850 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   632.866    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   632.990 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   632.990    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   633.503 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   633.503    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   633.620 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   634.779    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   634.903 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   634.903    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   635.416 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   635.416    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   635.533 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   636.690    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   636.815 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   636.815    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   637.328 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   637.328    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.445 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   638.437    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   638.561 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   638.561    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   638.959 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   638.959    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.073 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   640.177    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   640.301 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   640.301    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   640.851 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   640.851    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   640.965 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   642.108    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   642.232 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   642.232    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   642.745 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   642.745    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   642.862 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   643.917    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   644.041 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   644.041    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   644.573 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   644.573    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   644.687 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   645.652    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   646.247 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   646.247    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   646.364 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   647.297    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   647.421 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   647.421    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.971 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   647.971    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.085 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   649.097    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   649.221 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   649.221    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   649.734 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   649.734    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   649.851 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   651.035    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   651.159 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   651.159    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   651.672 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   651.672    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   651.789 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   652.648    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   652.772 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   652.772    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   653.322 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   653.322    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.436 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   653.436    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   653.707 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   654.193    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   654.566 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   654.566    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   655.099 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   655.099    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   655.216 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   655.216    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   655.470 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   656.193    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   656.560 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   656.560    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   657.110 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   657.110    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   657.224 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   657.224    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   657.495 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   658.209    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   658.582 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   658.582    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   659.115 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   659.115    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   659.232 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   659.232    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.486 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   660.150    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   660.517 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   660.517    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   661.049 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   661.049    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   661.163 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   662.145    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841   665.986 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120   667.106    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124   667.230 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450   667.680    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   667.804 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424   668.228    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124   668.352 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000   668.352    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.201   602.201    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   602.301 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.939    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   603.030 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   604.548    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.080   604.628    
                         clock uncertainty           -0.323   604.305    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032   604.337    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                        604.337    
                         arrival time                        -668.351    
  -------------------------------------------------------------------
                         slack                                -64.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.074    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.510    
                         clock uncertainty            0.323     2.833    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.016    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.080    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.519    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.514    
                         clock uncertainty            0.323     2.837    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.020    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.088    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.521    
                         clock uncertainty            0.323     2.844    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.027    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.082    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.510    
                         clock uncertainty            0.323     2.833    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.016    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.085    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.515    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.510    
                         clock uncertainty            0.323     2.833    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.016    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.100    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.521    
                         clock uncertainty            0.323     2.844    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.027    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.106    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.532    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.527    
                         clock uncertainty            0.323     2.850    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.033    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.641    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.109    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.526    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.521    
                         clock uncertainty            0.323     2.844    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.027    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.094    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.511    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.506    
                         clock uncertainty            0.323     2.829    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.012    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.641    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.805 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.118    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.529    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.524    
                         clock uncertainty            0.323     2.847    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.030    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_36m_clk_VGA_1

Setup :         1036  Failing Endpoints,  Worst Slack      -64.624ns,  Total Violation    -8185.112ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -64.624ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 1005.093 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841  1066.907 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922  1067.829    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124  1067.953 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761  1068.714    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124  1068.838 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588  1069.426    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124  1069.550 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000  1069.550    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517  1005.093    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080  1005.173    
                         clock uncertainty           -0.326  1004.847    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079  1004.926    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                       1004.926    
                         arrival time                       -1069.550    
  -------------------------------------------------------------------
                         slack                                -64.624    

Slack (VIOLATED) :        -64.591ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 1005.095 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841  1066.907 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871  1067.778    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124  1067.902 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756  1068.658    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124  1068.782 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563  1069.345    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124  1069.469 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000  1069.469    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519  1005.095    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.080  1005.175    
                         clock uncertainty           -0.326  1004.849    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029  1004.878    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                       1004.878    
                         arrival time                       -1069.469    
  -------------------------------------------------------------------
                         slack                                -64.591    

Slack (VIOLATED) :        -64.526ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 1005.092 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841  1066.907 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181  1068.089    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124  1068.213 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464  1068.677    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124  1068.801 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526  1069.327    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124  1069.451 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000  1069.451    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516  1005.092    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.080  1005.172    
                         clock uncertainty           -0.326  1004.846    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079  1004.925    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                       1004.925    
                         arrival time                       -1069.451    
  -------------------------------------------------------------------
                         slack                                -64.526    

Slack (VIOLATED) :        -64.525ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 1005.092 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841  1066.907 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922  1067.829    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124  1067.953 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761  1068.714    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124  1068.838 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441  1069.278    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124  1069.402 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000  1069.402    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516  1005.092    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.080  1005.172    
                         clock uncertainty           -0.326  1004.846    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031  1004.877    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                       1004.877    
                         arrival time                       -1069.402    
  -------------------------------------------------------------------
                         slack                                -64.525    

Slack (VIOLATED) :        -64.511ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 1005.165 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841  1066.907 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295  1068.202    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124  1068.326 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466  1068.792    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124  1068.916 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421  1069.337    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124  1069.461 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000  1069.461    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589  1005.165    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.080  1005.245    
                         clock uncertainty           -0.326  1004.919    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032  1004.951    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                       1004.951    
                         arrival time                       -1069.461    
  -------------------------------------------------------------------
                         slack                                -64.511    

Slack (VIOLATED) :        -64.504ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 1005.166 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841  1066.907 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295  1068.202    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124  1068.326 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466  1068.792    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124  1068.916 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415  1069.331    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124  1069.455 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000  1069.455    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590  1005.166    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080  1005.246    
                         clock uncertainty           -0.326  1004.920    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032  1004.952    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                       1004.952    
                         arrival time                       -1069.455    
  -------------------------------------------------------------------
                         slack                                -64.504    

Slack (VIOLATED) :        -64.499ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 1005.095 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841  1066.907 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138  1068.046    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124  1068.170 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304  1068.474    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124  1068.598 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655  1069.253    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124  1069.377 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000  1069.377    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519  1005.095    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080  1005.175    
                         clock uncertainty           -0.326  1004.849    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029  1004.878    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                       1004.878    
                         arrival time                       -1069.377    
  -------------------------------------------------------------------
                         slack                                -64.499    

Slack (VIOLATED) :        -64.401ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 1005.091 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841  1066.907 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959  1067.866    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124  1067.990 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466  1068.456    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124  1068.580 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618  1069.199    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124  1069.323 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000  1069.323    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515  1005.091    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.080  1005.171    
                         clock uncertainty           -0.326  1004.845    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077  1004.922    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.922    
                         arrival time                       -1069.323    
  -------------------------------------------------------------------
                         slack                                -64.401    

Slack (VIOLATED) :        -64.396ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 1005.094 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841  1066.907 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981  1067.889    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124  1068.013 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455  1068.467    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124  1068.591 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605  1069.196    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124  1069.320 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000  1069.320    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518  1005.094    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080  1005.174    
                         clock uncertainty           -0.326  1004.848    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077  1004.925    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                       1004.925    
                         arrival time                       -1069.320    
  -------------------------------------------------------------------
                         slack                                -64.396    

Slack (VIOLATED) :        -64.393ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 1005.094 - 1000.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 1005.052 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485  1002.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1003.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627  1005.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456  1005.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624  1006.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124  1006.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000  1006.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1006.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000  1006.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1006.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000  1006.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1007.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638  1007.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306  1008.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000  1008.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1008.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000  1008.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701  1009.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303  1010.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000  1010.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1010.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000  1010.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1010.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966  1011.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124  1011.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000  1011.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1012.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000  1012.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1012.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972  1013.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124  1013.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000  1013.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1014.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000  1014.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1014.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114  1015.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124  1015.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000  1015.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1015.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000  1015.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265  1017.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124  1017.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000  1017.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1017.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000  1017.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1018.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116  1019.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124  1019.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000  1019.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1019.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000  1019.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1019.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380  1021.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124  1021.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000  1021.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1022.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123  1023.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124  1023.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000  1023.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1023.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000  1023.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1023.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930  1024.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124  1024.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000  1024.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1025.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000  1025.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1025.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001  1026.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124  1026.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000  1026.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1027.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000  1027.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064  1028.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124  1028.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000  1028.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1029.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149  1030.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124  1030.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000  1030.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1030.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000  1030.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1031.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982  1031.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124  1032.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000  1032.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1032.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000  1032.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1032.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015  1033.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124  1033.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000  1033.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1034.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000  1034.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159  1035.700    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124  1035.824 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000  1035.824    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1036.337 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000  1036.337    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1036.454 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158  1037.612    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124  1037.736 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000  1037.736    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1038.249 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000  1038.249    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1038.366 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993  1039.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124  1039.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000  1039.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1039.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000  1039.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104  1041.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124  1041.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000  1041.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1041.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000  1041.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1041.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143  1043.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124  1043.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000  1043.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1043.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000  1043.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1043.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055  1044.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124  1044.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000  1044.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1045.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000  1045.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1045.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964  1046.573    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1047.168 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000  1047.168    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1047.285 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934  1048.219    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124  1048.343 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000  1048.343    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1048.893 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000  1048.893    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.007 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011  1050.018    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124  1050.142 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000  1050.142    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1050.655 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000  1050.655    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1050.772 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184  1051.956    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124  1052.080 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000  1052.080    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1052.593 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000  1052.593    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1052.710 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860  1053.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124  1053.694 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000  1053.694    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.244 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000  1054.244    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.358 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000  1054.358    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1054.629 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486  1055.114    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373  1055.487 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000  1055.487    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.020 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000  1056.020    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.137 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000  1056.137    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1056.391 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723  1057.114    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367  1057.481 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000  1057.481    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1058.031 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000  1058.031    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1058.145 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000  1058.145    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1058.416 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714  1059.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373  1059.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000  1059.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1060.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000  1060.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1060.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000  1060.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1060.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664  1061.072    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367  1061.439 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000  1061.439    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1061.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000  1061.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1062.085 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982  1063.066    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841  1066.907 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120  1068.027    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124  1068.151 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450  1068.601    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124  1068.725 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424  1069.149    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124  1069.273 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000  1069.273    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183  1002.747    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.847 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.485    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.576 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518  1005.094    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.080  1005.174    
                         clock uncertainty           -0.326  1004.848    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032  1004.880    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.880    
                         arrival time                       -1069.273    
  -------------------------------------------------------------------
                         slack                                -64.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.498    
                         clock uncertainty            0.326     2.824    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.007    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.203    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.507    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.502    
                         clock uncertainty            0.326     2.828    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.011    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.211    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.509    
                         clock uncertainty            0.326     2.835    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.018    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.204    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.498    
                         clock uncertainty            0.326     2.824    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.007    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.208    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.498    
                         clock uncertainty            0.326     2.824    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.007    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.222    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.509    
                         clock uncertainty            0.326     2.835    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.018    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.229    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.520    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.515    
                         clock uncertainty            0.326     2.841    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.024    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.764    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.928 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.231    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.509    
                         clock uncertainty            0.326     2.835    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.018    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.217    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.499    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.494    
                         clock uncertainty            0.326     2.820    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.003    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.764    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.928 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.240    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.517    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.512    
                         clock uncertainty            0.326     2.838    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.021    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_36m_clk_VGA_1

Setup :         1036  Failing Endpoints,  Worst Slack      -63.692ns,  Total Violation    -7219.355ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -63.692ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 112.699 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   173.591 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   174.513    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   174.637 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   175.397    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   175.521 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588   176.110    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124   176.234 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   176.234    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517   112.699    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   112.779    
                         clock uncertainty           -0.316   112.463    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079   112.542    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        112.542    
                         arrival time                        -176.234    
  -------------------------------------------------------------------
                         slack                                -63.692    

Slack (VIOLATED) :        -63.659ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 112.701 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841   173.591 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871   174.462    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124   174.586 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756   175.342    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124   175.466 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563   176.029    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124   176.153 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000   176.153    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   112.701    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.080   112.781    
                         clock uncertainty           -0.316   112.465    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029   112.494    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                        112.494    
                         arrival time                        -176.153    
  -------------------------------------------------------------------
                         slack                                -63.659    

Slack (VIOLATED) :        -63.594ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 112.698 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841   173.591 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181   174.772    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124   174.896 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464   175.360    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124   175.484 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526   176.011    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124   176.135 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000   176.135    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   112.698    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.080   112.778    
                         clock uncertainty           -0.316   112.462    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079   112.541    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        112.541    
                         arrival time                        -176.135    
  -------------------------------------------------------------------
                         slack                                -63.594    

Slack (VIOLATED) :        -63.593ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 112.698 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   173.591 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   174.513    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   174.637 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   175.397    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   175.521 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441   175.962    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124   176.086 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000   176.086    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   112.698    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.080   112.778    
                         clock uncertainty           -0.316   112.462    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031   112.493    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                        112.493    
                         arrival time                        -176.086    
  -------------------------------------------------------------------
                         slack                                -63.593    

Slack (VIOLATED) :        -63.578ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 112.771 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   173.591 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   174.886    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   175.010 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   175.476    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   175.600 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421   176.021    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124   176.145 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000   176.145    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589   112.771    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.080   112.851    
                         clock uncertainty           -0.316   112.535    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032   112.567    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                        112.567    
                         arrival time                        -176.145    
  -------------------------------------------------------------------
                         slack                                -63.578    

Slack (VIOLATED) :        -63.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 112.772 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   173.591 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   174.886    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   175.010 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   175.476    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   175.600 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415   176.015    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124   176.139 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   176.139    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590   112.772    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   112.852    
                         clock uncertainty           -0.316   112.536    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032   112.568    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        112.568    
                         arrival time                        -176.139    
  -------------------------------------------------------------------
                         slack                                -63.571    

Slack (VIOLATED) :        -63.567ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 112.701 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841   173.591 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138   174.729    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124   174.853 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304   175.158    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   175.282 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655   175.936    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124   176.060 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   176.060    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   112.701    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   112.781    
                         clock uncertainty           -0.316   112.465    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   112.494    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        112.494    
                         arrival time                        -176.061    
  -------------------------------------------------------------------
                         slack                                -63.567    

Slack (VIOLATED) :        -63.469ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 112.697 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841   173.591 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959   174.550    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124   174.674 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466   175.140    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124   175.264 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618   175.883    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124   176.007 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000   176.007    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515   112.697    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.080   112.777    
                         clock uncertainty           -0.316   112.461    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077   112.538    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                        112.538    
                         arrival time                        -176.007    
  -------------------------------------------------------------------
                         slack                                -63.469    

Slack (VIOLATED) :        -63.463ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 112.700 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841   173.591 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981   174.573    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124   174.697 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455   175.151    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124   175.275 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605   175.880    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124   176.004 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   176.004    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   112.700    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   112.780    
                         clock uncertainty           -0.316   112.464    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077   112.541    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        112.541    
                         arrival time                        -176.004    
  -------------------------------------------------------------------
                         slack                                -63.463    

Slack (VIOLATED) :        -63.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 112.700 - 108.169 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 111.736 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.126   109.168    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.292 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.012    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.108 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   111.736    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   112.192 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   112.816    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   112.940 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   112.940    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   113.453 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   113.453    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.570 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   113.570    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   113.893 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   114.531    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   114.837 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   114.837    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.387 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   115.387    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.721 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   116.422    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   116.725 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   116.725    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   117.257 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   117.257    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.371 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   118.336    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   118.460 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   118.460    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.992 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   118.992    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.106 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   120.079    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   120.203 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   120.203    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   120.735 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   120.735    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.849 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   121.963    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   122.087 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   122.087    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.600 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   122.600    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.717 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   123.982    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   124.106 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   124.106    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   124.639 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   124.639    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.756 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   125.872    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   125.996 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   125.996    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.528 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   126.528    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.642 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   128.022    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   128.146 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   128.146    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.696 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   129.819    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   129.943 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   129.943    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.493 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   130.493    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   131.537    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   131.661 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   131.661    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.193 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   132.193    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.307 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   133.308    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   133.432 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   133.432    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   133.945 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   133.945    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.062 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   135.126    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   135.250 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   135.250    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.782 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   136.931    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   137.055 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   137.055    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.568 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   137.568    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.685 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   138.667    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   138.791 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   138.791    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.341 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   139.341    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.455 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   140.471    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   140.595 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   140.595    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   141.108 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   141.108    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.225 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   142.384    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   142.508 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   142.508    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   143.021 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   143.021    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.138 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   144.296    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   144.420 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   144.420    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   144.933 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   144.933    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.050 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   146.042    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   146.166 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   146.166    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.564 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   146.564    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.678 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   147.782    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   147.906 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   147.906    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.456 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   148.456    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.570 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   149.713    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   149.837 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   149.837    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   150.350 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   150.350    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.467 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   151.522    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   151.646 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   151.646    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.178 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   152.178    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.292 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   153.257    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   153.852 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   153.852    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   153.969 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   154.903    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   155.027 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   155.027    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.577 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   155.577    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.691 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   156.702    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   156.826 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   156.826    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   157.339 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   157.339    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   157.456 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   158.640    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   158.764 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   158.764    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.277 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   159.277    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.394 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   160.253    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   160.377 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   160.377    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   160.927 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   160.927    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.041 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   161.041    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   161.312 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   161.798    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   162.171 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   162.171    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.704 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   162.704    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   162.821 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   162.821    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   163.075 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   163.798    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   164.165 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   164.165    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.715 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   164.715    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.829 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   164.829    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   165.100 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   165.814    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   166.187 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   166.187    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.720 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   166.720    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.837 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   166.837    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   167.091 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   167.755    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   168.122 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   168.122    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   168.654 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   168.654    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.768 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   169.750    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841   173.591 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120   174.711    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124   174.835 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450   175.285    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   175.409 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424   175.833    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124   175.957 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000   175.957    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.183   110.352    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.452 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.091    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.182 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   112.700    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.080   112.780    
                         clock uncertainty           -0.316   112.464    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032   112.496    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                        112.496    
                         arrival time                        -175.957    
  -------------------------------------------------------------------
                         slack                                -63.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.074    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.498    
                         clock uncertainty            0.316     2.814    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.997    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.080    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.507    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.502    
                         clock uncertainty            0.316     2.818    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.001    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.088    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.509    
                         clock uncertainty            0.316     2.825    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.008    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.082    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.498    
                         clock uncertainty            0.316     2.814    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.997    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.085    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.503    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.498    
                         clock uncertainty            0.316     2.814    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.997    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.100    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.509    
                         clock uncertainty            0.316     2.825    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.008    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.106    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.520    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.515    
                         clock uncertainty            0.316     2.831    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.014    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.641    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.109    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.514    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.509    
                         clock uncertainty            0.316     2.825    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.008    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.639    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.803 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.094    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.499    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.494    
                         clock uncertainty            0.316     2.810    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.993    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.641    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.805 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.118    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.175     1.175    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.231 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.530    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.559 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.517    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.512    
                         clock uncertainty            0.316     2.828    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.011    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_45m_clk_VGA_2

Setup :         1036  Failing Endpoints,  Worst Slack      -64.897ns,  Total Violation    -8467.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -64.897ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 924.817 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   986.908 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   987.830    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   987.954 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   988.715    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   988.839 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588   989.427    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124   989.551 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   989.551    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517   924.817    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   924.897    
                         clock uncertainty           -0.323   924.574    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079   924.653    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        924.653    
                         arrival time                        -989.550    
  -------------------------------------------------------------------
                         slack                                -64.897    

Slack (VIOLATED) :        -64.864ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 924.819 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841   986.908 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871   987.779    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124   987.903 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756   988.659    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124   988.783 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563   989.346    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124   989.470 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000   989.470    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   924.819    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.080   924.899    
                         clock uncertainty           -0.323   924.576    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029   924.605    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                        924.605    
                         arrival time                        -989.469    
  -------------------------------------------------------------------
                         slack                                -64.864    

Slack (VIOLATED) :        -64.799ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 924.816 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841   986.908 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181   988.089    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124   988.213 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464   988.678    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124   988.802 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526   989.328    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124   989.452 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000   989.452    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   924.816    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.080   924.896    
                         clock uncertainty           -0.323   924.573    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079   924.652    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        924.652    
                         arrival time                        -989.451    
  -------------------------------------------------------------------
                         slack                                -64.799    

Slack (VIOLATED) :        -64.798ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 924.816 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   986.908 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   987.830    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   987.954 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   988.715    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   988.839 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441   989.279    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124   989.403 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000   989.403    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   924.816    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.080   924.896    
                         clock uncertainty           -0.323   924.573    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031   924.604    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                        924.604    
                         arrival time                        -989.402    
  -------------------------------------------------------------------
                         slack                                -64.798    

Slack (VIOLATED) :        -64.783ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 924.889 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   986.908 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   988.203    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   988.327 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   988.793    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   988.917 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421   989.338    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124   989.462 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000   989.462    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589   924.889    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.080   924.969    
                         clock uncertainty           -0.323   924.646    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032   924.678    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                        924.678    
                         arrival time                        -989.461    
  -------------------------------------------------------------------
                         slack                                -64.783    

Slack (VIOLATED) :        -64.776ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 924.890 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   986.908 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   988.203    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   988.327 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   988.793    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   988.917 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415   989.332    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124   989.456 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   989.456    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590   924.890    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   924.970    
                         clock uncertainty           -0.323   924.647    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032   924.679    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        924.679    
                         arrival time                        -989.456    
  -------------------------------------------------------------------
                         slack                                -64.776    

Slack (VIOLATED) :        -64.772ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 924.819 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841   986.908 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138   988.047    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124   988.171 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304   988.475    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   988.599 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655   989.254    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124   989.378 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   989.378    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   924.819    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   924.899    
                         clock uncertainty           -0.323   924.576    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   924.605    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        924.605    
                         arrival time                        -989.377    
  -------------------------------------------------------------------
                         slack                                -64.772    

Slack (VIOLATED) :        -64.674ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 924.815 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841   986.908 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959   987.867    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124   987.991 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466   988.457    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124   988.581 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618   989.200    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124   989.324 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000   989.324    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515   924.815    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.080   924.895    
                         clock uncertainty           -0.323   924.572    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077   924.649    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                        924.649    
                         arrival time                        -989.323    
  -------------------------------------------------------------------
                         slack                                -64.674    

Slack (VIOLATED) :        -64.668ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 924.818 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841   986.908 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981   987.890    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124   988.014 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455   988.468    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124   988.592 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605   989.197    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124   989.321 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   989.321    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   924.818    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   924.898    
                         clock uncertainty           -0.323   924.575    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077   924.652    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        924.652    
                         arrival time                        -989.320    
  -------------------------------------------------------------------
                         slack                                -64.668    

Slack (VIOLATED) :        -64.666ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 924.818 - 920.563 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 925.052 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.485   922.485    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   923.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.425 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   925.052    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   925.508 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   926.132    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   926.256 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   926.256    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   926.769 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   926.769    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   926.886 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   926.886    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   927.209 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   927.847    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   928.153 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   928.153    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   928.703 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   928.703    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.037 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   929.738    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   930.041 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   930.041    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   930.573 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   930.573    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   930.687 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   931.653    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   931.777 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   931.777    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   932.309 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   932.309    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   932.423 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   933.395    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   933.519 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   933.519    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.051 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   934.051    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.165 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   935.280    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   935.404 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   935.404    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   935.917 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   935.917    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.034 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   937.298    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   937.422 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   937.422    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   937.955 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   937.955    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   938.072 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   939.188    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   939.312 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   939.312    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   939.844 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   939.844    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   939.958 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   941.338    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   941.462 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   941.462    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   942.012 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   943.135    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   943.259 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   943.259    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   943.809 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   943.809    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   943.923 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   944.853    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   944.977 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   944.977    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   945.509 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   945.509    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   945.623 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   946.625    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   946.749 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   946.749    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   947.262 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   947.262    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.379 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   948.443    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   948.567 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   948.567    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   949.099 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   950.248    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   950.372 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   950.372    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   950.885 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   950.885    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   951.002 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   951.984    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   952.108 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   952.108    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   952.658 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   952.658    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   952.772 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   953.788    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   953.912 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   953.912    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   954.425 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   954.425    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.542 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   955.701    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   955.825 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   955.825    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   956.338 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   956.338    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   956.455 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   957.613    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   957.737 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   957.737    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   958.250 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   958.250    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   958.367 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   959.359    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   959.483 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   959.483    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   959.881 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   959.881    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.995 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   961.099    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   961.223 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   961.223    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   961.773 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   961.773    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   961.887 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   963.030    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   963.154 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   963.154    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   963.667 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   963.667    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   963.784 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   964.839    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   964.963 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   964.963    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   965.495 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   965.495    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.609 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   966.574    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   967.169 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   967.169    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   967.286 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   968.220    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   968.344 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   968.344    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   968.894 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   968.894    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.008 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   970.019    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   970.143 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   970.143    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   970.656 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   970.656    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   970.773 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   971.957    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   972.081 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   972.081    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   972.594 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   972.594    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   972.711 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   973.570    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   973.695 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   973.695    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.245 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   974.245    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.359 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   974.359    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.630 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   975.115    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   975.488 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   975.488    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.021 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   976.021    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.138 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   976.138    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.392 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   977.115    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   977.482 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   977.482    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   978.032 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   978.032    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   978.146 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   978.146    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   978.417 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   979.131    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   979.504 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   979.504    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   980.037 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   980.037    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   980.154 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   980.154    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   980.408 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   981.073    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   981.440 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   981.440    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   981.971 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   981.971    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   982.086 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   983.067    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841   986.908 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120   988.028    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124   988.152 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450   988.602    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   988.726 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424   989.150    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124   989.274 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000   989.274    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   922.470    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.299 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   924.818    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.080   924.898    
                         clock uncertainty           -0.323   924.575    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032   924.607    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                        924.607    
                         arrival time                        -989.273    
  -------------------------------------------------------------------
                         slack                                -64.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.361    
                         clock uncertainty            0.323     2.684    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.867    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.203    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.370    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.365    
                         clock uncertainty            0.323     2.688    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.871    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.211    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.372    
                         clock uncertainty            0.323     2.695    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.204    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.361    
                         clock uncertainty            0.323     2.684    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.867    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.208    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.361    
                         clock uncertainty            0.323     2.684    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.867    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.222    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.372    
                         clock uncertainty            0.323     2.695    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.229    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.383    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.378    
                         clock uncertainty            0.323     2.701    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.884    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.764    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.928 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.231    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.372    
                         clock uncertainty            0.323     2.695    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.762    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.926 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.217    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.362    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.357    
                         clock uncertainty            0.323     2.680    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.863    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.764    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.928 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.240    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.380    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.375    
                         clock uncertainty            0.323     2.698    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.881    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_45m_clk_VGA_2

Setup :         1036  Failing Endpoints,  Worst Slack      -64.308ns,  Total Violation    -7857.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -64.308ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.498ns  (logic 31.053ns (48.146%)  route 33.445ns (51.854%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 411.014 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   472.522 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   473.444    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   473.568 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   474.328    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   474.452 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.588   475.041    rgb/addro2[15]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124   475.165 r  rgb/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   475.165    rgb/addr[15]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.517   411.014    rgb/CLK
    SLICE_X8Y87          FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   411.094    
                         clock uncertainty           -0.316   410.778    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.079   410.857    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        410.857    
                         arrival time                        -475.165    
  -------------------------------------------------------------------
                         slack                                -64.308    

Slack (VIOLATED) :        -64.275ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.417ns  (logic 31.053ns (48.206%)  route 33.364ns (51.794%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 411.016 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      3.841   472.522 r  rgb/addr0__0/P[17]
                         net (fo=1, routed)           0.871   473.393    rgb/addr0__0_n_88
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124   473.517 f  rgb/addro2[17]_i_17/O
                         net (fo=1, routed)           0.756   474.273    rgb/addro2[17]_i_17_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124   474.397 r  rgb/addro2[17]_i_8/O
                         net (fo=2, routed)           0.563   474.960    rgb/addro2[17]_i_8_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124   475.084 r  rgb/addro2[17]_i_3/O
                         net (fo=1, routed)           0.000   475.084    rgb/addro2[17]_i_3_n_0
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   411.016    rgb/CLK
    SLICE_X13Y89         FDRE                                         r  rgb/addro2_reg[17]/C
                         clock pessimism              0.080   411.096    
                         clock uncertainty           -0.316   410.780    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.029   410.809    rgb/addro2_reg[17]
  -------------------------------------------------------------------
                         required time                        410.809    
                         arrival time                        -475.084    
  -------------------------------------------------------------------
                         slack                                -64.275    

Slack (VIOLATED) :        -64.210ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.399ns  (logic 31.053ns (48.220%)  route 33.346ns (51.780%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 411.013 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841   472.522 r  rgb/addr0__0/P[5]
                         net (fo=1, routed)           1.181   473.703    rgb/addr0__0_n_100
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124   473.827 f  rgb/addro2[5]_i_5/O
                         net (fo=1, routed)           0.464   474.291    rgb/addro2[5]_i_5_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124   474.415 r  rgb/addro2[5]_i_3/O
                         net (fo=2, routed)           0.526   474.942    rgb/addro2[5]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124   475.066 r  rgb/addr[5]_i_1/O
                         net (fo=1, routed)           0.000   475.066    rgb/addr[5]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   411.013    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
                         clock pessimism              0.080   411.093    
                         clock uncertainty           -0.316   410.777    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079   410.856    rgb/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        410.856    
                         arrival time                        -475.066    
  -------------------------------------------------------------------
                         slack                                -64.210    

Slack (VIOLATED) :        -64.209ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.350ns  (logic 31.053ns (48.256%)  route 33.297ns (51.744%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 411.013 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841   472.522 r  rgb/addr0__0/P[15]
                         net (fo=1, routed)           0.922   473.444    rgb/addr0__0_n_90
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124   473.568 f  rgb/addro2[15]_i_5/O
                         net (fo=1, routed)           0.761   474.328    rgb/addro2[15]_i_5_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.124   474.452 r  rgb/addro2[15]_i_3/O
                         net (fo=2, routed)           0.441   474.893    rgb/addro2[15]_i_3_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124   475.017 r  rgb/addro2[15]_i_1/O
                         net (fo=1, routed)           0.000   475.017    rgb/addro2[15]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.516   411.013    rgb/CLK
    SLICE_X13Y86         FDRE                                         r  rgb/addro2_reg[15]/C
                         clock pessimism              0.080   411.093    
                         clock uncertainty           -0.316   410.777    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031   410.808    rgb/addro2_reg[15]
  -------------------------------------------------------------------
                         required time                        410.808    
                         arrival time                        -475.017    
  -------------------------------------------------------------------
                         slack                                -64.209    

Slack (VIOLATED) :        -64.194ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.409ns  (logic 31.053ns (48.212%)  route 33.356ns (51.788%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 411.086 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   472.522 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   473.817    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   473.941 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   474.407    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   474.531 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.421   474.952    rgb/addro2[12]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124   475.076 r  rgb/addro2[12]_i_1/O
                         net (fo=1, routed)           0.000   475.076    rgb/addro2[12]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.589   411.086    rgb/CLK
    SLICE_X4Y80          FDRE                                         r  rgb/addro2_reg[12]/C
                         clock pessimism              0.080   411.166    
                         clock uncertainty           -0.316   410.850    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032   410.882    rgb/addro2_reg[12]
  -------------------------------------------------------------------
                         required time                        410.882    
                         arrival time                        -475.076    
  -------------------------------------------------------------------
                         slack                                -64.194    

Slack (VIOLATED) :        -64.187ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.403ns  (logic 31.053ns (48.216%)  route 33.350ns (51.784%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 411.087 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841   472.522 r  rgb/addr0__0/P[12]
                         net (fo=1, routed)           1.295   473.817    rgb/addr0__0_n_93
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124   473.941 f  rgb/addro2[12]_i_5/O
                         net (fo=1, routed)           0.466   474.407    rgb/addro2[12]_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124   474.531 r  rgb/addro2[12]_i_3/O
                         net (fo=2, routed)           0.415   474.946    rgb/addro2[12]_i_3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124   475.070 r  rgb/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   475.070    rgb/addr[12]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.590   411.087    rgb/CLK
    SLICE_X7Y81          FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   411.167    
                         clock uncertainty           -0.316   410.851    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032   410.883    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        410.883    
                         arrival time                        -475.070    
  -------------------------------------------------------------------
                         slack                                -64.187    

Slack (VIOLATED) :        -64.182ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.325ns  (logic 31.053ns (48.275%)  route 33.272ns (51.725%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 411.016 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841   472.522 r  rgb/addr0__0/P[10]
                         net (fo=1, routed)           1.138   473.660    rgb/addr0__0_n_95
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124   473.784 f  rgb/addro2[10]_i_7/O
                         net (fo=1, routed)           0.304   474.089    rgb/addro2[10]_i_7_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   474.213 r  rgb/addro2[10]_i_3/O
                         net (fo=2, routed)           0.655   474.867    rgb/addro2[10]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124   474.991 r  rgb/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   474.991    rgb/addr[10]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.519   411.016    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   411.096    
                         clock uncertainty           -0.316   410.780    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   410.809    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        410.809    
                         arrival time                        -474.991    
  -------------------------------------------------------------------
                         slack                                -64.182    

Slack (VIOLATED) :        -64.085ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.271ns  (logic 31.053ns (48.316%)  route 33.218ns (51.684%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 411.012 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841   472.522 r  rgb/addr0__0/P[6]
                         net (fo=1, routed)           0.959   473.481    rgb/addr0__0_n_99
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124   473.605 f  rgb/addro2[6]_i_7/O
                         net (fo=1, routed)           0.466   474.071    rgb/addro2[6]_i_7_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124   474.195 r  rgb/addro2[6]_i_3/O
                         net (fo=2, routed)           0.618   474.814    rgb/addro2[6]_i_3_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I1_O)        0.124   474.938 r  rgb/addro2[6]_i_1/O
                         net (fo=1, routed)           0.000   474.938    rgb/addro2[6]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.515   411.012    rgb/CLK
    SLICE_X12Y84         FDRE                                         r  rgb/addro2_reg[6]/C
                         clock pessimism              0.080   411.092    
                         clock uncertainty           -0.316   410.776    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.077   410.853    rgb/addro2_reg[6]
  -------------------------------------------------------------------
                         required time                        410.853    
                         arrival time                        -474.938    
  -------------------------------------------------------------------
                         slack                                -64.085    

Slack (VIOLATED) :        -64.079ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.268ns  (logic 31.053ns (48.318%)  route 33.215ns (51.682%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 411.015 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      3.841   472.522 r  rgb/addr0__0/P[13]
                         net (fo=1, routed)           0.981   473.504    rgb/addr0__0_n_92
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124   473.628 f  rgb/addro2[13]_i_5/O
                         net (fo=1, routed)           0.455   474.082    rgb/addro2[13]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.124   474.206 r  rgb/addro2[13]_i_3/O
                         net (fo=2, routed)           0.605   474.811    rgb/addro2[13]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124   474.935 r  rgb/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   474.935    rgb/addr[13]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   411.015    rgb/CLK
    SLICE_X10Y84         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   411.095    
                         clock uncertainty           -0.316   410.779    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.077   410.856    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        410.856    
                         arrival time                        -474.935    
  -------------------------------------------------------------------
                         slack                                -64.079    

Slack (VIOLATED) :        -64.077ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addro2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        64.221ns  (logic 31.053ns (48.353%)  route 33.168ns (51.647%))
  Logic Levels:           99  (CARRY4=65 DSP48E1=1 LUT2=1 LUT3=6 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 411.015 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.465   408.099    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.223 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.943    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.039 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.627   410.667    syn/CLK
    SLICE_X37Y68         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[0]/Q
                         net (fo=51, routed)          0.624   411.747    syn/vc[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.124   411.871 r  syn/addr0__1_i_288/O
                         net (fo=1, routed)           0.000   411.871    syn/addr0__1_i_288_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   412.384 r  syn/addr0__1_i_236/CO[3]
                         net (fo=1, routed)           0.000   412.384    syn/addr0__1_i_236_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   412.501 r  syn/addr0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000   412.501    syn/addr0__1_i_265_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   412.824 r  syn/addr0__1_i_264/O[1]
                         net (fo=24, routed)          0.638   413.462    addr3[9]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.306   413.768 r  addr0_i_605/O
                         net (fo=1, routed)           0.000   413.768    syn/vc_reg[10]_6[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   414.318 r  syn/addr0_i_557/CO[3]
                         net (fo=1, routed)           0.000   414.318    syn/addr0_i_557_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   414.652 r  syn/addr0_i_543/O[1]
                         net (fo=14, routed)          0.701   415.353    rgb/vc_reg[10]_7[1]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.303   415.656 r  rgb/addr0_i_787/O
                         net (fo=1, routed)           0.000   415.656    rgb/addr0_i_787_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   416.188 r  rgb/addr0_i_747/CO[3]
                         net (fo=1, routed)           0.000   416.188    rgb/addr0_i_747_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   416.302 r  rgb/addr0_i_745/CO[3]
                         net (fo=12, routed)          0.966   417.267    rgb/addr0_i_745_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.124   417.391 r  rgb/addr0_i_774/O
                         net (fo=1, routed)           0.000   417.391    rgb/addr0_i_774_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   417.923 r  rgb/addr0_i_734/CO[3]
                         net (fo=1, routed)           0.000   417.923    rgb/addr0_i_734_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   418.037 r  rgb/addr0_i_717/CO[3]
                         net (fo=12, routed)          0.972   419.010    rgb/addr0_i_717_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.124   419.134 r  rgb/addr0_i_743/O
                         net (fo=1, routed)           0.000   419.134    rgb/addr0_i_743_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   419.666 r  rgb/addr0_i_706/CO[3]
                         net (fo=1, routed)           0.000   419.666    rgb/addr0_i_706_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   419.780 r  rgb/addr0_i_704/CO[3]
                         net (fo=12, routed)          1.114   420.894    rgb/addr0_i_704_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124   421.018 r  rgb/addr0_i_715/O
                         net (fo=1, routed)           0.000   421.018    rgb/addr0_i_715_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   421.531 r  rgb/addr0_i_655/CO[3]
                         net (fo=1, routed)           0.000   421.531    rgb/addr0_i_655_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   421.648 r  rgb/addr0_i_653/CO[3]
                         net (fo=12, routed)          1.265   422.913    rgb/addr0_i_653_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.124   423.037 r  rgb/addr0_i_663/O
                         net (fo=1, routed)           0.000   423.037    rgb/addr0_i_663_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   423.570 r  rgb/addr0_i_593/CO[3]
                         net (fo=1, routed)           0.000   423.570    rgb/addr0_i_593_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   423.687 r  rgb/addr0_i_591/CO[3]
                         net (fo=12, routed)          1.116   424.803    rgb/addr0_i_591_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.124   424.927 r  rgb/addr0_i_602/O
                         net (fo=1, routed)           0.000   424.927    rgb/addr0_i_602_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   425.459 r  rgb/addr0_i_552/CO[3]
                         net (fo=1, routed)           0.000   425.459    rgb/addr0_i_552_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   425.573 r  rgb/addr0_i_550/CO[3]
                         net (fo=12, routed)          1.380   426.953    rgb/addr0_i_550_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124   427.077 r  rgb/addr0_i_555/O
                         net (fo=1, routed)           0.000   427.077    rgb/addr0_i_555_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   427.627 r  rgb/addr0_i_495/CO[3]
                         net (fo=12, routed)          1.123   428.750    rgb/addr0_i_495_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I2_O)        0.124   428.874 r  rgb/addr0_i_547/O
                         net (fo=1, routed)           0.000   428.874    rgb/addr0_i_547_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   429.424 r  rgb/addr0_i_484/CO[3]
                         net (fo=1, routed)           0.000   429.424    rgb/addr0_i_484_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   429.538 r  rgb/addr0_i_482/CO[3]
                         net (fo=12, routed)          0.930   430.468    rgb/addr0_i_482_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.124   430.592 r  rgb/addr0_i_493/O
                         net (fo=1, routed)           0.000   430.592    rgb/addr0_i_493_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   431.124 r  rgb/addr0_i_402/CO[3]
                         net (fo=1, routed)           0.000   431.124    rgb/addr0_i_402_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   431.238 r  rgb/addr0_i_401/CO[3]
                         net (fo=12, routed)          1.001   432.239    rgb/addr0_i_401_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124   432.363 r  rgb/addr0_i_411/O
                         net (fo=1, routed)           0.000   432.363    rgb/addr0_i_411_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   432.876 r  rgb/addr0_i_203/CO[3]
                         net (fo=1, routed)           0.000   432.876    rgb/addr0_i_203_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   432.993 r  rgb/addr0_i_202/CO[3]
                         net (fo=12, routed)          1.064   434.057    rgb/addr0_i_202_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124   434.181 r  rgb/addr0_i_207/O
                         net (fo=1, routed)           0.000   434.181    rgb/addr0_i_207_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.713 r  rgb/addr0_i_38/CO[3]
                         net (fo=12, routed)          1.149   435.862    rgb/addr0_i_38_n_0
    SLICE_X12Y73         LUT4 (Prop_lut4_I2_O)        0.124   435.986 r  rgb/addr0_i_201/O
                         net (fo=1, routed)           0.000   435.986    rgb/addr0_i_201_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   436.499 r  rgb/addr0_i_37/CO[3]
                         net (fo=1, routed)           0.000   436.499    rgb/addr0_i_37_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   436.616 r  rgb/addr0_i_1/CO[3]
                         net (fo=14, routed)          0.982   437.598    rgb/addr0_i_1_n_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I2_O)        0.124   437.722 r  rgb/addr0_i_217/O
                         net (fo=1, routed)           0.000   437.722    rgb/addr0_i_217_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   438.272 r  rgb/addr0_i_44/CO[3]
                         net (fo=1, routed)           0.000   438.272    rgb/addr0_i_44_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   438.386 r  rgb/addr0_i_2/CO[3]
                         net (fo=14, routed)          1.015   439.402    rgb/addr0_i_2_n_0
    SLICE_X14Y72         LUT4 (Prop_lut4_I2_O)        0.124   439.526 r  rgb/addr0_i_223/O
                         net (fo=1, routed)           0.000   439.526    rgb/addr0_i_223_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   440.039 r  rgb/addr0_i_49/CO[3]
                         net (fo=1, routed)           0.000   440.039    rgb/addr0_i_49_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.156 r  rgb/addr0_i_3/CO[3]
                         net (fo=14, routed)          1.159   441.315    rgb/addr0_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124   441.439 r  rgb/addr0_i_228/O
                         net (fo=1, routed)           0.000   441.439    rgb/addr0_i_228_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   441.952 r  rgb/addr0_i_54/CO[3]
                         net (fo=1, routed)           0.000   441.952    rgb/addr0_i_54_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   442.069 r  rgb/addr0_i_4/CO[3]
                         net (fo=14, routed)          1.158   443.227    rgb/addr0_i_4_n_0
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124   443.351 r  rgb/addr0_i_233/O
                         net (fo=1, routed)           0.000   443.351    rgb/addr0_i_233_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   443.864 r  rgb/addr0_i_59/CO[3]
                         net (fo=1, routed)           0.000   443.864    rgb/addr0_i_59_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.981 r  rgb/addr0_i_5/CO[3]
                         net (fo=14, routed)          0.993   444.973    rgb/addr0_i_5_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124   445.097 r  rgb/addr0_i_236/O
                         net (fo=1, routed)           0.000   445.097    rgb/addr0_i_236_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   445.495 r  rgb/addr0_i_64/CO[3]
                         net (fo=1, routed)           0.000   445.495    rgb/addr0_i_64_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.609 r  rgb/addr0_i_6/CO[3]
                         net (fo=14, routed)          1.104   446.713    rgb/addr0_i_6_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124   446.837 r  rgb/addr0_i_242/O
                         net (fo=1, routed)           0.000   446.837    rgb/addr0_i_242_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   447.387 r  rgb/addr0_i_69/CO[3]
                         net (fo=1, routed)           0.000   447.387    rgb/addr0_i_69_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   447.501 r  rgb/addr0_i_7/CO[3]
                         net (fo=14, routed)          1.143   448.644    rgb/addr0_i_7_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.124   448.768 r  rgb/addr0_i_248/O
                         net (fo=1, routed)           0.000   448.768    rgb/addr0_i_248_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   449.281 r  rgb/addr0_i_74/CO[3]
                         net (fo=1, routed)           0.000   449.281    rgb/addr0_i_74_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   449.398 r  rgb/addr0_i_8/CO[3]
                         net (fo=14, routed)          1.055   450.453    rgb/addr0_i_8_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I2_O)        0.124   450.577 r  rgb/addr0_i_253/O
                         net (fo=1, routed)           0.000   450.577    rgb/addr0_i_253_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   451.109 r  rgb/addr0_i_79/CO[3]
                         net (fo=1, routed)           0.000   451.109    rgb/addr0_i_79_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   451.223 r  rgb/addr0_i_9/CO[3]
                         net (fo=14, routed)          0.964   452.188    rgb/addr0_i_9_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   452.783 r  rgb/addr0_i_84/CO[3]
                         net (fo=1, routed)           0.000   452.783    rgb/addr0_i_84_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   452.900 r  rgb/addr0_i_10/CO[3]
                         net (fo=14, routed)          0.934   453.834    rgb/addr0_i_10_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I2_O)        0.124   453.958 r  rgb/addr0_i_262/O
                         net (fo=1, routed)           0.000   453.958    rgb/addr0_i_262_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   454.508 r  rgb/addr0_i_89/CO[3]
                         net (fo=1, routed)           0.000   454.508    rgb/addr0_i_89_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   454.622 r  rgb/addr0_i_11/CO[3]
                         net (fo=14, routed)          1.011   455.633    rgb/addr0_i_11_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124   455.757 r  rgb/addr0_i_268/O
                         net (fo=1, routed)           0.000   455.757    rgb/addr0_i_268_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   456.270 r  rgb/addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000   456.270    rgb/addr0_i_94_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   456.387 r  rgb/addr0_i_12/CO[3]
                         net (fo=12, routed)          1.184   457.571    rgb/addr0_i_12_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.124   457.695 r  rgb/addr0_i_273/O
                         net (fo=1, routed)           0.000   457.695    rgb/addr0_i_273_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   458.208 r  rgb/addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000   458.208    rgb/addr0_i_99_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   458.325 r  rgb/addr0_i_13/CO[3]
                         net (fo=12, routed)          0.860   459.184    rgb/addr0_i_13_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.124   459.308 r  rgb/addr0_i_428/O
                         net (fo=1, routed)           0.000   459.308    rgb/addr0_i_428_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   459.858 r  rgb/addr0_i_274/CO[3]
                         net (fo=1, routed)           0.000   459.858    rgb/addr0_i_274_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.972 r  rgb/addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000   459.972    rgb/addr0_i_104_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   460.243 r  rgb/addr0_i_14/CO[0]
                         net (fo=13, routed)          0.486   460.729    rgb/addr0_i_14_n_3
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.373   461.102 r  rgb/addr0_i_432/O
                         net (fo=1, routed)           0.000   461.102    rgb/addr0_i_432_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   461.635 r  rgb/addr0_i_279/CO[3]
                         net (fo=1, routed)           0.000   461.635    rgb/addr0_i_279_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   461.752 r  rgb/addr0_i_106/CO[3]
                         net (fo=1, routed)           0.000   461.752    rgb/addr0_i_106_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   462.006 r  rgb/addr0_i_15/CO[0]
                         net (fo=13, routed)          0.723   462.729    rgb/addr0_i_15_n_3
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.367   463.096 r  rgb/addr0_i_436/O
                         net (fo=1, routed)           0.000   463.096    rgb/addr0_i_436_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   463.646 r  rgb/addr0_i_284/CO[3]
                         net (fo=1, routed)           0.000   463.646    rgb/addr0_i_284_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   463.760 r  rgb/addr0_i_108/CO[3]
                         net (fo=1, routed)           0.000   463.760    rgb/addr0_i_108_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   464.031 r  rgb/addr0_i_16/CO[0]
                         net (fo=13, routed)          0.714   464.745    rgb/addr0_i_16_n_3
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.373   465.118 r  rgb/addr0_i_440/O
                         net (fo=1, routed)           0.000   465.118    rgb/addr0_i_440_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   465.651 r  rgb/addr0_i_289/CO[3]
                         net (fo=1, routed)           0.000   465.651    rgb/addr0_i_289_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   465.768 r  rgb/addr0_i_110/CO[3]
                         net (fo=1, routed)           0.000   465.768    rgb/addr0_i_110_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   466.022 r  rgb/addr0_i_17/CO[0]
                         net (fo=13, routed)          0.664   466.686    rgb/addr0_i_17_n_3
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.367   467.053 r  rgb/addr0_i_298/O
                         net (fo=1, routed)           0.000   467.053    rgb/addr0_i_298_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   467.585 r  rgb/addr0_i_112/CO[3]
                         net (fo=1, routed)           0.000   467.585    rgb/addr0_i_112_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   467.699 r  rgb/addr0_i_18/CO[3]
                         net (fo=2, routed)           0.982   468.681    rgb/addr0_i_18_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841   472.522 r  rgb/addr0__0/P[4]
                         net (fo=1, routed)           1.120   473.642    rgb/addr0__0_n_101
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124   473.766 f  rgb/addro2[4]_i_5/O
                         net (fo=1, routed)           0.450   474.216    rgb/addro2[4]_i_5_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124   474.340 r  rgb/addro2[4]_i_3/O
                         net (fo=2, routed)           0.424   474.764    rgb/addro2[4]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.124   474.888 r  rgb/addro2[4]_i_1/O
                         net (fo=1, routed)           0.000   474.888    rgb/addro2[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.907   408.668    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.768 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.406    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.497 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         1.518   411.015    rgb/CLK
    SLICE_X11Y84         FDRE                                         r  rgb/addro2_reg[4]/C
                         clock pessimism              0.080   411.095    
                         clock uncertainty           -0.316   410.779    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.032   410.811    rgb/addro2_reg[4]
  -------------------------------------------------------------------
                         required time                        410.811    
                         arrival time                        -474.888    
  -------------------------------------------------------------------
                         slack                                -64.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.430%)  route 1.271ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y85          FDRE                                         r  rgb/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[7]/Q
                         net (fo=52, routed)          1.271     3.184    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.361    
                         clock uncertainty            0.316     2.678    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.861    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.781%)  route 1.301ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.301     3.191    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.948     2.370    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.365    
                         clock uncertainty            0.316     2.682    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.865    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.164ns (11.317%)  route 1.285ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.285     3.198    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.372    
                         clock uncertainty            0.316     2.689    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.872    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.774%)  route 1.302ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.302     3.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.361    
                         clock uncertainty            0.316     2.678    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.861    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.164ns (11.338%)  route 1.282ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.282     3.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.944     2.366    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.361    
                         clock uncertainty            0.316     2.678    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.861    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rgb/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.141ns (9.651%)  route 1.320ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rgb/addr_reg[10]/Q
                         net (fo=52, routed)          1.320     3.210    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.372    
                         clock uncertainty            0.316     2.689    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.872    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.175%)  route 1.304ns (88.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.304     3.217    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.961     2.383    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.378    
                         clock uncertainty            0.316     2.695    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 rgb/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.751    rgb/CLK
    SLICE_X10Y88         FDRE                                         r  rgb/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.915 r  rgb/addr_reg[9]/Q
                         net (fo=52, routed)          1.304     3.219    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.955     2.377    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.005     2.372    
                         clock uncertainty            0.316     2.689    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.872    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rgb/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.164ns (11.270%)  route 1.291ns (88.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.569     1.749    rgb/CLK
    SLICE_X8Y86          FDRE                                         r  rgb/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.913 r  rgb/addr_reg[5]/Q
                         net (fo=52, routed)          1.291     3.204    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.940     2.362    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.357    
                         clock uncertainty            0.316     2.674    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.857    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.164ns (11.104%)  route 1.313ns (88.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.844     0.844    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.889 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.155    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.571     1.751    rgb/CLK
    SLICE_X8Y88          FDRE                                         r  rgb/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.915 r  rgb/addr_reg[14]/Q
                         net (fo=53, routed)          1.313     3.228    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=235, routed)         0.958     2.380    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.375    
                         clock uncertainty            0.316     2.692    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.875    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.354    





