# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/kullervo:@/tmp/.ICE-unix/1999467,unix/kullervo:/tmp/.ICE-unix/1999467
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-xfce:/etc/xdg:/etc/xdg
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session1
no_proxy=lanl.gov
XDG_MENU_PREFIX=xfce-
GTK_IM_MODULE=ibus
RDI_APPROOT=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
XILINX_VIVADO=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1
SSH_AUTH_SOCK=/tmp/ssh-XXXXXX27PKfS/agent.1999690
RDI_OPT_EXT=.o
RDI_INSTALLVER=2023.1
RDI_INSTALLROOT=/home/rasr/pkgs/vitis_2023.1
XMODIFIERS=@im=ibus
RDI_PATCHROOT=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build:
DESKTOP_SESSION=xfce
SSH_AGENT_PID=1999695
XILINX_PATH=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build
GTK_MODULES=gail:atk-bridge
XDG_SEAT=seat0
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o
PWD=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build
XDG_SESSION_DESKTOP=xfce
LOGNAME=grodzki
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
XAUTHORITY=/home/grodzki/.Xauthority
RDI_PREPEND_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
XDG_GREETER_DATA_DIR=/var/lib/lightdm-data/grodzki
XILINX_DSP=
HOME=/home/grodzki
SYNTH_COMMON=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/data
LANG=en_US.UTF-8
XDG_CURRENT_DESKTOP=XFCE
VTE_VERSION=6800
XILINX_HLS=/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/0b32790e_d89b_478d_b718_dac27ba9725c
https_proxy=http://proxyout.lanl.gov:8080
RDI_PROG=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
RDI_SESSION_INFO=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build:kullervo_1731974920_373372
RT_TCL_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/base_tcl/tcl
CLUTTER_IM_MODULE=ibus
MFLAGS=-s
XILINX_SDK=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
RDI_SHARED_DATA=/home/rasr/pkgs/vitis_2023.1/SharedData/2023.1/data
MAKEFLAGS=s
XDG_SESSION_CLASS=user
TERM=xterm-256color
USER=grodzki
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
GNOME_TERMINAL_SERVICE=:1.82
RDI_BASEROOT=/home/rasr/pkgs/vitis_2023.1/Vitis
RDI_TPS_ROOT=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64
RDI_JAVA_VERSION=17.0.3_7
RDI_DATADIR=/home/rasr/pkgs/vitis_2023.1/SharedData/2023.1/data:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/data
DISPLAY=:1.0
SHLVL=3
MAKELEVEL=4
QT_IM_MODULE=ibus
XDG_VTNR=8
XILINX_VIVADO_HLS=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=c4
http_proxy=http://proxyout.lanl.gov:8080
LM_LICENSE_FILE=2110@tattooyou.lanl.gov:2110@tattooyou.lanl.gov:2110@tattooyou.lanl.gov
LD_LIBRARY_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib/:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib//server:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/44578
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TCL_LIBRARY=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/share/xfce4:/usr/share/xfce:/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop:/usr/share
PATH=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64/binutils-2.26/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64/gcc-8.3.0/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/gnu/microblaze/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Model_Composer/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/microblaze/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/arm/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/aietools/bin:/home/rasr/pkgs/vitis_2023.1/DocNav:/usr/bin/:PATH
RT_LIBPATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/data
GDMSESSION=xfce
HDI_APPROOT=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/44578/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/isl
XILINX_VITIS=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
OLDPWD=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
_=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=34947
XILINX_CD_SESSION=3934ae7f-455f-4e26-a739-4d8ededb3321


V++ command line:
------------------------------------------
/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++ --link --target hw_emu --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg -O3 /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo --output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin 

FINAL PROGRAM OPTIONS
--config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg
--connectivity.slr stencil_kernel_0_0_1:SLR0
--connectivity.sp stencil_kernel_0_0_1.m_axi_gmem0:DDR[0]
--connectivity.sp stencil_kernel_0_0_1.m_axi_gmem1:DDR[1]
--input_files /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo
--link
--optimize 3
--output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--report_level 0
--target hw_emu

PARSED COMMAND LINE OPTIONS
--link 
--target hw_emu 
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1 
--config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg 
-O3 
/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo 
--output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin 

PARSED CONFIG FILE (1) OPTIONS
file: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg
connectivity.sp stencil_kernel_0_0_1.m_axi_gmem0:DDR[0] 
connectivity.sp stencil_kernel_0_0_1.m_axi_gmem1:DDR[1] 
connectivity.slr stencil_kernel_0_0_1:SLR0 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 18 Nov 2024 17:08:59
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 18 Nov 2024 17:09:02
output: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.xml
------------------------------------------
step: running system_link
timestamp: 18 Nov 2024 17:09:03
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/system_link --xo /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo --config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/syslinkConfig.ini --xpfm /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target emu --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 18 Nov 2024 17:09:35
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/cf2sw -sdsl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/sdsl.dat -rtd /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/cf2sw.rtd -nofilter /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/cf2sw_full.rtd -xclbin /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xclbin_orig.xml -o /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 18 Nov 2024 17:09:41
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 18 Nov 2024 17:09:42
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/vpl -t hw_emu -f xilinx_u250_gen3x16_xdma_4_1_202210_1 --remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/.ipcache --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int --log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/link --report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link --config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/vplConfig.ini -k /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link --emulation_mode debug_waveform --no-info --iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xo/ip_repo/xilinx_com_hls_stencil_kernel_0_0_1_0 --messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link/vpl.pb /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/dr.bd.tcl
Vivado Log File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build
misc=BinaryName=stencil_kernel_hw_emu
[connectivity]
nk=stencil_kernel_0_0:1:stencil_kernel_0_0_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=stencil_kernel_hw_emu
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build
--config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/vplConfig.ini
--connectivity.nk stencil_kernel_0_0:1:stencil_kernel_0_0_1
--emulation_mode debug_waveform
--input_file /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/dr.bd.tcl
--iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xo/ip_repo/xilinx_com_hls_stencil_kernel_0_0_1_0
--kernels /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/kernel_info.dat
--log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/link
--messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link/vpl.pb
--no-info
--output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/.ipcache
--report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link
--target hw_emu
--temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw_emu 
-f xilinx_u250_gen3x16_xdma_4_1_202210_1 
--remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/.ipcache 
--output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int 
--log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/link 
--report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link 
--config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/vplConfig.ini 
-k /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link 
--emulation_mode debug_waveform 
--no-info 
--iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xo/ip_repo/xilinx_com_hls_stencil_kernel_0_0_1_0 
--messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link/vpl.pb 
/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build 
advanced.misc BinaryName=stencil_kernel_hw_emu 
connectivity.nk stencil_kernel_0_0:1:stencil_kernel_0_0_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 18 Nov 2024 17:12:54
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 18 November 2024 17:13:11
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 18 November 2024 17:13:11
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:499
   timestamp: 18 November 2024 17:13:11
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: vpl.tcl:1224
   timestamp: 18 November 2024 17:13:11
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/ocl_util.tcl:541
   timestamp: 18 November 2024 17:13:11
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2405
   timestamp: 18 November 2024 17:19:08
   -----------------------
   VPL internal step: config_ip_cache -disable_cache
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2411
   timestamp: 18 November 2024 17:19:13
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:199
   timestamp: 18 November 2024 17:19:14
   -----------------------
   VPL internal step: report locked IPs
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3126
   timestamp: 18 November 2024 17:20:07
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:224
   timestamp: 18 November 2024 17:20:15
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:241
   timestamp: 18 November 2024 17:20:17
   -----------------------
   VPL internal step: updating kernel clocks
   File: vpl.tcl:263
   timestamp: 18 November 2024 17:20:19
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:292
   timestamp: 18 November 2024 17:20:20
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:304
   timestamp: 18 November 2024 17:20:20
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: vpl.tcl:2222
   timestamp: 18 November 2024 17:20:20
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:314
   timestamp: 18 November 2024 17:20:22
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:318
   timestamp: 18 November 2024 17:20:22
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:321
   timestamp: 18 November 2024 17:20:22
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_top.bd]
   File: vpl.tcl:350
   timestamp: 18 November 2024 17:20:23
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:437
   timestamp: 18 November 2024 17:24:38
   -----------------------
   VPL internal step: write_hwdef -force -file /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/system.hdf
   File: vpl.tcl:446
   timestamp: 18 November 2024 17:26:32
   -----------------------
   VPL internal step: add_files /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2485
   timestamp: 18 November 2024 17:26:37
   -----------------------
  current step: vpl.config_hw_emu.gen_scripts
   -----------------------
   VPL internal step: hw_emu_common_util::generate_simulation_scripts_only
   File: vpl.tcl:499
   timestamp: 18 November 2024 17:26:37
   -----------------------
   VPL internal step: creating /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/_kernel_inst_paths.dat
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2823
   timestamp: 18 November 2024 17:27:13
   -----------------------
  current step: vpl.config_hw_emu.compile
   -----------------------
   VPL internal step: hw_emu_common_util::compile_scripts_step
   File: vpl.tcl:529
   timestamp: 18 November 2024 17:27:13
   -----------------------
  current step: vpl.config_hw_emu.elaborate
   -----------------------
   VPL internal step: hw_emu_common_util::elaborate_scripts_step
   File: vpl.tcl:558
   timestamp: 18 November 2024 17:28:27
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 18 Nov 2024 17:30:37
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 18 Nov 2024 17:30:38
cmd: cf2sw -a /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/address_map.xml -sdsl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/sdsl.dat -xclbin /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xclbin_orig.xml -rtd /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.rtd -o /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.xml
V++ internal step status: success
------------------------------------------
V++ internal step: generating waveform config (wcfg) file
timestamp: 18 Nov 2024 17:30:42
------------------------------------------
V++ internal step: generating data mining script
timestamp: 18 Nov 2024 17:30:43
------------------------------------------
V++ internal step: appending waveform simulation directory to system emulation file
timestamp: 18 Nov 2024 17:30:43
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 18 Nov 2024 17:30:53
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 18 Nov 2024 17:30:53
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 18 Nov 2024 17:30:53
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/xclbinutil --add-section BITSTREAM:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.xml --add-section SYSTEM_METADATA:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 18 Nov 2024 17:30:55
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/xclbinutil --quiet --force --info /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin.info --input /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 18 Nov 2024 17:30:57
cmd: 
generate_sc_driver status: success
------------------------------------------
hw emulation completed
timestamp: 18 Nov 2024 17:30:57
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 18 Nov 2024 17:30:57
output: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link/system_estimate_stencil_kernel_hw_emu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 18 Nov 2024 17:30:57
