// Seed: 2623708680
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2
);
  logic id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd24
) (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input wire id_10,
    input tri id_11,
    input wand id_12,
    input tri0 id_13,
    output wand _id_14,
    input tri1 id_15
);
  assign id_3 = -1;
  logic [-1 'b0 : id_14] id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0
  );
endmodule
