// Seed: 3341968296
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    output wand id_3,
    input  wand id_4,
    input  tri  id_5
);
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input supply1 id_6
    , id_11,
    output logic id_7,
    input logic id_8,
    input wor id_9
);
  assign id_7 = (1'b0);
  assign id_1 = 1'b0;
  assign id_1 = 1;
  assign id_1 = 1 ? id_2 : 1;
  always @(1'b0 or posedge id_0) begin
    id_11 = id_8;
    #1 begin
      $display(1'b0, id_5, 1);
      id_7 <= id_11;
    end
  end
  module_0(
      id_2, id_1, id_0, id_1, id_9, id_2
  );
endmodule
