
Exemplo-Bot-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000069f4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004069f4  004069f4  000169f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  004069fc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004cc  200009b8  004073b4  000209b8  2**2
                  ALLOC
  4 .stack        00003004  20000e84  00407880  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  7 .debug_info   000120ed  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000024a9  00000000  00000000  00032b28  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000544a  00000000  00000000  00034fd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000008c8  00000000  00000000  0003a41b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000930  00000000  00000000  0003ace3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000651b  00000000  00000000  0003b613  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a1e3  00000000  00000000  00041b2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00059735  00000000  00000000  0004bd11  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001fa8  00000000  00000000  000a5448  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	88 3e 00 20 9d 11 40 00 99 11 40 00 99 11 40 00     .>. ..@...@...@.
  400010:	99 11 40 00 99 11 40 00 99 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	99 11 40 00 99 11 40 00 00 00 00 00 99 11 40 00     ..@...@.......@.
  40003c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40004c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40005c:	99 11 40 00 99 11 40 00 99 11 40 00 00 00 00 00     ..@...@...@.....
  40006c:	21 10 40 00 35 10 40 00 49 10 40 00 99 11 40 00     !.@.5.@.I.@...@.
  40007c:	99 11 40 00 00 00 00 00 00 00 00 00 99 11 40 00     ..@...........@.
  40008c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  40009c:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.
  4000ac:	99 11 40 00 99 11 40 00 39 14 40 00 99 11 40 00     ..@...@.9.@...@.
  4000bc:	99 11 40 00 99 11 40 00 99 11 40 00 99 11 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009b8 	.word	0x200009b8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004069fc 	.word	0x004069fc

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004069fc 	.word	0x004069fc
  40012c:	200009bc 	.word	0x200009bc
  400130:	004069fc 	.word	0x004069fc
  400134:	00000000 	.word	0x00000000

00400138 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400138:	b4f0      	push	{r4, r5, r6, r7}
  40013a:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40013c:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400140:	2810      	cmp	r0, #16
  400142:	bf28      	it	cs
  400144:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400146:	2800      	cmp	r0, #0
  400148:	bf08      	it	eq
  40014a:	2001      	moveq	r0, #1
{
  40014c:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40014e:	4d10      	ldr	r5, [pc, #64]	; (400190 <aat31xx_set_backlight+0x58>)
  400150:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400154:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400156:	2418      	movs	r4, #24
  400158:	636f      	str	r7, [r5, #52]	; 0x34
  40015a:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40015c:	9b01      	ldr	r3, [sp, #4]
  40015e:	1e5a      	subs	r2, r3, #1
  400160:	9201      	str	r2, [sp, #4]
  400162:	2b00      	cmp	r3, #0
  400164:	d1fa      	bne.n	40015c <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400166:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400168:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40016a:	9b01      	ldr	r3, [sp, #4]
  40016c:	1e5a      	subs	r2, r3, #1
  40016e:	9201      	str	r2, [sp, #4]
  400170:	2b00      	cmp	r3, #0
  400172:	d1fa      	bne.n	40016a <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400174:	3101      	adds	r1, #1
  400176:	4281      	cmp	r1, r0
  400178:	d3ee      	bcc.n	400158 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  40017a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40017e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400180:	9b01      	ldr	r3, [sp, #4]
  400182:	1e5a      	subs	r2, r3, #1
  400184:	9201      	str	r2, [sp, #4]
  400186:	2b00      	cmp	r3, #0
  400188:	d1fa      	bne.n	400180 <aat31xx_set_backlight+0x48>
	}
}
  40018a:	b002      	add	sp, #8
  40018c:	bcf0      	pop	{r4, r5, r6, r7}
  40018e:	4770      	bx	lr
  400190:	400e1200 	.word	0x400e1200

00400194 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400194:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400196:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40019a:	4b06      	ldr	r3, [pc, #24]	; (4001b4 <aat31xx_disable_backlight+0x20>)
  40019c:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40019e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001a2:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001a4:	9b01      	ldr	r3, [sp, #4]
  4001a6:	1e5a      	subs	r2, r3, #1
  4001a8:	9201      	str	r2, [sp, #4]
  4001aa:	2b00      	cmp	r3, #0
  4001ac:	d1fa      	bne.n	4001a4 <aat31xx_disable_backlight+0x10>
	}
}
  4001ae:	b002      	add	sp, #8
  4001b0:	4770      	bx	lr
  4001b2:	bf00      	nop
  4001b4:	400e1200 	.word	0x400e1200

004001b8 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4001b8:	0109      	lsls	r1, r1, #4
  4001ba:	5042      	str	r2, [r0, r1]
  4001bc:	4770      	bx	lr

004001be <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4001be:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001c2:	604a      	str	r2, [r1, #4]
  4001c4:	4770      	bx	lr

004001c6 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4001c6:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001ca:	608a      	str	r2, [r1, #8]
  4001cc:	4770      	bx	lr

004001ce <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4001ce:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001d2:	60ca      	str	r2, [r1, #12]
  4001d4:	4770      	bx	lr
	...

004001d8 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001d8:	4b0b      	ldr	r3, [pc, #44]	; (400208 <ili93xx_write_ram_prepare+0x30>)
  4001da:	781b      	ldrb	r3, [r3, #0]
  4001dc:	2b01      	cmp	r3, #1
  4001de:	d002      	beq.n	4001e6 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001e0:	2b02      	cmp	r3, #2
  4001e2:	d007      	beq.n	4001f4 <ili93xx_write_ram_prepare+0x1c>
  4001e4:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4001e6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001ea:	2200      	movs	r2, #0
  4001ec:	701a      	strb	r2, [r3, #0]
  4001ee:	2222      	movs	r2, #34	; 0x22
  4001f0:	701a      	strb	r2, [r3, #0]
  4001f2:	4770      	bx	lr
  4001f4:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001f8:	222c      	movs	r2, #44	; 0x2c
  4001fa:	701a      	strb	r2, [r3, #0]
  4001fc:	2200      	movs	r2, #0
  4001fe:	701a      	strb	r2, [r3, #0]
  400200:	223c      	movs	r2, #60	; 0x3c
  400202:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400204:	e7ee      	b.n	4001e4 <ili93xx_write_ram_prepare+0xc>
  400206:	bf00      	nop
  400208:	200009d4 	.word	0x200009d4

0040020c <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  40020c:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400210:	4b03      	ldr	r3, [pc, #12]	; (400220 <ili93xx_write_ram+0x14>)
  400212:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400214:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400218:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  40021a:	b2c0      	uxtb	r0, r0
  40021c:	7018      	strb	r0, [r3, #0]
  40021e:	4770      	bx	lr
  400220:	61000002 	.word	0x61000002

00400224 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400228:	4607      	mov	r7, r0
  40022a:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40022c:	f031 0907 	bics.w	r9, r1, #7
  400230:	d023      	beq.n	40027a <ili93xx_write_ram_buffer+0x56>
  400232:	4604      	mov	r4, r0
  400234:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400236:	4d12      	ldr	r5, [pc, #72]	; (400280 <ili93xx_write_ram_buffer+0x5c>)
  400238:	6820      	ldr	r0, [r4, #0]
  40023a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  40023c:	6860      	ldr	r0, [r4, #4]
  40023e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400240:	68a0      	ldr	r0, [r4, #8]
  400242:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400244:	68e0      	ldr	r0, [r4, #12]
  400246:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400248:	6920      	ldr	r0, [r4, #16]
  40024a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  40024c:	6960      	ldr	r0, [r4, #20]
  40024e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400250:	69a0      	ldr	r0, [r4, #24]
  400252:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400254:	69e0      	ldr	r0, [r4, #28]
  400256:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400258:	3608      	adds	r6, #8
  40025a:	3420      	adds	r4, #32
  40025c:	454e      	cmp	r6, r9
  40025e:	d3eb      	bcc.n	400238 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400260:	4546      	cmp	r6, r8
  400262:	d208      	bcs.n	400276 <ili93xx_write_ram_buffer+0x52>
  400264:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400268:	4d05      	ldr	r5, [pc, #20]	; (400280 <ili93xx_write_ram_buffer+0x5c>)
  40026a:	f857 0b04 	ldr.w	r0, [r7], #4
  40026e:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  400270:	3601      	adds	r6, #1
  400272:	45b0      	cmp	r8, r6
  400274:	d1f9      	bne.n	40026a <ili93xx_write_ram_buffer+0x46>
  400276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40027a:	464e      	mov	r6, r9
  40027c:	e7f0      	b.n	400260 <ili93xx_write_ram_buffer+0x3c>
  40027e:	bf00      	nop
  400280:	0040020d 	.word	0x0040020d

00400284 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400284:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400288:	2200      	movs	r2, #0
  40028a:	701a      	strb	r2, [r3, #0]
  40028c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40028e:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400290:	3302      	adds	r3, #2
  400292:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400294:	b2c9      	uxtb	r1, r1
  400296:	7019      	strb	r1, [r3, #0]
  400298:	4770      	bx	lr
	...

0040029c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40029c:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40029e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002a2:	2400      	movs	r4, #0
  4002a4:	701c      	strb	r4, [r3, #0]
  4002a6:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002a8:	b14a      	cbz	r2, 4002be <ili93xx_write_register+0x22>
  4002aa:	1e4b      	subs	r3, r1, #1
  4002ac:	1e50      	subs	r0, r2, #1
  4002ae:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002b2:	4804      	ldr	r0, [pc, #16]	; (4002c4 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002b4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002b8:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002ba:	428b      	cmp	r3, r1
  4002bc:	d1fa      	bne.n	4002b4 <ili93xx_write_register+0x18>
	}
}
  4002be:	bc10      	pop	{r4}
  4002c0:	4770      	bx	lr
  4002c2:	bf00      	nop
  4002c4:	61000002 	.word	0x61000002

004002c8 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002c8:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002ca:	2300      	movs	r3, #0
  4002cc:	9301      	str	r3, [sp, #4]
  4002ce:	9b01      	ldr	r3, [sp, #4]
  4002d0:	4298      	cmp	r0, r3
  4002d2:	d911      	bls.n	4002f8 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002d4:	2100      	movs	r1, #0
  4002d6:	4a09      	ldr	r2, [pc, #36]	; (4002fc <ili93xx_delay+0x34>)
  4002d8:	9101      	str	r1, [sp, #4]
  4002da:	9b01      	ldr	r3, [sp, #4]
  4002dc:	4293      	cmp	r3, r2
  4002de:	d805      	bhi.n	4002ec <ili93xx_delay+0x24>
  4002e0:	9b01      	ldr	r3, [sp, #4]
  4002e2:	3301      	adds	r3, #1
  4002e4:	9301      	str	r3, [sp, #4]
  4002e6:	9b01      	ldr	r3, [sp, #4]
  4002e8:	4293      	cmp	r3, r2
  4002ea:	d9f9      	bls.n	4002e0 <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  4002ec:	9b01      	ldr	r3, [sp, #4]
  4002ee:	3301      	adds	r3, #1
  4002f0:	9301      	str	r3, [sp, #4]
  4002f2:	9b01      	ldr	r3, [sp, #4]
  4002f4:	4283      	cmp	r3, r0
  4002f6:	d3ef      	bcc.n	4002d8 <ili93xx_delay+0x10>
		}
	}
}
  4002f8:	b002      	add	sp, #8
  4002fa:	4770      	bx	lr
  4002fc:	0001869f 	.word	0x0001869f

00400300 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400300:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400302:	4c15      	ldr	r4, [pc, #84]	; (400358 <ili93xx_check_box_coordinates+0x58>)
  400304:	6824      	ldr	r4, [r4, #0]
  400306:	6805      	ldr	r5, [r0, #0]
  400308:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  40030a:	bf24      	itt	cs
  40030c:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400310:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400312:	6815      	ldr	r5, [r2, #0]
  400314:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400316:	bf9c      	itt	ls
  400318:	f104 34ff 	addls.w	r4, r4, #4294967295
  40031c:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40031e:	4c0f      	ldr	r4, [pc, #60]	; (40035c <ili93xx_check_box_coordinates+0x5c>)
  400320:	6824      	ldr	r4, [r4, #0]
  400322:	680d      	ldr	r5, [r1, #0]
  400324:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400326:	bf24      	itt	cs
  400328:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40032c:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40032e:	681d      	ldr	r5, [r3, #0]
  400330:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400332:	bf9c      	itt	ls
  400334:	f104 34ff 	addls.w	r4, r4, #4294967295
  400338:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40033a:	6804      	ldr	r4, [r0, #0]
  40033c:	6815      	ldr	r5, [r2, #0]
  40033e:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400340:	bf84      	itt	hi
  400342:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400344:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400346:	680a      	ldr	r2, [r1, #0]
  400348:	6818      	ldr	r0, [r3, #0]
  40034a:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40034c:	bf84      	itt	hi
  40034e:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400350:	601a      	strhi	r2, [r3, #0]
	}
}
  400352:	bc30      	pop	{r4, r5}
  400354:	4770      	bx	lr
  400356:	bf00      	nop
  400358:	20000000 	.word	0x20000000
  40035c:	20000004 	.word	0x20000004

00400360 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400360:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400362:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400366:	2200      	movs	r2, #0
  400368:	701a      	strb	r2, [r3, #0]
  40036a:	22d3      	movs	r2, #211	; 0xd3
  40036c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40036e:	491a      	ldr	r1, [pc, #104]	; (4003d8 <ili93xx_device_type_identify+0x78>)
  400370:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  400372:	f88d 3000 	strb.w	r3, [sp]
  400376:	780b      	ldrb	r3, [r1, #0]
  400378:	f88d 3001 	strb.w	r3, [sp, #1]
  40037c:	780b      	ldrb	r3, [r1, #0]
  40037e:	b2da      	uxtb	r2, r3
  400380:	f88d 2002 	strb.w	r2, [sp, #2]
  400384:	780b      	ldrb	r3, [r1, #0]
  400386:	b2db      	uxtb	r3, r3
  400388:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40038c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400390:	b29b      	uxth	r3, r3
  400392:	f249 3241 	movw	r2, #37697	; 0x9341
  400396:	4293      	cmp	r3, r2
  400398:	d014      	beq.n	4003c4 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40039a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40039e:	2200      	movs	r2, #0
  4003a0:	701a      	strb	r2, [r3, #0]
  4003a2:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003a4:	490c      	ldr	r1, [pc, #48]	; (4003d8 <ili93xx_device_type_identify+0x78>)
  4003a6:	780b      	ldrb	r3, [r1, #0]
  4003a8:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  4003aa:	f88d 2000 	strb.w	r2, [sp]
  4003ae:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4003b0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4003b4:	b29b      	uxth	r3, r3
  4003b6:	f249 3225 	movw	r2, #37669	; 0x9325
  4003ba:	4293      	cmp	r3, r2
  4003bc:	d007      	beq.n	4003ce <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  4003be:	2001      	movs	r0, #1
}
  4003c0:	b002      	add	sp, #8
  4003c2:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003c4:	2202      	movs	r2, #2
  4003c6:	4b05      	ldr	r3, [pc, #20]	; (4003dc <ili93xx_device_type_identify+0x7c>)
  4003c8:	701a      	strb	r2, [r3, #0]
		return 0;
  4003ca:	2000      	movs	r0, #0
  4003cc:	e7f8      	b.n	4003c0 <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003ce:	2201      	movs	r2, #1
  4003d0:	4b02      	ldr	r3, [pc, #8]	; (4003dc <ili93xx_device_type_identify+0x7c>)
  4003d2:	701a      	strb	r2, [r3, #0]
		return 0;
  4003d4:	2000      	movs	r0, #0
  4003d6:	e7f3      	b.n	4003c0 <ili93xx_device_type_identify+0x60>
  4003d8:	61000002 	.word	0x61000002
  4003dc:	200009d4 	.word	0x200009d4

004003e0 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003e0:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003e2:	4b09      	ldr	r3, [pc, #36]	; (400408 <ili93xx_display_on+0x28>)
  4003e4:	781b      	ldrb	r3, [r3, #0]
  4003e6:	2b01      	cmp	r3, #1
  4003e8:	d002      	beq.n	4003f0 <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003ea:	2b02      	cmp	r3, #2
  4003ec:	d006      	beq.n	4003fc <ili93xx_display_on+0x1c>
  4003ee:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4003f0:	f240 1133 	movw	r1, #307	; 0x133
  4003f4:	2007      	movs	r0, #7
  4003f6:	4b05      	ldr	r3, [pc, #20]	; (40040c <ili93xx_display_on+0x2c>)
  4003f8:	4798      	blx	r3
  4003fa:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4003fc:	2200      	movs	r2, #0
  4003fe:	4611      	mov	r1, r2
  400400:	2029      	movs	r0, #41	; 0x29
  400402:	4b03      	ldr	r3, [pc, #12]	; (400410 <ili93xx_display_on+0x30>)
  400404:	4798      	blx	r3
	}
}
  400406:	e7f2      	b.n	4003ee <ili93xx_display_on+0xe>
  400408:	200009d4 	.word	0x200009d4
  40040c:	00400285 	.word	0x00400285
  400410:	0040029d 	.word	0x0040029d

00400414 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400414:	4a04      	ldr	r2, [pc, #16]	; (400428 <ili93xx_set_foreground_color+0x14>)
  400416:	1f13      	subs	r3, r2, #4
  400418:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  40041c:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400420:	4293      	cmp	r3, r2
  400422:	d1fb      	bne.n	40041c <ili93xx_set_foreground_color+0x8>
	}
}
  400424:	4770      	bx	lr
  400426:	bf00      	nop
  400428:	200009d8 	.word	0x200009d8

0040042c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40042c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400430:	b082      	sub	sp, #8
  400432:	460c      	mov	r4, r1
  400434:	4617      	mov	r7, r2
  400436:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400438:	4b23      	ldr	r3, [pc, #140]	; (4004c8 <ili93xx_set_window+0x9c>)
  40043a:	781b      	ldrb	r3, [r3, #0]
  40043c:	2b01      	cmp	r3, #1
  40043e:	d004      	beq.n	40044a <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400440:	2b02      	cmp	r3, #2
  400442:	d017      	beq.n	400474 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400444:	b002      	add	sp, #8
  400446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  40044a:	b285      	uxth	r5, r0
  40044c:	4629      	mov	r1, r5
  40044e:	2050      	movs	r0, #80	; 0x50
  400450:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4004d0 <ili93xx_set_window+0xa4>
  400454:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400456:	1e78      	subs	r0, r7, #1
  400458:	4428      	add	r0, r5
  40045a:	b281      	uxth	r1, r0
  40045c:	2051      	movs	r0, #81	; 0x51
  40045e:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400460:	b2a4      	uxth	r4, r4
  400462:	4621      	mov	r1, r4
  400464:	2052      	movs	r0, #82	; 0x52
  400466:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400468:	3e01      	subs	r6, #1
  40046a:	4434      	add	r4, r6
  40046c:	b2a1      	uxth	r1, r4
  40046e:	2053      	movs	r0, #83	; 0x53
  400470:	47c0      	blx	r8
  400472:	e7e7      	b.n	400444 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400474:	0a03      	lsrs	r3, r0, #8
  400476:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  40047a:	b2c2      	uxtb	r2, r0
  40047c:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400480:	1e7b      	subs	r3, r7, #1
  400482:	4418      	add	r0, r3
  400484:	0a00      	lsrs	r0, r0, #8
  400486:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40048a:	461f      	mov	r7, r3
  40048c:	4417      	add	r7, r2
  40048e:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400492:	2204      	movs	r2, #4
  400494:	eb0d 0102 	add.w	r1, sp, r2
  400498:	202a      	movs	r0, #42	; 0x2a
  40049a:	4d0c      	ldr	r5, [pc, #48]	; (4004cc <ili93xx_set_window+0xa0>)
  40049c:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40049e:	0a23      	lsrs	r3, r4, #8
  4004a0:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004a4:	b2e2      	uxtb	r2, r4
  4004a6:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004aa:	1e73      	subs	r3, r6, #1
  4004ac:	441c      	add	r4, r3
  4004ae:	0a24      	lsrs	r4, r4, #8
  4004b0:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004b4:	461e      	mov	r6, r3
  4004b6:	4416      	add	r6, r2
  4004b8:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004bc:	2204      	movs	r2, #4
  4004be:	eb0d 0102 	add.w	r1, sp, r2
  4004c2:	202b      	movs	r0, #43	; 0x2b
  4004c4:	47a8      	blx	r5
}
  4004c6:	e7bd      	b.n	400444 <ili93xx_set_window+0x18>
  4004c8:	200009d4 	.word	0x200009d4
  4004cc:	0040029d 	.word	0x0040029d
  4004d0:	00400285 	.word	0x00400285

004004d4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004d4:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004d6:	4b07      	ldr	r3, [pc, #28]	; (4004f4 <ili93xx_set_cursor_position+0x20>)
  4004d8:	781b      	ldrb	r3, [r3, #0]
  4004da:	2b01      	cmp	r3, #1
  4004dc:	d000      	beq.n	4004e0 <ili93xx_set_cursor_position+0xc>
  4004de:	bd38      	pop	{r3, r4, r5, pc}
  4004e0:	460c      	mov	r4, r1
  4004e2:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4004e4:	2020      	movs	r0, #32
  4004e6:	4d04      	ldr	r5, [pc, #16]	; (4004f8 <ili93xx_set_cursor_position+0x24>)
  4004e8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4004ea:	4621      	mov	r1, r4
  4004ec:	2021      	movs	r0, #33	; 0x21
  4004ee:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  4004f0:	e7f5      	b.n	4004de <ili93xx_set_cursor_position+0xa>
  4004f2:	bf00      	nop
  4004f4:	200009d4 	.word	0x200009d4
  4004f8:	00400285 	.word	0x00400285

004004fc <ili93xx_init>:
{
  4004fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400500:	b083      	sub	sp, #12
  400502:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400504:	4bac      	ldr	r3, [pc, #688]	; (4007b8 <ili93xx_init+0x2bc>)
  400506:	4798      	blx	r3
  400508:	2800      	cmp	r0, #0
  40050a:	f040 8152 	bne.w	4007b2 <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40050e:	22f0      	movs	r2, #240	; 0xf0
  400510:	4baa      	ldr	r3, [pc, #680]	; (4007bc <ili93xx_init+0x2c0>)
  400512:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400514:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400518:	4ba9      	ldr	r3, [pc, #676]	; (4007c0 <ili93xx_init+0x2c4>)
  40051a:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40051c:	4ba9      	ldr	r3, [pc, #676]	; (4007c4 <ili93xx_init+0x2c8>)
  40051e:	781b      	ldrb	r3, [r3, #0]
  400520:	2b01      	cmp	r3, #1
  400522:	d006      	beq.n	400532 <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400524:	2b02      	cmp	r3, #2
  400526:	f000 80b5 	beq.w	400694 <ili93xx_init+0x198>
		return 1;
  40052a:	2001      	movs	r0, #1
}
  40052c:	b003      	add	sp, #12
  40052e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400532:	2133      	movs	r1, #51	; 0x33
  400534:	2007      	movs	r0, #7
  400536:	4ca4      	ldr	r4, [pc, #656]	; (4007c8 <ili93xx_init+0x2cc>)
  400538:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40053a:	2100      	movs	r1, #0
  40053c:	2010      	movs	r0, #16
  40053e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400540:	2101      	movs	r1, #1
  400542:	2000      	movs	r0, #0
  400544:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400546:	f44f 7180 	mov.w	r1, #256	; 0x100
  40054a:	2001      	movs	r0, #1
  40054c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40054e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400552:	2002      	movs	r0, #2
  400554:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400556:	2100      	movs	r1, #0
  400558:	2004      	movs	r0, #4
  40055a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  40055c:	f240 2107 	movw	r1, #519	; 0x207
  400560:	2008      	movs	r0, #8
  400562:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400564:	2100      	movs	r1, #0
  400566:	2009      	movs	r0, #9
  400568:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40056a:	2100      	movs	r1, #0
  40056c:	200a      	movs	r0, #10
  40056e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400570:	2100      	movs	r1, #0
  400572:	200c      	movs	r0, #12
  400574:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400576:	2100      	movs	r1, #0
  400578:	200d      	movs	r0, #13
  40057a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40057c:	2100      	movs	r1, #0
  40057e:	200f      	movs	r0, #15
  400580:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400582:	2100      	movs	r1, #0
  400584:	2010      	movs	r0, #16
  400586:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400588:	2100      	movs	r1, #0
  40058a:	2011      	movs	r0, #17
  40058c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40058e:	2100      	movs	r1, #0
  400590:	2012      	movs	r0, #18
  400592:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400594:	2100      	movs	r1, #0
  400596:	2013      	movs	r0, #19
  400598:	47a0      	blx	r4
		ili93xx_delay(200);
  40059a:	20c8      	movs	r0, #200	; 0xc8
  40059c:	4d8b      	ldr	r5, [pc, #556]	; (4007cc <ili93xx_init+0x2d0>)
  40059e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005a0:	f241 2190 	movw	r1, #4752	; 0x1290
  4005a4:	2010      	movs	r0, #16
  4005a6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005a8:	f240 2127 	movw	r1, #551	; 0x227
  4005ac:	2011      	movs	r0, #17
  4005ae:	47a0      	blx	r4
		ili93xx_delay(50);
  4005b0:	2032      	movs	r0, #50	; 0x32
  4005b2:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005b4:	211b      	movs	r1, #27
  4005b6:	2012      	movs	r0, #18
  4005b8:	47a0      	blx	r4
		ili93xx_delay(50);
  4005ba:	2032      	movs	r0, #50	; 0x32
  4005bc:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005be:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005c2:	2013      	movs	r0, #19
  4005c4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005c6:	2119      	movs	r1, #25
  4005c8:	2029      	movs	r0, #41	; 0x29
  4005ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005cc:	210d      	movs	r1, #13
  4005ce:	202b      	movs	r0, #43	; 0x2b
  4005d0:	47a0      	blx	r4
		ili93xx_delay(50);
  4005d2:	2032      	movs	r0, #50	; 0x32
  4005d4:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005d6:	2100      	movs	r1, #0
  4005d8:	2030      	movs	r0, #48	; 0x30
  4005da:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005dc:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005e0:	2031      	movs	r0, #49	; 0x31
  4005e2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005e4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005e8:	2032      	movs	r0, #50	; 0x32
  4005ea:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4005ec:	2107      	movs	r1, #7
  4005ee:	2035      	movs	r0, #53	; 0x35
  4005f0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4005f2:	f241 4104 	movw	r1, #5124	; 0x1404
  4005f6:	2036      	movs	r0, #54	; 0x36
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4005fa:	f240 7105 	movw	r1, #1797	; 0x705
  4005fe:	2037      	movs	r0, #55	; 0x37
  400600:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400602:	f240 3105 	movw	r1, #773	; 0x305
  400606:	2038      	movs	r0, #56	; 0x38
  400608:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  40060a:	f240 7107 	movw	r1, #1799	; 0x707
  40060e:	2039      	movs	r0, #57	; 0x39
  400610:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400612:	f240 7101 	movw	r1, #1793	; 0x701
  400616:	203c      	movs	r0, #60	; 0x3c
  400618:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  40061a:	210e      	movs	r1, #14
  40061c:	203d      	movs	r0, #61	; 0x3d
  40061e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400620:	f24d 0110 	movw	r1, #53264	; 0xd010
  400624:	2003      	movs	r0, #3
  400626:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400628:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  40062c:	2060      	movs	r0, #96	; 0x60
  40062e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400630:	2101      	movs	r1, #1
  400632:	2061      	movs	r0, #97	; 0x61
  400634:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400636:	2100      	movs	r1, #0
  400638:	206a      	movs	r0, #106	; 0x6a
  40063a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40063c:	2100      	movs	r1, #0
  40063e:	2080      	movs	r0, #128	; 0x80
  400640:	47a0      	blx	r4
		ili93xx_write_register_word(
  400642:	2100      	movs	r1, #0
  400644:	2081      	movs	r0, #129	; 0x81
  400646:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400648:	2100      	movs	r1, #0
  40064a:	2082      	movs	r0, #130	; 0x82
  40064c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40064e:	2100      	movs	r1, #0
  400650:	2083      	movs	r0, #131	; 0x83
  400652:	47a0      	blx	r4
		ili93xx_write_register_word(
  400654:	2100      	movs	r1, #0
  400656:	2084      	movs	r0, #132	; 0x84
  400658:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40065a:	2100      	movs	r1, #0
  40065c:	2085      	movs	r0, #133	; 0x85
  40065e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400660:	2110      	movs	r1, #16
  400662:	2090      	movs	r0, #144	; 0x90
  400664:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400666:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40066a:	2092      	movs	r0, #146	; 0x92
  40066c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40066e:	f44f 7188 	mov.w	r1, #272	; 0x110
  400672:	2095      	movs	r0, #149	; 0x95
  400674:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400676:	6873      	ldr	r3, [r6, #4]
  400678:	6832      	ldr	r2, [r6, #0]
  40067a:	2100      	movs	r1, #0
  40067c:	4608      	mov	r0, r1
  40067e:	4c54      	ldr	r4, [pc, #336]	; (4007d0 <ili93xx_init+0x2d4>)
  400680:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400682:	68b0      	ldr	r0, [r6, #8]
  400684:	4b53      	ldr	r3, [pc, #332]	; (4007d4 <ili93xx_init+0x2d8>)
  400686:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400688:	2100      	movs	r1, #0
  40068a:	4608      	mov	r0, r1
  40068c:	4b52      	ldr	r3, [pc, #328]	; (4007d8 <ili93xx_init+0x2dc>)
  40068e:	4798      	blx	r3
	return 0;
  400690:	2000      	movs	r0, #0
  400692:	e74b      	b.n	40052c <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400694:	2339      	movs	r3, #57	; 0x39
  400696:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  40069a:	232c      	movs	r3, #44	; 0x2c
  40069c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006a0:	2400      	movs	r4, #0
  4006a2:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006a6:	2334      	movs	r3, #52	; 0x34
  4006a8:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006ac:	2702      	movs	r7, #2
  4006ae:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006b2:	2205      	movs	r2, #5
  4006b4:	4669      	mov	r1, sp
  4006b6:	20cb      	movs	r0, #203	; 0xcb
  4006b8:	4d48      	ldr	r5, [pc, #288]	; (4007dc <ili93xx_init+0x2e0>)
  4006ba:	47a8      	blx	r5
		paratable[0] = 0;
  4006bc:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006c0:	23aa      	movs	r3, #170	; 0xaa
  4006c2:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006c6:	23b0      	movs	r3, #176	; 0xb0
  4006c8:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006cc:	2203      	movs	r2, #3
  4006ce:	4669      	mov	r1, sp
  4006d0:	20cf      	movs	r0, #207	; 0xcf
  4006d2:	47a8      	blx	r5
		paratable[0] = 0x30;
  4006d4:	2330      	movs	r3, #48	; 0x30
  4006d6:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006da:	2201      	movs	r2, #1
  4006dc:	4669      	mov	r1, sp
  4006de:	20f7      	movs	r0, #247	; 0xf7
  4006e0:	47a8      	blx	r5
		paratable[0] = 0x25;
  4006e2:	2325      	movs	r3, #37	; 0x25
  4006e4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4006e8:	2201      	movs	r2, #1
  4006ea:	4669      	mov	r1, sp
  4006ec:	20c0      	movs	r0, #192	; 0xc0
  4006ee:	47a8      	blx	r5
		paratable[0] = 0x11;
  4006f0:	f04f 0911 	mov.w	r9, #17
  4006f4:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4006f8:	2201      	movs	r2, #1
  4006fa:	4669      	mov	r1, sp
  4006fc:	20c1      	movs	r0, #193	; 0xc1
  4006fe:	47a8      	blx	r5
		paratable[0] = 0x5C;
  400700:	235c      	movs	r3, #92	; 0x5c
  400702:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400706:	234c      	movs	r3, #76	; 0x4c
  400708:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  40070c:	463a      	mov	r2, r7
  40070e:	4669      	mov	r1, sp
  400710:	20c5      	movs	r0, #197	; 0xc5
  400712:	47a8      	blx	r5
		paratable[0] = 0x94;
  400714:	2394      	movs	r3, #148	; 0x94
  400716:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  40071a:	2201      	movs	r2, #1
  40071c:	4669      	mov	r1, sp
  40071e:	20c7      	movs	r0, #199	; 0xc7
  400720:	47a8      	blx	r5
		paratable[0] = 0x85;
  400722:	2385      	movs	r3, #133	; 0x85
  400724:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400728:	f04f 0801 	mov.w	r8, #1
  40072c:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400730:	2378      	movs	r3, #120	; 0x78
  400732:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400736:	2203      	movs	r2, #3
  400738:	4669      	mov	r1, sp
  40073a:	20e8      	movs	r0, #232	; 0xe8
  40073c:	47a8      	blx	r5
		paratable[0] = 0x00;
  40073e:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400742:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400746:	463a      	mov	r2, r7
  400748:	4669      	mov	r1, sp
  40074a:	20ea      	movs	r0, #234	; 0xea
  40074c:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40074e:	2348      	movs	r3, #72	; 0x48
  400750:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400754:	4642      	mov	r2, r8
  400756:	4669      	mov	r1, sp
  400758:	2036      	movs	r0, #54	; 0x36
  40075a:	47a8      	blx	r5
		paratable[0] = 0x06;
  40075c:	2306      	movs	r3, #6
  40075e:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400762:	4642      	mov	r2, r8
  400764:	4669      	mov	r1, sp
  400766:	203a      	movs	r0, #58	; 0x3a
  400768:	47a8      	blx	r5
		paratable[0] = 0x02;
  40076a:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40076e:	2382      	movs	r3, #130	; 0x82
  400770:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400774:	2327      	movs	r3, #39	; 0x27
  400776:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  40077a:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40077e:	2204      	movs	r2, #4
  400780:	4669      	mov	r1, sp
  400782:	20b6      	movs	r0, #182	; 0xb6
  400784:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400786:	6873      	ldr	r3, [r6, #4]
  400788:	6832      	ldr	r2, [r6, #0]
  40078a:	4621      	mov	r1, r4
  40078c:	4620      	mov	r0, r4
  40078e:	4f10      	ldr	r7, [pc, #64]	; (4007d0 <ili93xx_init+0x2d4>)
  400790:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400792:	68b0      	ldr	r0, [r6, #8]
  400794:	4b0f      	ldr	r3, [pc, #60]	; (4007d4 <ili93xx_init+0x2d8>)
  400796:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400798:	4622      	mov	r2, r4
  40079a:	4669      	mov	r1, sp
  40079c:	4648      	mov	r0, r9
  40079e:	47a8      	blx	r5
		ili93xx_delay(10);
  4007a0:	200a      	movs	r0, #10
  4007a2:	4b0a      	ldr	r3, [pc, #40]	; (4007cc <ili93xx_init+0x2d0>)
  4007a4:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007a6:	4622      	mov	r2, r4
  4007a8:	4669      	mov	r1, sp
  4007aa:	2029      	movs	r0, #41	; 0x29
  4007ac:	47a8      	blx	r5
	return 0;
  4007ae:	4620      	mov	r0, r4
  4007b0:	e6bc      	b.n	40052c <ili93xx_init+0x30>
		return 1;
  4007b2:	2001      	movs	r0, #1
  4007b4:	e6ba      	b.n	40052c <ili93xx_init+0x30>
  4007b6:	bf00      	nop
  4007b8:	00400361 	.word	0x00400361
  4007bc:	20000000 	.word	0x20000000
  4007c0:	20000004 	.word	0x20000004
  4007c4:	200009d4 	.word	0x200009d4
  4007c8:	00400285 	.word	0x00400285
  4007cc:	004002c9 	.word	0x004002c9
  4007d0:	0040042d 	.word	0x0040042d
  4007d4:	00400415 	.word	0x00400415
  4007d8:	004004d5 	.word	0x004004d5
  4007dc:	0040029d 	.word	0x0040029d

004007e0 <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007e0:	4b16      	ldr	r3, [pc, #88]	; (40083c <ili93xx_draw_pixel+0x5c>)
  4007e2:	681b      	ldr	r3, [r3, #0]
  4007e4:	4283      	cmp	r3, r0
  4007e6:	d924      	bls.n	400832 <ili93xx_draw_pixel+0x52>
  4007e8:	4b15      	ldr	r3, [pc, #84]	; (400840 <ili93xx_draw_pixel+0x60>)
  4007ea:	681b      	ldr	r3, [r3, #0]
  4007ec:	428b      	cmp	r3, r1
  4007ee:	d922      	bls.n	400836 <ili93xx_draw_pixel+0x56>
{
  4007f0:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4007f2:	4b14      	ldr	r3, [pc, #80]	; (400844 <ili93xx_draw_pixel+0x64>)
  4007f4:	781b      	ldrb	r3, [r3, #0]
  4007f6:	2b01      	cmp	r3, #1
  4007f8:	d003      	beq.n	400802 <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4007fa:	2b02      	cmp	r3, #2
  4007fc:	d00d      	beq.n	40081a <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4007fe:	2000      	movs	r0, #0
}
  400800:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  400802:	b289      	uxth	r1, r1
  400804:	b280      	uxth	r0, r0
  400806:	4b10      	ldr	r3, [pc, #64]	; (400848 <ili93xx_draw_pixel+0x68>)
  400808:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  40080a:	4b10      	ldr	r3, [pc, #64]	; (40084c <ili93xx_draw_pixel+0x6c>)
  40080c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40080e:	4b10      	ldr	r3, [pc, #64]	; (400850 <ili93xx_draw_pixel+0x70>)
  400810:	6818      	ldr	r0, [r3, #0]
  400812:	4b10      	ldr	r3, [pc, #64]	; (400854 <ili93xx_draw_pixel+0x74>)
  400814:	4798      	blx	r3
	return 0;
  400816:	2000      	movs	r0, #0
  400818:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40081a:	2300      	movs	r3, #0
  40081c:	461a      	mov	r2, r3
  40081e:	4c0e      	ldr	r4, [pc, #56]	; (400858 <ili93xx_draw_pixel+0x78>)
  400820:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  400822:	4b0a      	ldr	r3, [pc, #40]	; (40084c <ili93xx_draw_pixel+0x6c>)
  400824:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400826:	4b0a      	ldr	r3, [pc, #40]	; (400850 <ili93xx_draw_pixel+0x70>)
  400828:	6818      	ldr	r0, [r3, #0]
  40082a:	4b0a      	ldr	r3, [pc, #40]	; (400854 <ili93xx_draw_pixel+0x74>)
  40082c:	4798      	blx	r3
	return 0;
  40082e:	2000      	movs	r0, #0
  400830:	bd10      	pop	{r4, pc}
		return 1;
  400832:	2001      	movs	r0, #1
  400834:	4770      	bx	lr
  400836:	2001      	movs	r0, #1
  400838:	4770      	bx	lr
  40083a:	bf00      	nop
  40083c:	20000000 	.word	0x20000000
  400840:	20000004 	.word	0x20000004
  400844:	200009d4 	.word	0x200009d4
  400848:	004004d5 	.word	0x004004d5
  40084c:	004001d9 	.word	0x004001d9
  400850:	200009d8 	.word	0x200009d8
  400854:	0040020d 	.word	0x0040020d
  400858:	0040042d 	.word	0x0040042d

0040085c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40085c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400860:	b084      	sub	sp, #16
  400862:	9003      	str	r0, [sp, #12]
  400864:	9102      	str	r1, [sp, #8]
  400866:	9201      	str	r2, [sp, #4]
  400868:	aa04      	add	r2, sp, #16
  40086a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40086e:	4613      	mov	r3, r2
  400870:	aa01      	add	r2, sp, #4
  400872:	a902      	add	r1, sp, #8
  400874:	a803      	add	r0, sp, #12
  400876:	4c22      	ldr	r4, [pc, #136]	; (400900 <ili93xx_draw_filled_rectangle+0xa4>)
  400878:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40087a:	9803      	ldr	r0, [sp, #12]
  40087c:	9902      	ldr	r1, [sp, #8]
  40087e:	9b00      	ldr	r3, [sp, #0]
  400880:	3301      	adds	r3, #1
  400882:	9a01      	ldr	r2, [sp, #4]
  400884:	3201      	adds	r2, #1
  400886:	1a5b      	subs	r3, r3, r1
  400888:	1a12      	subs	r2, r2, r0
  40088a:	4c1e      	ldr	r4, [pc, #120]	; (400904 <ili93xx_draw_filled_rectangle+0xa8>)
  40088c:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40088e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400892:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400896:	4b1c      	ldr	r3, [pc, #112]	; (400908 <ili93xx_draw_filled_rectangle+0xac>)
  400898:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40089a:	4b1c      	ldr	r3, [pc, #112]	; (40090c <ili93xx_draw_filled_rectangle+0xb0>)
  40089c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40089e:	9a03      	ldr	r2, [sp, #12]
  4008a0:	9b01      	ldr	r3, [sp, #4]
  4008a2:	1a9a      	subs	r2, r3, r2
  4008a4:	9b00      	ldr	r3, [sp, #0]
  4008a6:	f103 0801 	add.w	r8, r3, #1
  4008aa:	9b02      	ldr	r3, [sp, #8]
  4008ac:	eba8 0803 	sub.w	r8, r8, r3
  4008b0:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008b4:	4b16      	ldr	r3, [pc, #88]	; (400910 <ili93xx_draw_filled_rectangle+0xb4>)
  4008b6:	fba3 2308 	umull	r2, r3, r3, r8
  4008ba:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  4008bc:	b153      	cbz	r3, 4008d4 <ili93xx_draw_filled_rectangle+0x78>
  4008be:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008c0:	4f14      	ldr	r7, [pc, #80]	; (400914 <ili93xx_draw_filled_rectangle+0xb8>)
  4008c2:	26f0      	movs	r6, #240	; 0xf0
  4008c4:	4d14      	ldr	r5, [pc, #80]	; (400918 <ili93xx_draw_filled_rectangle+0xbc>)
  4008c6:	4631      	mov	r1, r6
  4008c8:	4638      	mov	r0, r7
  4008ca:	47a8      	blx	r5
	while (blocks--) {
  4008cc:	3c01      	subs	r4, #1
  4008ce:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008d2:	d1f8      	bne.n	4008c6 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008d4:	490e      	ldr	r1, [pc, #56]	; (400910 <ili93xx_draw_filled_rectangle+0xb4>)
  4008d6:	fba1 3108 	umull	r3, r1, r1, r8
  4008da:	09c9      	lsrs	r1, r1, #7
  4008dc:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008e0:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008e4:	480b      	ldr	r0, [pc, #44]	; (400914 <ili93xx_draw_filled_rectangle+0xb8>)
  4008e6:	4b0c      	ldr	r3, [pc, #48]	; (400918 <ili93xx_draw_filled_rectangle+0xbc>)
  4008e8:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4008ea:	4b0c      	ldr	r3, [pc, #48]	; (40091c <ili93xx_draw_filled_rectangle+0xc0>)
  4008ec:	681b      	ldr	r3, [r3, #0]
  4008ee:	4a0c      	ldr	r2, [pc, #48]	; (400920 <ili93xx_draw_filled_rectangle+0xc4>)
  4008f0:	6812      	ldr	r2, [r2, #0]
  4008f2:	2100      	movs	r1, #0
  4008f4:	4608      	mov	r0, r1
  4008f6:	4c03      	ldr	r4, [pc, #12]	; (400904 <ili93xx_draw_filled_rectangle+0xa8>)
  4008f8:	47a0      	blx	r4
}
  4008fa:	b004      	add	sp, #16
  4008fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400900:	00400301 	.word	0x00400301
  400904:	0040042d 	.word	0x0040042d
  400908:	004004d5 	.word	0x004004d5
  40090c:	004001d9 	.word	0x004001d9
  400910:	88888889 	.word	0x88888889
  400914:	200009d8 	.word	0x200009d8
  400918:	00400225 	.word	0x00400225
  40091c:	20000004 	.word	0x20000004
  400920:	20000000 	.word	0x20000000

00400924 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400928:	b085      	sub	sp, #20
  40092a:	9003      	str	r0, [sp, #12]
  40092c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40092e:	7813      	ldrb	r3, [r2, #0]
  400930:	2b00      	cmp	r3, #0
  400932:	d048      	beq.n	4009c6 <ili93xx_draw_string+0xa2>
  400934:	468b      	mov	fp, r1
  400936:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400938:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4009d0 <ili93xx_draw_string+0xac>
  40093c:	e033      	b.n	4009a6 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40093e:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400942:	9b03      	ldr	r3, [sp, #12]
  400944:	9301      	str	r3, [sp, #4]
  400946:	e029      	b.n	40099c <ili93xx_draw_string+0x78>
  400948:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  40094a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40094e:	d009      	beq.n	400964 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400950:	782b      	ldrb	r3, [r5, #0]
  400952:	4123      	asrs	r3, r4
  400954:	f013 0f01 	tst.w	r3, #1
  400958:	d0f6      	beq.n	400948 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40095a:	ebaa 0104 	sub.w	r1, sl, r4
  40095e:	4630      	mov	r0, r6
  400960:	47c0      	blx	r8
  400962:	e7f1      	b.n	400948 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400964:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400966:	f10b 090f 	add.w	r9, fp, #15
  40096a:	e002      	b.n	400972 <ili93xx_draw_string+0x4e>
  40096c:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  40096e:	2c01      	cmp	r4, #1
  400970:	d009      	beq.n	400986 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400972:	787b      	ldrb	r3, [r7, #1]
  400974:	4123      	asrs	r3, r4
  400976:	f013 0f01 	tst.w	r3, #1
  40097a:	d0f7      	beq.n	40096c <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40097c:	eba9 0104 	sub.w	r1, r9, r4
  400980:	4630      	mov	r0, r6
  400982:	47c0      	blx	r8
  400984:	e7f2      	b.n	40096c <ili93xx_draw_string+0x48>
  400986:	3502      	adds	r5, #2
  400988:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  40098a:	9b00      	ldr	r3, [sp, #0]
  40098c:	42b3      	cmp	r3, r6
  40098e:	d002      	beq.n	400996 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400990:	2407      	movs	r4, #7
  400992:	462f      	mov	r7, r5
  400994:	e7dc      	b.n	400950 <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400996:	9b01      	ldr	r3, [sp, #4]
  400998:	330c      	adds	r3, #12
  40099a:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  40099c:	9a02      	ldr	r2, [sp, #8]
  40099e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009a2:	9202      	str	r2, [sp, #8]
  4009a4:	b17b      	cbz	r3, 4009c6 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  4009a6:	2b0a      	cmp	r3, #10
  4009a8:	d0c9      	beq.n	40093e <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009ae:	4d07      	ldr	r5, [pc, #28]	; (4009cc <ili93xx_draw_string+0xa8>)
  4009b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4009b4:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  4009b8:	9e01      	ldr	r6, [sp, #4]
  4009ba:	4633      	mov	r3, r6
  4009bc:	330a      	adds	r3, #10
  4009be:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009c0:	f10b 0a07 	add.w	sl, fp, #7
  4009c4:	e7e4      	b.n	400990 <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  4009c6:	b005      	add	sp, #20
  4009c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009cc:	00405fb4 	.word	0x00405fb4
  4009d0:	004007e1 	.word	0x004007e1

004009d4 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4009d4:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4009d6:	2401      	movs	r4, #1
  4009d8:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4009da:	2400      	movs	r4, #0
  4009dc:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4009de:	f240 2502 	movw	r5, #514	; 0x202
  4009e2:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  4009e6:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  4009ea:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  4009ee:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  4009f0:	0052      	lsls	r2, r2, #1
  4009f2:	fbb1 f2f2 	udiv	r2, r1, r2
  4009f6:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  4009f8:	0212      	lsls	r2, r2, #8
  4009fa:	b292      	uxth	r2, r2
  4009fc:	432b      	orrs	r3, r5
  4009fe:	431a      	orrs	r2, r3
  400a00:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a02:	4620      	mov	r0, r4
  400a04:	bc30      	pop	{r4, r5}
  400a06:	4770      	bx	lr

00400a08 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a08:	6843      	ldr	r3, [r0, #4]
  400a0a:	01d2      	lsls	r2, r2, #7
  400a0c:	b2d2      	uxtb	r2, r2
  400a0e:	4319      	orrs	r1, r3
  400a10:	430a      	orrs	r2, r1
  400a12:	6042      	str	r2, [r0, #4]
  400a14:	4770      	bx	lr

00400a16 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a16:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a18:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a1a:	0609      	lsls	r1, r1, #24
  400a1c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a20:	4321      	orrs	r1, r4
  400a22:	430a      	orrs	r2, r1
  400a24:	0719      	lsls	r1, r3, #28
  400a26:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a2a:	4311      	orrs	r1, r2
  400a2c:	6041      	str	r1, [r0, #4]
}
  400a2e:	bc10      	pop	{r4}
  400a30:	4770      	bx	lr

00400a32 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a32:	2302      	movs	r3, #2
  400a34:	6003      	str	r3, [r0, #0]
  400a36:	4770      	bx	lr

00400a38 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a38:	2301      	movs	r3, #1
  400a3a:	fa03 f101 	lsl.w	r1, r3, r1
  400a3e:	6101      	str	r1, [r0, #16]
  400a40:	4770      	bx	lr

00400a42 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400a42:	6a00      	ldr	r0, [r0, #32]
}
  400a44:	4770      	bx	lr

00400a46 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a46:	6241      	str	r1, [r0, #36]	; 0x24
  400a48:	4770      	bx	lr

00400a4a <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a4a:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a4c:	4770      	bx	lr
	...

00400a50 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a50:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a52:	480e      	ldr	r0, [pc, #56]	; (400a8c <sysclk_init+0x3c>)
  400a54:	4b0e      	ldr	r3, [pc, #56]	; (400a90 <sysclk_init+0x40>)
  400a56:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a58:	213e      	movs	r1, #62	; 0x3e
  400a5a:	2000      	movs	r0, #0
  400a5c:	4b0d      	ldr	r3, [pc, #52]	; (400a94 <sysclk_init+0x44>)
  400a5e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a60:	4c0d      	ldr	r4, [pc, #52]	; (400a98 <sysclk_init+0x48>)
  400a62:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a64:	2800      	cmp	r0, #0
  400a66:	d0fc      	beq.n	400a62 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a68:	4b0c      	ldr	r3, [pc, #48]	; (400a9c <sysclk_init+0x4c>)
  400a6a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a6c:	4a0c      	ldr	r2, [pc, #48]	; (400aa0 <sysclk_init+0x50>)
  400a6e:	4b0d      	ldr	r3, [pc, #52]	; (400aa4 <sysclk_init+0x54>)
  400a70:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400a72:	4c0d      	ldr	r4, [pc, #52]	; (400aa8 <sysclk_init+0x58>)
  400a74:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a76:	2800      	cmp	r0, #0
  400a78:	d0fc      	beq.n	400a74 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a7a:	2010      	movs	r0, #16
  400a7c:	4b0b      	ldr	r3, [pc, #44]	; (400aac <sysclk_init+0x5c>)
  400a7e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a80:	4b0b      	ldr	r3, [pc, #44]	; (400ab0 <sysclk_init+0x60>)
  400a82:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a84:	4801      	ldr	r0, [pc, #4]	; (400a8c <sysclk_init+0x3c>)
  400a86:	4b02      	ldr	r3, [pc, #8]	; (400a90 <sysclk_init+0x40>)
  400a88:	4798      	blx	r3
  400a8a:	bd10      	pop	{r4, pc}
  400a8c:	07270e00 	.word	0x07270e00
  400a90:	00401359 	.word	0x00401359
  400a94:	004010c1 	.word	0x004010c1
  400a98:	00401115 	.word	0x00401115
  400a9c:	00401125 	.word	0x00401125
  400aa0:	20133f01 	.word	0x20133f01
  400aa4:	400e0400 	.word	0x400e0400
  400aa8:	00401135 	.word	0x00401135
  400aac:	0040105d 	.word	0x0040105d
  400ab0:	00401249 	.word	0x00401249

00400ab4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400ab4:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400ab6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400aba:	4b46      	ldr	r3, [pc, #280]	; (400bd4 <board_init+0x120>)
  400abc:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400abe:	200b      	movs	r0, #11
  400ac0:	4c45      	ldr	r4, [pc, #276]	; (400bd8 <board_init+0x124>)
  400ac2:	47a0      	blx	r4
  400ac4:	200c      	movs	r0, #12
  400ac6:	47a0      	blx	r4
  400ac8:	200d      	movs	r0, #13
  400aca:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400acc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ad0:	2013      	movs	r0, #19
  400ad2:	4c42      	ldr	r4, [pc, #264]	; (400bdc <board_init+0x128>)
  400ad4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400ad6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ada:	2014      	movs	r0, #20
  400adc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400ade:	4940      	ldr	r1, [pc, #256]	; (400be0 <board_init+0x12c>)
  400ae0:	2023      	movs	r0, #35	; 0x23
  400ae2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400ae4:	493f      	ldr	r1, [pc, #252]	; (400be4 <board_init+0x130>)
  400ae6:	204c      	movs	r0, #76	; 0x4c
  400ae8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400aea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400aee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400af2:	483d      	ldr	r0, [pc, #244]	; (400be8 <board_init+0x134>)
  400af4:	4b3d      	ldr	r3, [pc, #244]	; (400bec <board_init+0x138>)
  400af6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400af8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400afc:	2000      	movs	r0, #0
  400afe:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400b00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b04:	2008      	movs	r0, #8
  400b06:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400b08:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b0c:	2052      	movs	r0, #82	; 0x52
  400b0e:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400b10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b14:	200c      	movs	r0, #12
  400b16:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400b18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b1c:	200d      	movs	r0, #13
  400b1e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400b20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b24:	200e      	movs	r0, #14
  400b26:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400b28:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b2c:	200b      	movs	r0, #11
  400b2e:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400b30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b34:	2015      	movs	r0, #21
  400b36:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400b38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b3c:	2016      	movs	r0, #22
  400b3e:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400b40:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400b44:	2017      	movs	r0, #23
  400b46:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400b48:	2017      	movs	r0, #23
  400b4a:	4b29      	ldr	r3, [pc, #164]	; (400bf0 <board_init+0x13c>)
  400b4c:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400b4e:	4d29      	ldr	r5, [pc, #164]	; (400bf4 <board_init+0x140>)
  400b50:	4629      	mov	r1, r5
  400b52:	2040      	movs	r0, #64	; 0x40
  400b54:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400b56:	4629      	mov	r1, r5
  400b58:	2041      	movs	r0, #65	; 0x41
  400b5a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400b5c:	4629      	mov	r1, r5
  400b5e:	2042      	movs	r0, #66	; 0x42
  400b60:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400b62:	4629      	mov	r1, r5
  400b64:	2043      	movs	r0, #67	; 0x43
  400b66:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400b68:	4629      	mov	r1, r5
  400b6a:	2044      	movs	r0, #68	; 0x44
  400b6c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400b6e:	4629      	mov	r1, r5
  400b70:	2045      	movs	r0, #69	; 0x45
  400b72:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400b74:	4629      	mov	r1, r5
  400b76:	2046      	movs	r0, #70	; 0x46
  400b78:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400b7a:	4629      	mov	r1, r5
  400b7c:	2047      	movs	r0, #71	; 0x47
  400b7e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400b80:	4629      	mov	r1, r5
  400b82:	204b      	movs	r0, #75	; 0x4b
  400b84:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400b86:	4629      	mov	r1, r5
  400b88:	2048      	movs	r0, #72	; 0x48
  400b8a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400b8c:	4629      	mov	r1, r5
  400b8e:	204f      	movs	r0, #79	; 0x4f
  400b90:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400b92:	4629      	mov	r1, r5
  400b94:	2053      	movs	r0, #83	; 0x53
  400b96:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400b98:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400b9c:	204d      	movs	r0, #77	; 0x4d
  400b9e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400ba0:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400ba4:	4629      	mov	r1, r5
  400ba6:	2010      	movs	r0, #16
  400ba8:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400baa:	4629      	mov	r1, r5
  400bac:	2011      	movs	r0, #17
  400bae:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400bb0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bb4:	200c      	movs	r0, #12
  400bb6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400bb8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bbc:	200d      	movs	r0, #13
  400bbe:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400bc0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bc4:	200e      	movs	r0, #14
  400bc6:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400bc8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bcc:	200b      	movs	r0, #11
  400bce:	47a0      	blx	r4
  400bd0:	bd38      	pop	{r3, r4, r5, pc}
  400bd2:	bf00      	nop
  400bd4:	400e1450 	.word	0x400e1450
  400bd8:	00401145 	.word	0x00401145
  400bdc:	00400d51 	.word	0x00400d51
  400be0:	28000079 	.word	0x28000079
  400be4:	28000059 	.word	0x28000059
  400be8:	400e0e00 	.word	0x400e0e00
  400bec:	00400e71 	.word	0x00400e71
  400bf0:	00400d35 	.word	0x00400d35
  400bf4:	08000001 	.word	0x08000001

00400bf8 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400bf8:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400bfc:	0053      	lsls	r3, r2, #1
  400bfe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c02:	fbb2 f2f3 	udiv	r2, r2, r3
  400c06:	3a01      	subs	r2, #1
  400c08:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400c0c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400c10:	4770      	bx	lr

00400c12 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c12:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c14:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c18:	d039      	beq.n	400c8e <pio_set_peripheral+0x7c>
  400c1a:	d813      	bhi.n	400c44 <pio_set_peripheral+0x32>
  400c1c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c20:	d025      	beq.n	400c6e <pio_set_peripheral+0x5c>
  400c22:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c26:	d10a      	bne.n	400c3e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c2a:	4313      	orrs	r3, r2
  400c2c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c2e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c30:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c32:	400b      	ands	r3, r1
  400c34:	ea23 0302 	bic.w	r3, r3, r2
  400c38:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c3a:	6042      	str	r2, [r0, #4]
  400c3c:	4770      	bx	lr
	switch (ul_type) {
  400c3e:	2900      	cmp	r1, #0
  400c40:	d1fb      	bne.n	400c3a <pio_set_peripheral+0x28>
  400c42:	4770      	bx	lr
  400c44:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c48:	d020      	beq.n	400c8c <pio_set_peripheral+0x7a>
  400c4a:	d809      	bhi.n	400c60 <pio_set_peripheral+0x4e>
  400c4c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c50:	d1f3      	bne.n	400c3a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c52:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c54:	4313      	orrs	r3, r2
  400c56:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c58:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c5a:	4313      	orrs	r3, r2
  400c5c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c5e:	e7ec      	b.n	400c3a <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c60:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c64:	d012      	beq.n	400c8c <pio_set_peripheral+0x7a>
  400c66:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c6a:	d00f      	beq.n	400c8c <pio_set_peripheral+0x7a>
  400c6c:	e7e5      	b.n	400c3a <pio_set_peripheral+0x28>
{
  400c6e:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c70:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c72:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c74:	43d3      	mvns	r3, r2
  400c76:	4021      	ands	r1, r4
  400c78:	461c      	mov	r4, r3
  400c7a:	4019      	ands	r1, r3
  400c7c:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c7e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c80:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c82:	400b      	ands	r3, r1
  400c84:	4023      	ands	r3, r4
  400c86:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c88:	6042      	str	r2, [r0, #4]
}
  400c8a:	bc10      	pop	{r4}
  400c8c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c8e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c90:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c92:	400b      	ands	r3, r1
  400c94:	ea23 0302 	bic.w	r3, r3, r2
  400c98:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c9a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c9c:	4313      	orrs	r3, r2
  400c9e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ca0:	e7cb      	b.n	400c3a <pio_set_peripheral+0x28>

00400ca2 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ca2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ca4:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400ca8:	bf14      	ite	ne
  400caa:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400cac:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400cae:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400cb2:	bf14      	ite	ne
  400cb4:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400cb6:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400cb8:	f012 0f02 	tst.w	r2, #2
  400cbc:	d107      	bne.n	400cce <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400cbe:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400cc2:	bf18      	it	ne
  400cc4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400cc8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400cca:	6001      	str	r1, [r0, #0]
  400ccc:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400cce:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400cd2:	e7f9      	b.n	400cc8 <pio_set_input+0x26>

00400cd4 <pio_set_output>:
{
  400cd4:	b410      	push	{r4}
  400cd6:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400cd8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400cda:	b944      	cbnz	r4, 400cee <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400cdc:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400cde:	b143      	cbz	r3, 400cf2 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400ce0:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400ce2:	b942      	cbnz	r2, 400cf6 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400ce4:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ce6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400ce8:	6001      	str	r1, [r0, #0]
}
  400cea:	bc10      	pop	{r4}
  400cec:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400cee:	6641      	str	r1, [r0, #100]	; 0x64
  400cf0:	e7f5      	b.n	400cde <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400cf2:	6541      	str	r1, [r0, #84]	; 0x54
  400cf4:	e7f5      	b.n	400ce2 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cf6:	6301      	str	r1, [r0, #48]	; 0x30
  400cf8:	e7f5      	b.n	400ce6 <pio_set_output+0x12>

00400cfa <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400cfa:	f012 0f10 	tst.w	r2, #16
  400cfe:	d010      	beq.n	400d22 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  400d00:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d04:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400d08:	bf14      	ite	ne
  400d0a:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400d0e:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400d12:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400d16:	bf14      	ite	ne
  400d18:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400d1c:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400d20:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d22:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d26:	4770      	bx	lr

00400d28 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d28:	6401      	str	r1, [r0, #64]	; 0x40
  400d2a:	4770      	bx	lr

00400d2c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d2c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d2e:	4770      	bx	lr

00400d30 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d30:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d32:	4770      	bx	lr

00400d34 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400d34:	0943      	lsrs	r3, r0, #5
  400d36:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400d3a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400d3e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400d40:	f000 001f 	and.w	r0, r0, #31
  400d44:	2201      	movs	r2, #1
  400d46:	fa02 f000 	lsl.w	r0, r2, r0
  400d4a:	6358      	str	r0, [r3, #52]	; 0x34
  400d4c:	4770      	bx	lr
	...

00400d50 <pio_configure_pin>:
{
  400d50:	b570      	push	{r4, r5, r6, lr}
  400d52:	b082      	sub	sp, #8
  400d54:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400d56:	0943      	lsrs	r3, r0, #5
  400d58:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400d5c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400d60:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400d62:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400d66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400d6a:	d053      	beq.n	400e14 <pio_configure_pin+0xc4>
  400d6c:	d80a      	bhi.n	400d84 <pio_configure_pin+0x34>
  400d6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400d72:	d02d      	beq.n	400dd0 <pio_configure_pin+0x80>
  400d74:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d78:	d03b      	beq.n	400df2 <pio_configure_pin+0xa2>
  400d7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d7e:	d015      	beq.n	400dac <pio_configure_pin+0x5c>
		return 0;
  400d80:	2000      	movs	r0, #0
  400d82:	e023      	b.n	400dcc <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400d84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d88:	d055      	beq.n	400e36 <pio_configure_pin+0xe6>
  400d8a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d8e:	d052      	beq.n	400e36 <pio_configure_pin+0xe6>
  400d90:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d94:	d1f4      	bne.n	400d80 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400d96:	f000 011f 	and.w	r1, r0, #31
  400d9a:	2601      	movs	r6, #1
  400d9c:	462a      	mov	r2, r5
  400d9e:	fa06 f101 	lsl.w	r1, r6, r1
  400da2:	4620      	mov	r0, r4
  400da4:	4b2f      	ldr	r3, [pc, #188]	; (400e64 <pio_configure_pin+0x114>)
  400da6:	4798      	blx	r3
	return 1;
  400da8:	4630      	mov	r0, r6
		break;
  400daa:	e00f      	b.n	400dcc <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400dac:	f000 001f 	and.w	r0, r0, #31
  400db0:	2601      	movs	r6, #1
  400db2:	4086      	lsls	r6, r0
  400db4:	4632      	mov	r2, r6
  400db6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dba:	4620      	mov	r0, r4
  400dbc:	4b2a      	ldr	r3, [pc, #168]	; (400e68 <pio_configure_pin+0x118>)
  400dbe:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400dc0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400dc4:	bf14      	ite	ne
  400dc6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400dc8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400dca:	2001      	movs	r0, #1
}
  400dcc:	b002      	add	sp, #8
  400dce:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400dd0:	f000 001f 	and.w	r0, r0, #31
  400dd4:	2601      	movs	r6, #1
  400dd6:	4086      	lsls	r6, r0
  400dd8:	4632      	mov	r2, r6
  400dda:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400dde:	4620      	mov	r0, r4
  400de0:	4b21      	ldr	r3, [pc, #132]	; (400e68 <pio_configure_pin+0x118>)
  400de2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400de4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400de8:	bf14      	ite	ne
  400dea:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400dec:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400dee:	2001      	movs	r0, #1
  400df0:	e7ec      	b.n	400dcc <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400df2:	f000 001f 	and.w	r0, r0, #31
  400df6:	2601      	movs	r6, #1
  400df8:	4086      	lsls	r6, r0
  400dfa:	4632      	mov	r2, r6
  400dfc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e00:	4620      	mov	r0, r4
  400e02:	4b19      	ldr	r3, [pc, #100]	; (400e68 <pio_configure_pin+0x118>)
  400e04:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e06:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e0a:	bf14      	ite	ne
  400e0c:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e0e:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e10:	2001      	movs	r0, #1
  400e12:	e7db      	b.n	400dcc <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400e14:	f000 001f 	and.w	r0, r0, #31
  400e18:	2601      	movs	r6, #1
  400e1a:	4086      	lsls	r6, r0
  400e1c:	4632      	mov	r2, r6
  400e1e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e22:	4620      	mov	r0, r4
  400e24:	4b10      	ldr	r3, [pc, #64]	; (400e68 <pio_configure_pin+0x118>)
  400e26:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e28:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e2c:	bf14      	ite	ne
  400e2e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e30:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e32:	2001      	movs	r0, #1
  400e34:	e7ca      	b.n	400dcc <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400e36:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400e3a:	f000 011f 	and.w	r1, r0, #31
  400e3e:	2601      	movs	r6, #1
  400e40:	ea05 0306 	and.w	r3, r5, r6
  400e44:	9300      	str	r3, [sp, #0]
  400e46:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400e4a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400e4e:	bf14      	ite	ne
  400e50:	2200      	movne	r2, #0
  400e52:	2201      	moveq	r2, #1
  400e54:	fa06 f101 	lsl.w	r1, r6, r1
  400e58:	4620      	mov	r0, r4
  400e5a:	4c04      	ldr	r4, [pc, #16]	; (400e6c <pio_configure_pin+0x11c>)
  400e5c:	47a0      	blx	r4
	return 1;
  400e5e:	4630      	mov	r0, r6
		break;
  400e60:	e7b4      	b.n	400dcc <pio_configure_pin+0x7c>
  400e62:	bf00      	nop
  400e64:	00400ca3 	.word	0x00400ca3
  400e68:	00400c13 	.word	0x00400c13
  400e6c:	00400cd5 	.word	0x00400cd5

00400e70 <pio_configure_pin_group>:
{
  400e70:	b570      	push	{r4, r5, r6, lr}
  400e72:	b082      	sub	sp, #8
  400e74:	4605      	mov	r5, r0
  400e76:	460e      	mov	r6, r1
  400e78:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400e7a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400e7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e82:	d03d      	beq.n	400f00 <pio_configure_pin_group+0x90>
  400e84:	d80a      	bhi.n	400e9c <pio_configure_pin_group+0x2c>
  400e86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e8a:	d021      	beq.n	400ed0 <pio_configure_pin_group+0x60>
  400e8c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e90:	d02a      	beq.n	400ee8 <pio_configure_pin_group+0x78>
  400e92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e96:	d00e      	beq.n	400eb6 <pio_configure_pin_group+0x46>
		return 0;
  400e98:	2000      	movs	r0, #0
  400e9a:	e017      	b.n	400ecc <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400e9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400ea0:	d03a      	beq.n	400f18 <pio_configure_pin_group+0xa8>
  400ea2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400ea6:	d037      	beq.n	400f18 <pio_configure_pin_group+0xa8>
  400ea8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400eac:	d1f4      	bne.n	400e98 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400eae:	4b23      	ldr	r3, [pc, #140]	; (400f3c <pio_configure_pin_group+0xcc>)
  400eb0:	4798      	blx	r3
	return 1;
  400eb2:	2001      	movs	r0, #1
		break;
  400eb4:	e00a      	b.n	400ecc <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400eb6:	460a      	mov	r2, r1
  400eb8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ebc:	4b20      	ldr	r3, [pc, #128]	; (400f40 <pio_configure_pin_group+0xd0>)
  400ebe:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ec0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ec4:	bf14      	ite	ne
  400ec6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ec8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400eca:	2001      	movs	r0, #1
}
  400ecc:	b002      	add	sp, #8
  400ece:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400ed0:	460a      	mov	r2, r1
  400ed2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ed6:	4b1a      	ldr	r3, [pc, #104]	; (400f40 <pio_configure_pin_group+0xd0>)
  400ed8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400eda:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ede:	bf14      	ite	ne
  400ee0:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ee2:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400ee4:	2001      	movs	r0, #1
  400ee6:	e7f1      	b.n	400ecc <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400ee8:	460a      	mov	r2, r1
  400eea:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400eee:	4b14      	ldr	r3, [pc, #80]	; (400f40 <pio_configure_pin_group+0xd0>)
  400ef0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ef2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ef6:	bf14      	ite	ne
  400ef8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400efa:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400efc:	2001      	movs	r0, #1
  400efe:	e7e5      	b.n	400ecc <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400f00:	460a      	mov	r2, r1
  400f02:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f06:	4b0e      	ldr	r3, [pc, #56]	; (400f40 <pio_configure_pin_group+0xd0>)
  400f08:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f0a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f0e:	bf14      	ite	ne
  400f10:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f12:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f14:	2001      	movs	r0, #1
  400f16:	e7d9      	b.n	400ecc <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400f18:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400f1c:	f004 0301 	and.w	r3, r4, #1
  400f20:	9300      	str	r3, [sp, #0]
  400f22:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f26:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f2a:	bf14      	ite	ne
  400f2c:	2200      	movne	r2, #0
  400f2e:	2201      	moveq	r2, #1
  400f30:	4631      	mov	r1, r6
  400f32:	4628      	mov	r0, r5
  400f34:	4c03      	ldr	r4, [pc, #12]	; (400f44 <pio_configure_pin_group+0xd4>)
  400f36:	47a0      	blx	r4
	return 1;
  400f38:	2001      	movs	r0, #1
		break;
  400f3a:	e7c7      	b.n	400ecc <pio_configure_pin_group+0x5c>
  400f3c:	00400ca3 	.word	0x00400ca3
  400f40:	00400c13 	.word	0x00400c13
  400f44:	00400cd5 	.word	0x00400cd5

00400f48 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400f4c:	4681      	mov	r9, r0
  400f4e:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f50:	4b12      	ldr	r3, [pc, #72]	; (400f9c <pio_handler_process+0x54>)
  400f52:	4798      	blx	r3
  400f54:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f56:	4648      	mov	r0, r9
  400f58:	4b11      	ldr	r3, [pc, #68]	; (400fa0 <pio_handler_process+0x58>)
  400f5a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f5c:	4005      	ands	r5, r0
  400f5e:	d013      	beq.n	400f88 <pio_handler_process+0x40>
  400f60:	4c10      	ldr	r4, [pc, #64]	; (400fa4 <pio_handler_process+0x5c>)
  400f62:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f66:	e003      	b.n	400f70 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f68:	42b4      	cmp	r4, r6
  400f6a:	d00d      	beq.n	400f88 <pio_handler_process+0x40>
  400f6c:	3410      	adds	r4, #16
		while (status != 0) {
  400f6e:	b15d      	cbz	r5, 400f88 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f70:	6820      	ldr	r0, [r4, #0]
  400f72:	42b8      	cmp	r0, r7
  400f74:	d1f8      	bne.n	400f68 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f76:	6861      	ldr	r1, [r4, #4]
  400f78:	4229      	tst	r1, r5
  400f7a:	d0f5      	beq.n	400f68 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f7c:	68e3      	ldr	r3, [r4, #12]
  400f7e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f80:	6863      	ldr	r3, [r4, #4]
  400f82:	ea25 0503 	bic.w	r5, r5, r3
  400f86:	e7ef      	b.n	400f68 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400f88:	4b07      	ldr	r3, [pc, #28]	; (400fa8 <pio_handler_process+0x60>)
  400f8a:	681b      	ldr	r3, [r3, #0]
  400f8c:	b123      	cbz	r3, 400f98 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400f8e:	4b07      	ldr	r3, [pc, #28]	; (400fac <pio_handler_process+0x64>)
  400f90:	681b      	ldr	r3, [r3, #0]
  400f92:	b10b      	cbz	r3, 400f98 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400f94:	4648      	mov	r0, r9
  400f96:	4798      	blx	r3
  400f98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f9c:	00400d2d 	.word	0x00400d2d
  400fa0:	00400d31 	.word	0x00400d31
  400fa4:	20000d98 	.word	0x20000d98
  400fa8:	20000e48 	.word	0x20000e48
  400fac:	20000e0c 	.word	0x20000e0c

00400fb0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400fb2:	4c18      	ldr	r4, [pc, #96]	; (401014 <pio_handler_set+0x64>)
  400fb4:	6826      	ldr	r6, [r4, #0]
  400fb6:	2e06      	cmp	r6, #6
  400fb8:	d829      	bhi.n	40100e <pio_handler_set+0x5e>
  400fba:	f04f 0c00 	mov.w	ip, #0
  400fbe:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400fc0:	4f15      	ldr	r7, [pc, #84]	; (401018 <pio_handler_set+0x68>)
  400fc2:	e004      	b.n	400fce <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400fc4:	3401      	adds	r4, #1
  400fc6:	b2e4      	uxtb	r4, r4
  400fc8:	46a4      	mov	ip, r4
  400fca:	42a6      	cmp	r6, r4
  400fcc:	d309      	bcc.n	400fe2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400fce:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400fd0:	0125      	lsls	r5, r4, #4
  400fd2:	597d      	ldr	r5, [r7, r5]
  400fd4:	428d      	cmp	r5, r1
  400fd6:	d1f5      	bne.n	400fc4 <pio_handler_set+0x14>
  400fd8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400fdc:	686d      	ldr	r5, [r5, #4]
  400fde:	4295      	cmp	r5, r2
  400fe0:	d1f0      	bne.n	400fc4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400fe2:	4d0d      	ldr	r5, [pc, #52]	; (401018 <pio_handler_set+0x68>)
  400fe4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400fe8:	eb05 040e 	add.w	r4, r5, lr
  400fec:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400ff0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400ff2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400ff4:	9906      	ldr	r1, [sp, #24]
  400ff6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400ff8:	3601      	adds	r6, #1
  400ffa:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400ffc:	bf04      	itt	eq
  400ffe:	4905      	ldreq	r1, [pc, #20]	; (401014 <pio_handler_set+0x64>)
  401000:	600e      	streq	r6, [r1, #0]
  401002:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401004:	461a      	mov	r2, r3
  401006:	4b05      	ldr	r3, [pc, #20]	; (40101c <pio_handler_set+0x6c>)
  401008:	4798      	blx	r3

	return 0;
  40100a:	2000      	movs	r0, #0
  40100c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  40100e:	2001      	movs	r0, #1
}
  401010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401012:	bf00      	nop
  401014:	20000e08 	.word	0x20000e08
  401018:	20000d98 	.word	0x20000d98
  40101c:	00400cfb 	.word	0x00400cfb

00401020 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401020:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401022:	210b      	movs	r1, #11
  401024:	4801      	ldr	r0, [pc, #4]	; (40102c <PIOA_Handler+0xc>)
  401026:	4b02      	ldr	r3, [pc, #8]	; (401030 <PIOA_Handler+0x10>)
  401028:	4798      	blx	r3
  40102a:	bd08      	pop	{r3, pc}
  40102c:	400e0e00 	.word	0x400e0e00
  401030:	00400f49 	.word	0x00400f49

00401034 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401034:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401036:	210c      	movs	r1, #12
  401038:	4801      	ldr	r0, [pc, #4]	; (401040 <PIOB_Handler+0xc>)
  40103a:	4b02      	ldr	r3, [pc, #8]	; (401044 <PIOB_Handler+0x10>)
  40103c:	4798      	blx	r3
  40103e:	bd08      	pop	{r3, pc}
  401040:	400e1000 	.word	0x400e1000
  401044:	00400f49 	.word	0x00400f49

00401048 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401048:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40104a:	210d      	movs	r1, #13
  40104c:	4801      	ldr	r0, [pc, #4]	; (401054 <PIOC_Handler+0xc>)
  40104e:	4b02      	ldr	r3, [pc, #8]	; (401058 <PIOC_Handler+0x10>)
  401050:	4798      	blx	r3
  401052:	bd08      	pop	{r3, pc}
  401054:	400e1200 	.word	0x400e1200
  401058:	00400f49 	.word	0x00400f49

0040105c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40105c:	4a17      	ldr	r2, [pc, #92]	; (4010bc <pmc_switch_mck_to_pllack+0x60>)
  40105e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401060:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401064:	4318      	orrs	r0, r3
  401066:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401068:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40106a:	f013 0f08 	tst.w	r3, #8
  40106e:	d10a      	bne.n	401086 <pmc_switch_mck_to_pllack+0x2a>
  401070:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401074:	4911      	ldr	r1, [pc, #68]	; (4010bc <pmc_switch_mck_to_pllack+0x60>)
  401076:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401078:	f012 0f08 	tst.w	r2, #8
  40107c:	d103      	bne.n	401086 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40107e:	3b01      	subs	r3, #1
  401080:	d1f9      	bne.n	401076 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401082:	2001      	movs	r0, #1
  401084:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401086:	4a0d      	ldr	r2, [pc, #52]	; (4010bc <pmc_switch_mck_to_pllack+0x60>)
  401088:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40108a:	f023 0303 	bic.w	r3, r3, #3
  40108e:	f043 0302 	orr.w	r3, r3, #2
  401092:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401094:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401096:	f013 0f08 	tst.w	r3, #8
  40109a:	d10a      	bne.n	4010b2 <pmc_switch_mck_to_pllack+0x56>
  40109c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010a0:	4906      	ldr	r1, [pc, #24]	; (4010bc <pmc_switch_mck_to_pllack+0x60>)
  4010a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010a4:	f012 0f08 	tst.w	r2, #8
  4010a8:	d105      	bne.n	4010b6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010aa:	3b01      	subs	r3, #1
  4010ac:	d1f9      	bne.n	4010a2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4010ae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010b0:	4770      	bx	lr
	return 0;
  4010b2:	2000      	movs	r0, #0
  4010b4:	4770      	bx	lr
  4010b6:	2000      	movs	r0, #0
  4010b8:	4770      	bx	lr
  4010ba:	bf00      	nop
  4010bc:	400e0400 	.word	0x400e0400

004010c0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010c0:	b9c8      	cbnz	r0, 4010f6 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010c2:	4a11      	ldr	r2, [pc, #68]	; (401108 <pmc_switch_mainck_to_xtal+0x48>)
  4010c4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010c6:	0209      	lsls	r1, r1, #8
  4010c8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010ca:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4010ce:	f023 0303 	bic.w	r3, r3, #3
  4010d2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010d6:	f043 0301 	orr.w	r3, r3, #1
  4010da:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010dc:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010de:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010e0:	f013 0f01 	tst.w	r3, #1
  4010e4:	d0fb      	beq.n	4010de <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010e6:	4a08      	ldr	r2, [pc, #32]	; (401108 <pmc_switch_mainck_to_xtal+0x48>)
  4010e8:	6a13      	ldr	r3, [r2, #32]
  4010ea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4010ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4010f2:	6213      	str	r3, [r2, #32]
  4010f4:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010f6:	4904      	ldr	r1, [pc, #16]	; (401108 <pmc_switch_mainck_to_xtal+0x48>)
  4010f8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010fa:	4a04      	ldr	r2, [pc, #16]	; (40110c <pmc_switch_mainck_to_xtal+0x4c>)
  4010fc:	401a      	ands	r2, r3
  4010fe:	4b04      	ldr	r3, [pc, #16]	; (401110 <pmc_switch_mainck_to_xtal+0x50>)
  401100:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401102:	620b      	str	r3, [r1, #32]
  401104:	4770      	bx	lr
  401106:	bf00      	nop
  401108:	400e0400 	.word	0x400e0400
  40110c:	fec8fffc 	.word	0xfec8fffc
  401110:	01370002 	.word	0x01370002

00401114 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401114:	4b02      	ldr	r3, [pc, #8]	; (401120 <pmc_osc_is_ready_mainck+0xc>)
  401116:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401118:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40111c:	4770      	bx	lr
  40111e:	bf00      	nop
  401120:	400e0400 	.word	0x400e0400

00401124 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401124:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401128:	4b01      	ldr	r3, [pc, #4]	; (401130 <pmc_disable_pllack+0xc>)
  40112a:	629a      	str	r2, [r3, #40]	; 0x28
  40112c:	4770      	bx	lr
  40112e:	bf00      	nop
  401130:	400e0400 	.word	0x400e0400

00401134 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401134:	4b02      	ldr	r3, [pc, #8]	; (401140 <pmc_is_locked_pllack+0xc>)
  401136:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401138:	f000 0002 	and.w	r0, r0, #2
  40113c:	4770      	bx	lr
  40113e:	bf00      	nop
  401140:	400e0400 	.word	0x400e0400

00401144 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401144:	2822      	cmp	r0, #34	; 0x22
  401146:	d81e      	bhi.n	401186 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401148:	281f      	cmp	r0, #31
  40114a:	d80c      	bhi.n	401166 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40114c:	4b11      	ldr	r3, [pc, #68]	; (401194 <pmc_enable_periph_clk+0x50>)
  40114e:	699a      	ldr	r2, [r3, #24]
  401150:	2301      	movs	r3, #1
  401152:	4083      	lsls	r3, r0
  401154:	4393      	bics	r3, r2
  401156:	d018      	beq.n	40118a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401158:	2301      	movs	r3, #1
  40115a:	fa03 f000 	lsl.w	r0, r3, r0
  40115e:	4b0d      	ldr	r3, [pc, #52]	; (401194 <pmc_enable_periph_clk+0x50>)
  401160:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401162:	2000      	movs	r0, #0
  401164:	4770      	bx	lr
		ul_id -= 32;
  401166:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401168:	4b0a      	ldr	r3, [pc, #40]	; (401194 <pmc_enable_periph_clk+0x50>)
  40116a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40116e:	2301      	movs	r3, #1
  401170:	4083      	lsls	r3, r0
  401172:	4393      	bics	r3, r2
  401174:	d00b      	beq.n	40118e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401176:	2301      	movs	r3, #1
  401178:	fa03 f000 	lsl.w	r0, r3, r0
  40117c:	4b05      	ldr	r3, [pc, #20]	; (401194 <pmc_enable_periph_clk+0x50>)
  40117e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401182:	2000      	movs	r0, #0
  401184:	4770      	bx	lr
		return 1;
  401186:	2001      	movs	r0, #1
  401188:	4770      	bx	lr
	return 0;
  40118a:	2000      	movs	r0, #0
  40118c:	4770      	bx	lr
  40118e:	2000      	movs	r0, #0
}
  401190:	4770      	bx	lr
  401192:	bf00      	nop
  401194:	400e0400 	.word	0x400e0400

00401198 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401198:	e7fe      	b.n	401198 <Dummy_Handler>
	...

0040119c <Reset_Handler>:
{
  40119c:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  40119e:	4b21      	ldr	r3, [pc, #132]	; (401224 <Reset_Handler+0x88>)
  4011a0:	4a21      	ldr	r2, [pc, #132]	; (401228 <Reset_Handler+0x8c>)
  4011a2:	429a      	cmp	r2, r3
  4011a4:	d928      	bls.n	4011f8 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4011a6:	4b21      	ldr	r3, [pc, #132]	; (40122c <Reset_Handler+0x90>)
  4011a8:	4a1e      	ldr	r2, [pc, #120]	; (401224 <Reset_Handler+0x88>)
  4011aa:	429a      	cmp	r2, r3
  4011ac:	d20c      	bcs.n	4011c8 <Reset_Handler+0x2c>
  4011ae:	3b01      	subs	r3, #1
  4011b0:	1a9b      	subs	r3, r3, r2
  4011b2:	f023 0303 	bic.w	r3, r3, #3
  4011b6:	3304      	adds	r3, #4
  4011b8:	4413      	add	r3, r2
  4011ba:	491b      	ldr	r1, [pc, #108]	; (401228 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4011bc:	f851 0b04 	ldr.w	r0, [r1], #4
  4011c0:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4011c4:	429a      	cmp	r2, r3
  4011c6:	d1f9      	bne.n	4011bc <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4011c8:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4011ca:	4b19      	ldr	r3, [pc, #100]	; (401230 <Reset_Handler+0x94>)
  4011cc:	4a19      	ldr	r2, [pc, #100]	; (401234 <Reset_Handler+0x98>)
  4011ce:	429a      	cmp	r2, r3
  4011d0:	d20a      	bcs.n	4011e8 <Reset_Handler+0x4c>
  4011d2:	3b01      	subs	r3, #1
  4011d4:	1a9b      	subs	r3, r3, r2
  4011d6:	f023 0303 	bic.w	r3, r3, #3
  4011da:	3304      	adds	r3, #4
  4011dc:	4413      	add	r3, r2
		*pDest++ = 0;
  4011de:	2100      	movs	r1, #0
  4011e0:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4011e4:	429a      	cmp	r2, r3
  4011e6:	d1fb      	bne.n	4011e0 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  4011e8:	4b13      	ldr	r3, [pc, #76]	; (401238 <Reset_Handler+0x9c>)
  4011ea:	4a14      	ldr	r2, [pc, #80]	; (40123c <Reset_Handler+0xa0>)
  4011ec:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  4011ee:	4b14      	ldr	r3, [pc, #80]	; (401240 <Reset_Handler+0xa4>)
  4011f0:	4798      	blx	r3
	main();
  4011f2:	4b14      	ldr	r3, [pc, #80]	; (401244 <Reset_Handler+0xa8>)
  4011f4:	4798      	blx	r3
  4011f6:	e7fe      	b.n	4011f6 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4011f8:	4b0a      	ldr	r3, [pc, #40]	; (401224 <Reset_Handler+0x88>)
  4011fa:	4a0b      	ldr	r2, [pc, #44]	; (401228 <Reset_Handler+0x8c>)
  4011fc:	429a      	cmp	r2, r3
  4011fe:	d2e3      	bcs.n	4011c8 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401200:	4b0a      	ldr	r3, [pc, #40]	; (40122c <Reset_Handler+0x90>)
  401202:	4808      	ldr	r0, [pc, #32]	; (401224 <Reset_Handler+0x88>)
  401204:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401206:	4611      	mov	r1, r2
  401208:	3a04      	subs	r2, #4
  40120a:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  40120c:	2800      	cmp	r0, #0
  40120e:	d0db      	beq.n	4011c8 <Reset_Handler+0x2c>
  401210:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401214:	f852 0904 	ldr.w	r0, [r2], #-4
  401218:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  40121c:	42ca      	cmn	r2, r1
  40121e:	d1f9      	bne.n	401214 <Reset_Handler+0x78>
  401220:	e7d2      	b.n	4011c8 <Reset_Handler+0x2c>
  401222:	bf00      	nop
  401224:	20000000 	.word	0x20000000
  401228:	004069fc 	.word	0x004069fc
  40122c:	200009b8 	.word	0x200009b8
  401230:	20000e84 	.word	0x20000e84
  401234:	200009b8 	.word	0x200009b8
  401238:	e000ed00 	.word	0xe000ed00
  40123c:	00400000 	.word	0x00400000
  401240:	00401691 	.word	0x00401691
  401244:	00401649 	.word	0x00401649

00401248 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401248:	4b3c      	ldr	r3, [pc, #240]	; (40133c <SystemCoreClockUpdate+0xf4>)
  40124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40124c:	f003 0303 	and.w	r3, r3, #3
  401250:	2b03      	cmp	r3, #3
  401252:	d80e      	bhi.n	401272 <SystemCoreClockUpdate+0x2a>
  401254:	e8df f003 	tbb	[pc, r3]
  401258:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40125c:	4b38      	ldr	r3, [pc, #224]	; (401340 <SystemCoreClockUpdate+0xf8>)
  40125e:	695b      	ldr	r3, [r3, #20]
  401260:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401264:	bf14      	ite	ne
  401266:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40126a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40126e:	4b35      	ldr	r3, [pc, #212]	; (401344 <SystemCoreClockUpdate+0xfc>)
  401270:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401272:	4b32      	ldr	r3, [pc, #200]	; (40133c <SystemCoreClockUpdate+0xf4>)
  401274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401276:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40127a:	2b70      	cmp	r3, #112	; 0x70
  40127c:	d055      	beq.n	40132a <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40127e:	4b2f      	ldr	r3, [pc, #188]	; (40133c <SystemCoreClockUpdate+0xf4>)
  401280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  401282:	4930      	ldr	r1, [pc, #192]	; (401344 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401284:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  401288:	680b      	ldr	r3, [r1, #0]
  40128a:	40d3      	lsrs	r3, r2
  40128c:	600b      	str	r3, [r1, #0]
  40128e:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401290:	4b2a      	ldr	r3, [pc, #168]	; (40133c <SystemCoreClockUpdate+0xf4>)
  401292:	6a1b      	ldr	r3, [r3, #32]
  401294:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401298:	d003      	beq.n	4012a2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40129a:	4a2b      	ldr	r2, [pc, #172]	; (401348 <SystemCoreClockUpdate+0x100>)
  40129c:	4b29      	ldr	r3, [pc, #164]	; (401344 <SystemCoreClockUpdate+0xfc>)
  40129e:	601a      	str	r2, [r3, #0]
  4012a0:	e7e7      	b.n	401272 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012a2:	4a2a      	ldr	r2, [pc, #168]	; (40134c <SystemCoreClockUpdate+0x104>)
  4012a4:	4b27      	ldr	r3, [pc, #156]	; (401344 <SystemCoreClockUpdate+0xfc>)
  4012a6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4012a8:	4b24      	ldr	r3, [pc, #144]	; (40133c <SystemCoreClockUpdate+0xf4>)
  4012aa:	6a1b      	ldr	r3, [r3, #32]
  4012ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012b0:	2b10      	cmp	r3, #16
  4012b2:	d005      	beq.n	4012c0 <SystemCoreClockUpdate+0x78>
  4012b4:	2b20      	cmp	r3, #32
  4012b6:	d1dc      	bne.n	401272 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4012b8:	4a23      	ldr	r2, [pc, #140]	; (401348 <SystemCoreClockUpdate+0x100>)
  4012ba:	4b22      	ldr	r3, [pc, #136]	; (401344 <SystemCoreClockUpdate+0xfc>)
  4012bc:	601a      	str	r2, [r3, #0]
			break;
  4012be:	e7d8      	b.n	401272 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4012c0:	4a23      	ldr	r2, [pc, #140]	; (401350 <SystemCoreClockUpdate+0x108>)
  4012c2:	4b20      	ldr	r3, [pc, #128]	; (401344 <SystemCoreClockUpdate+0xfc>)
  4012c4:	601a      	str	r2, [r3, #0]
			break;
  4012c6:	e7d4      	b.n	401272 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4012c8:	4b1c      	ldr	r3, [pc, #112]	; (40133c <SystemCoreClockUpdate+0xf4>)
  4012ca:	6a1b      	ldr	r3, [r3, #32]
  4012cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012d0:	d018      	beq.n	401304 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4012d2:	4a1d      	ldr	r2, [pc, #116]	; (401348 <SystemCoreClockUpdate+0x100>)
  4012d4:	4b1b      	ldr	r3, [pc, #108]	; (401344 <SystemCoreClockUpdate+0xfc>)
  4012d6:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4012d8:	4b18      	ldr	r3, [pc, #96]	; (40133c <SystemCoreClockUpdate+0xf4>)
  4012da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012dc:	f003 0303 	and.w	r3, r3, #3
  4012e0:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4012e2:	4a16      	ldr	r2, [pc, #88]	; (40133c <SystemCoreClockUpdate+0xf4>)
  4012e4:	bf07      	ittee	eq
  4012e6:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4012e8:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4012ea:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4012ec:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4012ee:	4815      	ldr	r0, [pc, #84]	; (401344 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4012f0:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4012f4:	6803      	ldr	r3, [r0, #0]
  4012f6:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  4012fa:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4012fc:	fbb3 f3f2 	udiv	r3, r3, r2
  401300:	6003      	str	r3, [r0, #0]
  401302:	e7b6      	b.n	401272 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401304:	4a11      	ldr	r2, [pc, #68]	; (40134c <SystemCoreClockUpdate+0x104>)
  401306:	4b0f      	ldr	r3, [pc, #60]	; (401344 <SystemCoreClockUpdate+0xfc>)
  401308:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40130a:	4b0c      	ldr	r3, [pc, #48]	; (40133c <SystemCoreClockUpdate+0xf4>)
  40130c:	6a1b      	ldr	r3, [r3, #32]
  40130e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401312:	2b10      	cmp	r3, #16
  401314:	d005      	beq.n	401322 <SystemCoreClockUpdate+0xda>
  401316:	2b20      	cmp	r3, #32
  401318:	d1de      	bne.n	4012d8 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40131a:	4a0b      	ldr	r2, [pc, #44]	; (401348 <SystemCoreClockUpdate+0x100>)
  40131c:	4b09      	ldr	r3, [pc, #36]	; (401344 <SystemCoreClockUpdate+0xfc>)
  40131e:	601a      	str	r2, [r3, #0]
					break;
  401320:	e7da      	b.n	4012d8 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401322:	4a0b      	ldr	r2, [pc, #44]	; (401350 <SystemCoreClockUpdate+0x108>)
  401324:	4b07      	ldr	r3, [pc, #28]	; (401344 <SystemCoreClockUpdate+0xfc>)
  401326:	601a      	str	r2, [r3, #0]
					break;
  401328:	e7d6      	b.n	4012d8 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40132a:	4a06      	ldr	r2, [pc, #24]	; (401344 <SystemCoreClockUpdate+0xfc>)
  40132c:	6813      	ldr	r3, [r2, #0]
  40132e:	4909      	ldr	r1, [pc, #36]	; (401354 <SystemCoreClockUpdate+0x10c>)
  401330:	fba1 1303 	umull	r1, r3, r1, r3
  401334:	085b      	lsrs	r3, r3, #1
  401336:	6013      	str	r3, [r2, #0]
  401338:	4770      	bx	lr
  40133a:	bf00      	nop
  40133c:	400e0400 	.word	0x400e0400
  401340:	400e1410 	.word	0x400e1410
  401344:	20000008 	.word	0x20000008
  401348:	00b71b00 	.word	0x00b71b00
  40134c:	003d0900 	.word	0x003d0900
  401350:	007a1200 	.word	0x007a1200
  401354:	aaaaaaab 	.word	0xaaaaaaab

00401358 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401358:	4b1a      	ldr	r3, [pc, #104]	; (4013c4 <system_init_flash+0x6c>)
  40135a:	4298      	cmp	r0, r3
  40135c:	d914      	bls.n	401388 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40135e:	4b1a      	ldr	r3, [pc, #104]	; (4013c8 <system_init_flash+0x70>)
  401360:	4298      	cmp	r0, r3
  401362:	d919      	bls.n	401398 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401364:	4b19      	ldr	r3, [pc, #100]	; (4013cc <system_init_flash+0x74>)
  401366:	4298      	cmp	r0, r3
  401368:	d91d      	bls.n	4013a6 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40136a:	4b19      	ldr	r3, [pc, #100]	; (4013d0 <system_init_flash+0x78>)
  40136c:	4298      	cmp	r0, r3
  40136e:	d921      	bls.n	4013b4 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401370:	4b18      	ldr	r3, [pc, #96]	; (4013d4 <system_init_flash+0x7c>)
  401372:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401374:	bf94      	ite	ls
  401376:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40137a:	4b17      	ldrhi	r3, [pc, #92]	; (4013d8 <system_init_flash+0x80>)
  40137c:	4a17      	ldr	r2, [pc, #92]	; (4013dc <system_init_flash+0x84>)
  40137e:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401380:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401384:	6013      	str	r3, [r2, #0]
  401386:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401388:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40138c:	4a13      	ldr	r2, [pc, #76]	; (4013dc <system_init_flash+0x84>)
  40138e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401390:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401394:	6013      	str	r3, [r2, #0]
  401396:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401398:	4b11      	ldr	r3, [pc, #68]	; (4013e0 <system_init_flash+0x88>)
  40139a:	4a10      	ldr	r2, [pc, #64]	; (4013dc <system_init_flash+0x84>)
  40139c:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40139e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013a2:	6013      	str	r3, [r2, #0]
  4013a4:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013a6:	4b0f      	ldr	r3, [pc, #60]	; (4013e4 <system_init_flash+0x8c>)
  4013a8:	4a0c      	ldr	r2, [pc, #48]	; (4013dc <system_init_flash+0x84>)
  4013aa:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013ac:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013b0:	6013      	str	r3, [r2, #0]
  4013b2:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013b4:	4b0c      	ldr	r3, [pc, #48]	; (4013e8 <system_init_flash+0x90>)
  4013b6:	4a09      	ldr	r2, [pc, #36]	; (4013dc <system_init_flash+0x84>)
  4013b8:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013ba:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013be:	6013      	str	r3, [r2, #0]
  4013c0:	4770      	bx	lr
  4013c2:	bf00      	nop
  4013c4:	01312cff 	.word	0x01312cff
  4013c8:	026259ff 	.word	0x026259ff
  4013cc:	039386ff 	.word	0x039386ff
  4013d0:	04c4b3ff 	.word	0x04c4b3ff
  4013d4:	05f5e0ff 	.word	0x05f5e0ff
  4013d8:	04000500 	.word	0x04000500
  4013dc:	400e0a00 	.word	0x400e0a00
  4013e0:	04000100 	.word	0x04000100
  4013e4:	04000200 	.word	0x04000200
  4013e8:	04000300 	.word	0x04000300

004013ec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013ec:	4b0a      	ldr	r3, [pc, #40]	; (401418 <_sbrk+0x2c>)
  4013ee:	681b      	ldr	r3, [r3, #0]
  4013f0:	b153      	cbz	r3, 401408 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4013f2:	4b09      	ldr	r3, [pc, #36]	; (401418 <_sbrk+0x2c>)
  4013f4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013f6:	181a      	adds	r2, r3, r0
  4013f8:	4908      	ldr	r1, [pc, #32]	; (40141c <_sbrk+0x30>)
  4013fa:	4291      	cmp	r1, r2
  4013fc:	db08      	blt.n	401410 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013fe:	4610      	mov	r0, r2
  401400:	4a05      	ldr	r2, [pc, #20]	; (401418 <_sbrk+0x2c>)
  401402:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401404:	4618      	mov	r0, r3
  401406:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401408:	4a05      	ldr	r2, [pc, #20]	; (401420 <_sbrk+0x34>)
  40140a:	4b03      	ldr	r3, [pc, #12]	; (401418 <_sbrk+0x2c>)
  40140c:	601a      	str	r2, [r3, #0]
  40140e:	e7f0      	b.n	4013f2 <_sbrk+0x6>
		return (caddr_t) -1;	
  401410:	f04f 30ff 	mov.w	r0, #4294967295
}
  401414:	4770      	bx	lr
  401416:	bf00      	nop
  401418:	20000e10 	.word	0x20000e10
  40141c:	20027ffc 	.word	0x20027ffc
  401420:	20003e88 	.word	0x20003e88

00401424 <push_button_handle>:

/************************************************************************/
/* HANDLERS                                                            */
/************************************************************************/
static void push_button_handle(uint32_t id, uint32_t mask)
{
  401424:	b508      	push	{r3, lr}
	adc_start(ADC);
  401426:	4802      	ldr	r0, [pc, #8]	; (401430 <push_button_handle+0xc>)
  401428:	4b02      	ldr	r3, [pc, #8]	; (401434 <push_button_handle+0x10>)
  40142a:	4798      	blx	r3
  40142c:	bd08      	pop	{r3, pc}
  40142e:	bf00      	nop
  401430:	40038000 	.word	0x40038000
  401434:	00400a33 	.word	0x00400a33

00401438 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  401438:	b530      	push	{r4, r5, lr}
  40143a:	b085      	sub	sp, #20
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  40143c:	4810      	ldr	r0, [pc, #64]	; (401480 <ADC_Handler+0x48>)
  40143e:	4b11      	ldr	r3, [pc, #68]	; (401484 <ADC_Handler+0x4c>)
  401440:	4798      	blx	r3
  401442:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  401446:	d101      	bne.n	40144c <ADC_Handler+0x14>
		
		// Escreve uma String no LCD na posio 140, 180
		ili93xx_set_foreground_color(COLOR_BLACK);
		ili93xx_draw_string(140, 180, (uint8_t*) buffer);
	}
}
  401448:	b005      	add	sp, #20
  40144a:	bd30      	pop	{r4, r5, pc}
		result = adc_get_latest_value(ADC);
  40144c:	480c      	ldr	r0, [pc, #48]	; (401480 <ADC_Handler+0x48>)
  40144e:	4b0e      	ldr	r3, [pc, #56]	; (401488 <ADC_Handler+0x50>)
  401450:	4798      	blx	r3
		sprintf (buffer, "%d", result);
  401452:	b282      	uxth	r2, r0
  401454:	490d      	ldr	r1, [pc, #52]	; (40148c <ADC_Handler+0x54>)
  401456:	a801      	add	r0, sp, #4
  401458:	4b0d      	ldr	r3, [pc, #52]	; (401490 <ADC_Handler+0x58>)
  40145a:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  40145c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401460:	4c0c      	ldr	r4, [pc, #48]	; (401494 <ADC_Handler+0x5c>)
  401462:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(135, 175, 240, 200);
  401464:	23c8      	movs	r3, #200	; 0xc8
  401466:	22f0      	movs	r2, #240	; 0xf0
  401468:	21af      	movs	r1, #175	; 0xaf
  40146a:	2087      	movs	r0, #135	; 0x87
  40146c:	4d0a      	ldr	r5, [pc, #40]	; (401498 <ADC_Handler+0x60>)
  40146e:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_BLACK);
  401470:	2000      	movs	r0, #0
  401472:	47a0      	blx	r4
		ili93xx_draw_string(140, 180, (uint8_t*) buffer);
  401474:	aa01      	add	r2, sp, #4
  401476:	21b4      	movs	r1, #180	; 0xb4
  401478:	208c      	movs	r0, #140	; 0x8c
  40147a:	4b08      	ldr	r3, [pc, #32]	; (40149c <ADC_Handler+0x64>)
  40147c:	4798      	blx	r3
}
  40147e:	e7e3      	b.n	401448 <ADC_Handler+0x10>
  401480:	40038000 	.word	0x40038000
  401484:	00400a4b 	.word	0x00400a4b
  401488:	00400a43 	.word	0x00400a43
  40148c:	00406734 	.word	0x00406734
  401490:	0040177d 	.word	0x0040177d
  401494:	00400415 	.word	0x00400415
  401498:	0040085d 	.word	0x0040085d
  40149c:	00400925 	.word	0x00400925

004014a0 <configure_lcd>:

/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/
void configure_lcd()
{
  4014a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4014a4:	200a      	movs	r0, #10
  4014a6:	4b1e      	ldr	r3, [pc, #120]	; (401520 <configure_lcd+0x80>)
  4014a8:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4014aa:	4c1e      	ldr	r4, [pc, #120]	; (401524 <configure_lcd+0x84>)
  4014ac:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4014b0:	2101      	movs	r1, #1
  4014b2:	4620      	mov	r0, r4
  4014b4:	4b1c      	ldr	r3, [pc, #112]	; (401528 <configure_lcd+0x88>)
  4014b6:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4014b8:	4a1c      	ldr	r2, [pc, #112]	; (40152c <configure_lcd+0x8c>)
  4014ba:	2101      	movs	r1, #1
  4014bc:	4620      	mov	r0, r4
  4014be:	4b1c      	ldr	r3, [pc, #112]	; (401530 <configure_lcd+0x90>)
  4014c0:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4014c2:	4a1c      	ldr	r2, [pc, #112]	; (401534 <configure_lcd+0x94>)
  4014c4:	2101      	movs	r1, #1
  4014c6:	4620      	mov	r0, r4
  4014c8:	4b1b      	ldr	r3, [pc, #108]	; (401538 <configure_lcd+0x98>)
  4014ca:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4014cc:	2203      	movs	r2, #3
  4014ce:	2101      	movs	r1, #1
  4014d0:	4620      	mov	r0, r4
  4014d2:	4b1a      	ldr	r3, [pc, #104]	; (40153c <configure_lcd+0x9c>)
  4014d4:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4014d6:	4d1a      	ldr	r5, [pc, #104]	; (401540 <configure_lcd+0xa0>)
  4014d8:	26f0      	movs	r6, #240	; 0xf0
  4014da:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4014dc:	f44f 77a0 	mov.w	r7, #320	; 0x140
  4014e0:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4014e2:	2400      	movs	r4, #0
  4014e4:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4014e6:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4014ea:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4014ee:	4b15      	ldr	r3, [pc, #84]	; (401544 <configure_lcd+0xa4>)
  4014f0:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4014f2:	4628      	mov	r0, r5
  4014f4:	4b14      	ldr	r3, [pc, #80]	; (401548 <configure_lcd+0xa8>)
  4014f6:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4014f8:	2008      	movs	r0, #8
  4014fa:	4b14      	ldr	r3, [pc, #80]	; (40154c <configure_lcd+0xac>)
  4014fc:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4014fe:	4640      	mov	r0, r8
  401500:	4b13      	ldr	r3, [pc, #76]	; (401550 <configure_lcd+0xb0>)
  401502:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401504:	463b      	mov	r3, r7
  401506:	4632      	mov	r2, r6
  401508:	4621      	mov	r1, r4
  40150a:	4620      	mov	r0, r4
  40150c:	4d11      	ldr	r5, [pc, #68]	; (401554 <configure_lcd+0xb4>)
  40150e:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401510:	4b11      	ldr	r3, [pc, #68]	; (401558 <configure_lcd+0xb8>)
  401512:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401514:	4621      	mov	r1, r4
  401516:	4620      	mov	r0, r4
  401518:	4b10      	ldr	r3, [pc, #64]	; (40155c <configure_lcd+0xbc>)
  40151a:	4798      	blx	r3
  40151c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401520:	00401145 	.word	0x00401145
  401524:	400e0000 	.word	0x400e0000
  401528:	004001b9 	.word	0x004001b9
  40152c:	0a0a0404 	.word	0x0a0a0404
  401530:	004001bf 	.word	0x004001bf
  401534:	0016000a 	.word	0x0016000a
  401538:	004001c7 	.word	0x004001c7
  40153c:	004001cf 	.word	0x004001cf
  401540:	20000e4c 	.word	0x20000e4c
  401544:	00400195 	.word	0x00400195
  401548:	004004fd 	.word	0x004004fd
  40154c:	00400139 	.word	0x00400139
  401550:	00400415 	.word	0x00400415
  401554:	0040085d 	.word	0x0040085d
  401558:	004003e1 	.word	0x004003e1
  40155c:	004004d5 	.word	0x004004d5

00401560 <configure_botao>:
}

void configure_botao(void)
{
  401560:	b530      	push	{r4, r5, lr}
  401562:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  401564:	200c      	movs	r0, #12
  401566:	4b11      	ldr	r3, [pc, #68]	; (4015ac <configure_botao+0x4c>)
  401568:	4798      	blx	r3
	
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  40156a:	4c11      	ldr	r4, [pc, #68]	; (4015b0 <configure_botao+0x50>)
  40156c:	2279      	movs	r2, #121	; 0x79
  40156e:	2108      	movs	r1, #8
  401570:	4620      	mov	r0, r4
  401572:	4b10      	ldr	r3, [pc, #64]	; (4015b4 <configure_botao+0x54>)
  401574:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  401576:	220a      	movs	r2, #10
  401578:	2108      	movs	r1, #8
  40157a:	4620      	mov	r0, r4
  40157c:	4b0e      	ldr	r3, [pc, #56]	; (4015b8 <configure_botao+0x58>)
  40157e:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  401580:	4b0e      	ldr	r3, [pc, #56]	; (4015bc <configure_botao+0x5c>)
  401582:	9300      	str	r3, [sp, #0]
  401584:	2379      	movs	r3, #121	; 0x79
  401586:	2208      	movs	r2, #8
  401588:	210c      	movs	r1, #12
  40158a:	4620      	mov	r0, r4
  40158c:	4d0c      	ldr	r5, [pc, #48]	; (4015c0 <configure_botao+0x60>)
  40158e:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  401590:	2108      	movs	r1, #8
  401592:	4620      	mov	r0, r4
  401594:	4b0b      	ldr	r3, [pc, #44]	; (4015c4 <configure_botao+0x64>)
  401596:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401598:	4b0b      	ldr	r3, [pc, #44]	; (4015c8 <configure_botao+0x68>)
  40159a:	2250      	movs	r2, #80	; 0x50
  40159c:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4015a4:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( PIN_PUSHBUTTON_1_ID, 5);
	NVIC_EnableIRQ( PIN_PUSHBUTTON_1_ID);
}
  4015a6:	b003      	add	sp, #12
  4015a8:	bd30      	pop	{r4, r5, pc}
  4015aa:	bf00      	nop
  4015ac:	00401145 	.word	0x00401145
  4015b0:	400e1000 	.word	0x400e1000
  4015b4:	00400ca3 	.word	0x00400ca3
  4015b8:	00400bf9 	.word	0x00400bf9
  4015bc:	00401425 	.word	0x00401425
  4015c0:	00400fb1 	.word	0x00400fb1
  4015c4:	00400d29 	.word	0x00400d29
  4015c8:	e000e100 	.word	0xe000e100

004015cc <configure_adc>:


void configure_adc(void)
{
  4015cc:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  4015ce:	201d      	movs	r0, #29
  4015d0:	4b13      	ldr	r3, [pc, #76]	; (401620 <configure_adc+0x54>)
  4015d2:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4015d4:	4c13      	ldr	r4, [pc, #76]	; (401624 <configure_adc+0x58>)
  4015d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4015da:	4a13      	ldr	r2, [pc, #76]	; (401628 <configure_adc+0x5c>)
  4015dc:	4913      	ldr	r1, [pc, #76]	; (40162c <configure_adc+0x60>)
  4015de:	4620      	mov	r0, r4
  4015e0:	4d13      	ldr	r5, [pc, #76]	; (401630 <configure_adc+0x64>)
  4015e2:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4015e4:	2302      	movs	r3, #2
  4015e6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4015ea:	210f      	movs	r1, #15
  4015ec:	4620      	mov	r0, r4
  4015ee:	4d11      	ldr	r5, [pc, #68]	; (401634 <configure_adc+0x68>)
  4015f0:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4015f2:	2200      	movs	r2, #0
  4015f4:	4611      	mov	r1, r2
  4015f6:	4620      	mov	r0, r4
  4015f8:	4b0f      	ldr	r3, [pc, #60]	; (401638 <configure_adc+0x6c>)
  4015fa:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL);
  4015fc:	2105      	movs	r1, #5
  4015fe:	4620      	mov	r0, r4
  401600:	4b0e      	ldr	r3, [pc, #56]	; (40163c <configure_adc+0x70>)
  401602:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401604:	4b0e      	ldr	r3, [pc, #56]	; (401640 <configure_adc+0x74>)
  401606:	2250      	movs	r2, #80	; 0x50
  401608:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40160c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401610:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  401612:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401616:	4620      	mov	r0, r4
  401618:	4b0a      	ldr	r3, [pc, #40]	; (401644 <configure_adc+0x78>)
  40161a:	4798      	blx	r3
  40161c:	bd38      	pop	{r3, r4, r5, pc}
  40161e:	bf00      	nop
  401620:	00401145 	.word	0x00401145
  401624:	40038000 	.word	0x40038000
  401628:	0061a800 	.word	0x0061a800
  40162c:	07270e00 	.word	0x07270e00
  401630:	004009d5 	.word	0x004009d5
  401634:	00400a17 	.word	0x00400a17
  401638:	00400a09 	.word	0x00400a09
  40163c:	00400a39 	.word	0x00400a39
  401640:	e000e100 	.word	0xe000e100
  401644:	00400a47 	.word	0x00400a47

00401648 <main>:

/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/
int main(void)
{
  401648:	b508      	push	{r3, lr}
	sysclk_init();
  40164a:	4b09      	ldr	r3, [pc, #36]	; (401670 <main+0x28>)
  40164c:	4798      	blx	r3
	board_init();
  40164e:	4b09      	ldr	r3, [pc, #36]	; (401674 <main+0x2c>)
  401650:	4798      	blx	r3

	configure_lcd();
  401652:	4b09      	ldr	r3, [pc, #36]	; (401678 <main+0x30>)
  401654:	4798      	blx	r3
	configure_adc();
  401656:	4b09      	ldr	r3, [pc, #36]	; (40167c <main+0x34>)
  401658:	4798      	blx	r3
	configure_botao();
  40165a:	4b09      	ldr	r3, [pc, #36]	; (401680 <main+0x38>)
  40165c:	4798      	blx	r3

	/** Draw text on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  40165e:	2000      	movs	r0, #0
  401660:	4b08      	ldr	r3, [pc, #32]	; (401684 <main+0x3c>)
  401662:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Aula - ADC");
  401664:	4a08      	ldr	r2, [pc, #32]	; (401688 <main+0x40>)
  401666:	2114      	movs	r1, #20
  401668:	200a      	movs	r0, #10
  40166a:	4b08      	ldr	r3, [pc, #32]	; (40168c <main+0x44>)
  40166c:	4798      	blx	r3
  40166e:	e7fe      	b.n	40166e <main+0x26>
  401670:	00400a51 	.word	0x00400a51
  401674:	00400ab5 	.word	0x00400ab5
  401678:	004014a1 	.word	0x004014a1
  40167c:	004015cd 	.word	0x004015cd
  401680:	00401561 	.word	0x00401561
  401684:	00400415 	.word	0x00400415
  401688:	00406738 	.word	0x00406738
  40168c:	00400925 	.word	0x00400925

00401690 <__libc_init_array>:
  401690:	b570      	push	{r4, r5, r6, lr}
  401692:	4e0f      	ldr	r6, [pc, #60]	; (4016d0 <__libc_init_array+0x40>)
  401694:	4d0f      	ldr	r5, [pc, #60]	; (4016d4 <__libc_init_array+0x44>)
  401696:	1b76      	subs	r6, r6, r5
  401698:	10b6      	asrs	r6, r6, #2
  40169a:	bf18      	it	ne
  40169c:	2400      	movne	r4, #0
  40169e:	d005      	beq.n	4016ac <__libc_init_array+0x1c>
  4016a0:	3401      	adds	r4, #1
  4016a2:	f855 3b04 	ldr.w	r3, [r5], #4
  4016a6:	4798      	blx	r3
  4016a8:	42a6      	cmp	r6, r4
  4016aa:	d1f9      	bne.n	4016a0 <__libc_init_array+0x10>
  4016ac:	4e0a      	ldr	r6, [pc, #40]	; (4016d8 <__libc_init_array+0x48>)
  4016ae:	4d0b      	ldr	r5, [pc, #44]	; (4016dc <__libc_init_array+0x4c>)
  4016b0:	1b76      	subs	r6, r6, r5
  4016b2:	f005 f98d 	bl	4069d0 <_init>
  4016b6:	10b6      	asrs	r6, r6, #2
  4016b8:	bf18      	it	ne
  4016ba:	2400      	movne	r4, #0
  4016bc:	d006      	beq.n	4016cc <__libc_init_array+0x3c>
  4016be:	3401      	adds	r4, #1
  4016c0:	f855 3b04 	ldr.w	r3, [r5], #4
  4016c4:	4798      	blx	r3
  4016c6:	42a6      	cmp	r6, r4
  4016c8:	d1f9      	bne.n	4016be <__libc_init_array+0x2e>
  4016ca:	bd70      	pop	{r4, r5, r6, pc}
  4016cc:	bd70      	pop	{r4, r5, r6, pc}
  4016ce:	bf00      	nop
  4016d0:	004069dc 	.word	0x004069dc
  4016d4:	004069dc 	.word	0x004069dc
  4016d8:	004069e4 	.word	0x004069e4
  4016dc:	004069dc 	.word	0x004069dc

004016e0 <memset>:
  4016e0:	b470      	push	{r4, r5, r6}
  4016e2:	0786      	lsls	r6, r0, #30
  4016e4:	d046      	beq.n	401774 <memset+0x94>
  4016e6:	1e54      	subs	r4, r2, #1
  4016e8:	2a00      	cmp	r2, #0
  4016ea:	d041      	beq.n	401770 <memset+0x90>
  4016ec:	b2ca      	uxtb	r2, r1
  4016ee:	4603      	mov	r3, r0
  4016f0:	e002      	b.n	4016f8 <memset+0x18>
  4016f2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4016f6:	d33b      	bcc.n	401770 <memset+0x90>
  4016f8:	f803 2b01 	strb.w	r2, [r3], #1
  4016fc:	079d      	lsls	r5, r3, #30
  4016fe:	d1f8      	bne.n	4016f2 <memset+0x12>
  401700:	2c03      	cmp	r4, #3
  401702:	d92e      	bls.n	401762 <memset+0x82>
  401704:	b2cd      	uxtb	r5, r1
  401706:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40170a:	2c0f      	cmp	r4, #15
  40170c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401710:	d919      	bls.n	401746 <memset+0x66>
  401712:	f103 0210 	add.w	r2, r3, #16
  401716:	4626      	mov	r6, r4
  401718:	3e10      	subs	r6, #16
  40171a:	2e0f      	cmp	r6, #15
  40171c:	f842 5c10 	str.w	r5, [r2, #-16]
  401720:	f842 5c0c 	str.w	r5, [r2, #-12]
  401724:	f842 5c08 	str.w	r5, [r2, #-8]
  401728:	f842 5c04 	str.w	r5, [r2, #-4]
  40172c:	f102 0210 	add.w	r2, r2, #16
  401730:	d8f2      	bhi.n	401718 <memset+0x38>
  401732:	f1a4 0210 	sub.w	r2, r4, #16
  401736:	f022 020f 	bic.w	r2, r2, #15
  40173a:	f004 040f 	and.w	r4, r4, #15
  40173e:	3210      	adds	r2, #16
  401740:	2c03      	cmp	r4, #3
  401742:	4413      	add	r3, r2
  401744:	d90d      	bls.n	401762 <memset+0x82>
  401746:	461e      	mov	r6, r3
  401748:	4622      	mov	r2, r4
  40174a:	3a04      	subs	r2, #4
  40174c:	2a03      	cmp	r2, #3
  40174e:	f846 5b04 	str.w	r5, [r6], #4
  401752:	d8fa      	bhi.n	40174a <memset+0x6a>
  401754:	1f22      	subs	r2, r4, #4
  401756:	f022 0203 	bic.w	r2, r2, #3
  40175a:	3204      	adds	r2, #4
  40175c:	4413      	add	r3, r2
  40175e:	f004 0403 	and.w	r4, r4, #3
  401762:	b12c      	cbz	r4, 401770 <memset+0x90>
  401764:	b2c9      	uxtb	r1, r1
  401766:	441c      	add	r4, r3
  401768:	f803 1b01 	strb.w	r1, [r3], #1
  40176c:	429c      	cmp	r4, r3
  40176e:	d1fb      	bne.n	401768 <memset+0x88>
  401770:	bc70      	pop	{r4, r5, r6}
  401772:	4770      	bx	lr
  401774:	4614      	mov	r4, r2
  401776:	4603      	mov	r3, r0
  401778:	e7c2      	b.n	401700 <memset+0x20>
  40177a:	bf00      	nop

0040177c <sprintf>:
  40177c:	b40e      	push	{r1, r2, r3}
  40177e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401780:	b09c      	sub	sp, #112	; 0x70
  401782:	ab21      	add	r3, sp, #132	; 0x84
  401784:	490f      	ldr	r1, [pc, #60]	; (4017c4 <sprintf+0x48>)
  401786:	f853 2b04 	ldr.w	r2, [r3], #4
  40178a:	9301      	str	r3, [sp, #4]
  40178c:	4605      	mov	r5, r0
  40178e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401792:	6808      	ldr	r0, [r1, #0]
  401794:	9502      	str	r5, [sp, #8]
  401796:	f44f 7702 	mov.w	r7, #520	; 0x208
  40179a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40179e:	a902      	add	r1, sp, #8
  4017a0:	9506      	str	r5, [sp, #24]
  4017a2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4017a6:	9404      	str	r4, [sp, #16]
  4017a8:	9407      	str	r4, [sp, #28]
  4017aa:	f8ad 6016 	strh.w	r6, [sp, #22]
  4017ae:	f000 f895 	bl	4018dc <_svfprintf_r>
  4017b2:	9b02      	ldr	r3, [sp, #8]
  4017b4:	2200      	movs	r2, #0
  4017b6:	701a      	strb	r2, [r3, #0]
  4017b8:	b01c      	add	sp, #112	; 0x70
  4017ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4017be:	b003      	add	sp, #12
  4017c0:	4770      	bx	lr
  4017c2:	bf00      	nop
  4017c4:	2000000c 	.word	0x2000000c
	...

00401800 <strlen>:
  401800:	f890 f000 	pld	[r0]
  401804:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401808:	f020 0107 	bic.w	r1, r0, #7
  40180c:	f06f 0c00 	mvn.w	ip, #0
  401810:	f010 0407 	ands.w	r4, r0, #7
  401814:	f891 f020 	pld	[r1, #32]
  401818:	f040 8049 	bne.w	4018ae <strlen+0xae>
  40181c:	f04f 0400 	mov.w	r4, #0
  401820:	f06f 0007 	mvn.w	r0, #7
  401824:	e9d1 2300 	ldrd	r2, r3, [r1]
  401828:	f891 f040 	pld	[r1, #64]	; 0x40
  40182c:	f100 0008 	add.w	r0, r0, #8
  401830:	fa82 f24c 	uadd8	r2, r2, ip
  401834:	faa4 f28c 	sel	r2, r4, ip
  401838:	fa83 f34c 	uadd8	r3, r3, ip
  40183c:	faa2 f38c 	sel	r3, r2, ip
  401840:	bb4b      	cbnz	r3, 401896 <strlen+0x96>
  401842:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401846:	fa82 f24c 	uadd8	r2, r2, ip
  40184a:	f100 0008 	add.w	r0, r0, #8
  40184e:	faa4 f28c 	sel	r2, r4, ip
  401852:	fa83 f34c 	uadd8	r3, r3, ip
  401856:	faa2 f38c 	sel	r3, r2, ip
  40185a:	b9e3      	cbnz	r3, 401896 <strlen+0x96>
  40185c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401860:	fa82 f24c 	uadd8	r2, r2, ip
  401864:	f100 0008 	add.w	r0, r0, #8
  401868:	faa4 f28c 	sel	r2, r4, ip
  40186c:	fa83 f34c 	uadd8	r3, r3, ip
  401870:	faa2 f38c 	sel	r3, r2, ip
  401874:	b97b      	cbnz	r3, 401896 <strlen+0x96>
  401876:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40187a:	f101 0120 	add.w	r1, r1, #32
  40187e:	fa82 f24c 	uadd8	r2, r2, ip
  401882:	f100 0008 	add.w	r0, r0, #8
  401886:	faa4 f28c 	sel	r2, r4, ip
  40188a:	fa83 f34c 	uadd8	r3, r3, ip
  40188e:	faa2 f38c 	sel	r3, r2, ip
  401892:	2b00      	cmp	r3, #0
  401894:	d0c6      	beq.n	401824 <strlen+0x24>
  401896:	2a00      	cmp	r2, #0
  401898:	bf04      	itt	eq
  40189a:	3004      	addeq	r0, #4
  40189c:	461a      	moveq	r2, r3
  40189e:	ba12      	rev	r2, r2
  4018a0:	fab2 f282 	clz	r2, r2
  4018a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4018a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4018ac:	4770      	bx	lr
  4018ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018b2:	f004 0503 	and.w	r5, r4, #3
  4018b6:	f1c4 0000 	rsb	r0, r4, #0
  4018ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4018be:	f014 0f04 	tst.w	r4, #4
  4018c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4018c6:	fa0c f505 	lsl.w	r5, ip, r5
  4018ca:	ea62 0205 	orn	r2, r2, r5
  4018ce:	bf1c      	itt	ne
  4018d0:	ea63 0305 	ornne	r3, r3, r5
  4018d4:	4662      	movne	r2, ip
  4018d6:	f04f 0400 	mov.w	r4, #0
  4018da:	e7a9      	b.n	401830 <strlen+0x30>

004018dc <_svfprintf_r>:
  4018dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018e0:	b0c3      	sub	sp, #268	; 0x10c
  4018e2:	460c      	mov	r4, r1
  4018e4:	910b      	str	r1, [sp, #44]	; 0x2c
  4018e6:	4692      	mov	sl, r2
  4018e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4018ea:	900c      	str	r0, [sp, #48]	; 0x30
  4018ec:	f002 fb42 	bl	403f74 <_localeconv_r>
  4018f0:	6803      	ldr	r3, [r0, #0]
  4018f2:	931a      	str	r3, [sp, #104]	; 0x68
  4018f4:	4618      	mov	r0, r3
  4018f6:	f7ff ff83 	bl	401800 <strlen>
  4018fa:	89a3      	ldrh	r3, [r4, #12]
  4018fc:	9019      	str	r0, [sp, #100]	; 0x64
  4018fe:	0619      	lsls	r1, r3, #24
  401900:	d503      	bpl.n	40190a <_svfprintf_r+0x2e>
  401902:	6923      	ldr	r3, [r4, #16]
  401904:	2b00      	cmp	r3, #0
  401906:	f001 8003 	beq.w	402910 <_svfprintf_r+0x1034>
  40190a:	2300      	movs	r3, #0
  40190c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401910:	9313      	str	r3, [sp, #76]	; 0x4c
  401912:	9315      	str	r3, [sp, #84]	; 0x54
  401914:	9314      	str	r3, [sp, #80]	; 0x50
  401916:	9327      	str	r3, [sp, #156]	; 0x9c
  401918:	9326      	str	r3, [sp, #152]	; 0x98
  40191a:	9318      	str	r3, [sp, #96]	; 0x60
  40191c:	931b      	str	r3, [sp, #108]	; 0x6c
  40191e:	9309      	str	r3, [sp, #36]	; 0x24
  401920:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401924:	46c8      	mov	r8, r9
  401926:	9316      	str	r3, [sp, #88]	; 0x58
  401928:	9317      	str	r3, [sp, #92]	; 0x5c
  40192a:	f89a 3000 	ldrb.w	r3, [sl]
  40192e:	4654      	mov	r4, sl
  401930:	b1e3      	cbz	r3, 40196c <_svfprintf_r+0x90>
  401932:	2b25      	cmp	r3, #37	; 0x25
  401934:	d102      	bne.n	40193c <_svfprintf_r+0x60>
  401936:	e019      	b.n	40196c <_svfprintf_r+0x90>
  401938:	2b25      	cmp	r3, #37	; 0x25
  40193a:	d003      	beq.n	401944 <_svfprintf_r+0x68>
  40193c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401940:	2b00      	cmp	r3, #0
  401942:	d1f9      	bne.n	401938 <_svfprintf_r+0x5c>
  401944:	eba4 050a 	sub.w	r5, r4, sl
  401948:	b185      	cbz	r5, 40196c <_svfprintf_r+0x90>
  40194a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40194c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40194e:	f8c8 a000 	str.w	sl, [r8]
  401952:	3301      	adds	r3, #1
  401954:	442a      	add	r2, r5
  401956:	2b07      	cmp	r3, #7
  401958:	f8c8 5004 	str.w	r5, [r8, #4]
  40195c:	9227      	str	r2, [sp, #156]	; 0x9c
  40195e:	9326      	str	r3, [sp, #152]	; 0x98
  401960:	dc7f      	bgt.n	401a62 <_svfprintf_r+0x186>
  401962:	f108 0808 	add.w	r8, r8, #8
  401966:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401968:	442b      	add	r3, r5
  40196a:	9309      	str	r3, [sp, #36]	; 0x24
  40196c:	7823      	ldrb	r3, [r4, #0]
  40196e:	2b00      	cmp	r3, #0
  401970:	d07f      	beq.n	401a72 <_svfprintf_r+0x196>
  401972:	2300      	movs	r3, #0
  401974:	461a      	mov	r2, r3
  401976:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40197a:	4619      	mov	r1, r3
  40197c:	930d      	str	r3, [sp, #52]	; 0x34
  40197e:	469b      	mov	fp, r3
  401980:	f04f 30ff 	mov.w	r0, #4294967295
  401984:	7863      	ldrb	r3, [r4, #1]
  401986:	900a      	str	r0, [sp, #40]	; 0x28
  401988:	f104 0a01 	add.w	sl, r4, #1
  40198c:	f10a 0a01 	add.w	sl, sl, #1
  401990:	f1a3 0020 	sub.w	r0, r3, #32
  401994:	2858      	cmp	r0, #88	; 0x58
  401996:	f200 83c1 	bhi.w	40211c <_svfprintf_r+0x840>
  40199a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40199e:	0238      	.short	0x0238
  4019a0:	03bf03bf 	.word	0x03bf03bf
  4019a4:	03bf0240 	.word	0x03bf0240
  4019a8:	03bf03bf 	.word	0x03bf03bf
  4019ac:	03bf03bf 	.word	0x03bf03bf
  4019b0:	024503bf 	.word	0x024503bf
  4019b4:	03bf0203 	.word	0x03bf0203
  4019b8:	026b005d 	.word	0x026b005d
  4019bc:	028603bf 	.word	0x028603bf
  4019c0:	039d039d 	.word	0x039d039d
  4019c4:	039d039d 	.word	0x039d039d
  4019c8:	039d039d 	.word	0x039d039d
  4019cc:	039d039d 	.word	0x039d039d
  4019d0:	03bf039d 	.word	0x03bf039d
  4019d4:	03bf03bf 	.word	0x03bf03bf
  4019d8:	03bf03bf 	.word	0x03bf03bf
  4019dc:	03bf03bf 	.word	0x03bf03bf
  4019e0:	03bf03bf 	.word	0x03bf03bf
  4019e4:	033703bf 	.word	0x033703bf
  4019e8:	03bf0357 	.word	0x03bf0357
  4019ec:	03bf0357 	.word	0x03bf0357
  4019f0:	03bf03bf 	.word	0x03bf03bf
  4019f4:	039803bf 	.word	0x039803bf
  4019f8:	03bf03bf 	.word	0x03bf03bf
  4019fc:	03bf03ad 	.word	0x03bf03ad
  401a00:	03bf03bf 	.word	0x03bf03bf
  401a04:	03bf03bf 	.word	0x03bf03bf
  401a08:	03bf0259 	.word	0x03bf0259
  401a0c:	031e03bf 	.word	0x031e03bf
  401a10:	03bf03bf 	.word	0x03bf03bf
  401a14:	03bf03bf 	.word	0x03bf03bf
  401a18:	03bf03bf 	.word	0x03bf03bf
  401a1c:	03bf03bf 	.word	0x03bf03bf
  401a20:	03bf03bf 	.word	0x03bf03bf
  401a24:	02db02c6 	.word	0x02db02c6
  401a28:	03570357 	.word	0x03570357
  401a2c:	028b0357 	.word	0x028b0357
  401a30:	03bf02db 	.word	0x03bf02db
  401a34:	029003bf 	.word	0x029003bf
  401a38:	029d03bf 	.word	0x029d03bf
  401a3c:	02b401cc 	.word	0x02b401cc
  401a40:	03bf0208 	.word	0x03bf0208
  401a44:	03bf01e1 	.word	0x03bf01e1
  401a48:	03bf007e 	.word	0x03bf007e
  401a4c:	020d03bf 	.word	0x020d03bf
  401a50:	980d      	ldr	r0, [sp, #52]	; 0x34
  401a52:	930f      	str	r3, [sp, #60]	; 0x3c
  401a54:	4240      	negs	r0, r0
  401a56:	900d      	str	r0, [sp, #52]	; 0x34
  401a58:	f04b 0b04 	orr.w	fp, fp, #4
  401a5c:	f89a 3000 	ldrb.w	r3, [sl]
  401a60:	e794      	b.n	40198c <_svfprintf_r+0xb0>
  401a62:	aa25      	add	r2, sp, #148	; 0x94
  401a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a66:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a68:	f003 fb6e 	bl	405148 <__ssprint_r>
  401a6c:	b940      	cbnz	r0, 401a80 <_svfprintf_r+0x1a4>
  401a6e:	46c8      	mov	r8, r9
  401a70:	e779      	b.n	401966 <_svfprintf_r+0x8a>
  401a72:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401a74:	b123      	cbz	r3, 401a80 <_svfprintf_r+0x1a4>
  401a76:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a7a:	aa25      	add	r2, sp, #148	; 0x94
  401a7c:	f003 fb64 	bl	405148 <__ssprint_r>
  401a80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401a82:	899b      	ldrh	r3, [r3, #12]
  401a84:	f013 0f40 	tst.w	r3, #64	; 0x40
  401a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a8a:	bf18      	it	ne
  401a8c:	f04f 33ff 	movne.w	r3, #4294967295
  401a90:	9309      	str	r3, [sp, #36]	; 0x24
  401a92:	9809      	ldr	r0, [sp, #36]	; 0x24
  401a94:	b043      	add	sp, #268	; 0x10c
  401a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a9a:	f01b 0f20 	tst.w	fp, #32
  401a9e:	9311      	str	r3, [sp, #68]	; 0x44
  401aa0:	f040 81dd 	bne.w	401e5e <_svfprintf_r+0x582>
  401aa4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401aa6:	f01b 0f10 	tst.w	fp, #16
  401aaa:	4613      	mov	r3, r2
  401aac:	f040 856e 	bne.w	40258c <_svfprintf_r+0xcb0>
  401ab0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401ab4:	f000 856a 	beq.w	40258c <_svfprintf_r+0xcb0>
  401ab8:	8814      	ldrh	r4, [r2, #0]
  401aba:	3204      	adds	r2, #4
  401abc:	2500      	movs	r5, #0
  401abe:	2301      	movs	r3, #1
  401ac0:	920f      	str	r2, [sp, #60]	; 0x3c
  401ac2:	2700      	movs	r7, #0
  401ac4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401ac8:	990a      	ldr	r1, [sp, #40]	; 0x28
  401aca:	1c4a      	adds	r2, r1, #1
  401acc:	f000 8265 	beq.w	401f9a <_svfprintf_r+0x6be>
  401ad0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401ad4:	9207      	str	r2, [sp, #28]
  401ad6:	ea54 0205 	orrs.w	r2, r4, r5
  401ada:	f040 8264 	bne.w	401fa6 <_svfprintf_r+0x6ca>
  401ade:	2900      	cmp	r1, #0
  401ae0:	f040 843c 	bne.w	40235c <_svfprintf_r+0xa80>
  401ae4:	2b00      	cmp	r3, #0
  401ae6:	f040 84d7 	bne.w	402498 <_svfprintf_r+0xbbc>
  401aea:	f01b 0301 	ands.w	r3, fp, #1
  401aee:	930e      	str	r3, [sp, #56]	; 0x38
  401af0:	f000 8604 	beq.w	4026fc <_svfprintf_r+0xe20>
  401af4:	ae42      	add	r6, sp, #264	; 0x108
  401af6:	2330      	movs	r3, #48	; 0x30
  401af8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401afe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401b00:	4293      	cmp	r3, r2
  401b02:	bfb8      	it	lt
  401b04:	4613      	movlt	r3, r2
  401b06:	9308      	str	r3, [sp, #32]
  401b08:	2300      	movs	r3, #0
  401b0a:	9312      	str	r3, [sp, #72]	; 0x48
  401b0c:	b117      	cbz	r7, 401b14 <_svfprintf_r+0x238>
  401b0e:	9b08      	ldr	r3, [sp, #32]
  401b10:	3301      	adds	r3, #1
  401b12:	9308      	str	r3, [sp, #32]
  401b14:	9b07      	ldr	r3, [sp, #28]
  401b16:	f013 0302 	ands.w	r3, r3, #2
  401b1a:	9310      	str	r3, [sp, #64]	; 0x40
  401b1c:	d002      	beq.n	401b24 <_svfprintf_r+0x248>
  401b1e:	9b08      	ldr	r3, [sp, #32]
  401b20:	3302      	adds	r3, #2
  401b22:	9308      	str	r3, [sp, #32]
  401b24:	9b07      	ldr	r3, [sp, #28]
  401b26:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401b2a:	f040 830e 	bne.w	40214a <_svfprintf_r+0x86e>
  401b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401b30:	9a08      	ldr	r2, [sp, #32]
  401b32:	eba3 0b02 	sub.w	fp, r3, r2
  401b36:	f1bb 0f00 	cmp.w	fp, #0
  401b3a:	f340 8306 	ble.w	40214a <_svfprintf_r+0x86e>
  401b3e:	f1bb 0f10 	cmp.w	fp, #16
  401b42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b44:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401b46:	dd29      	ble.n	401b9c <_svfprintf_r+0x2c0>
  401b48:	4643      	mov	r3, r8
  401b4a:	4621      	mov	r1, r4
  401b4c:	46a8      	mov	r8, r5
  401b4e:	2710      	movs	r7, #16
  401b50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401b52:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401b54:	e006      	b.n	401b64 <_svfprintf_r+0x288>
  401b56:	f1ab 0b10 	sub.w	fp, fp, #16
  401b5a:	f1bb 0f10 	cmp.w	fp, #16
  401b5e:	f103 0308 	add.w	r3, r3, #8
  401b62:	dd18      	ble.n	401b96 <_svfprintf_r+0x2ba>
  401b64:	3201      	adds	r2, #1
  401b66:	48b7      	ldr	r0, [pc, #732]	; (401e44 <_svfprintf_r+0x568>)
  401b68:	9226      	str	r2, [sp, #152]	; 0x98
  401b6a:	3110      	adds	r1, #16
  401b6c:	2a07      	cmp	r2, #7
  401b6e:	9127      	str	r1, [sp, #156]	; 0x9c
  401b70:	e883 0081 	stmia.w	r3, {r0, r7}
  401b74:	ddef      	ble.n	401b56 <_svfprintf_r+0x27a>
  401b76:	aa25      	add	r2, sp, #148	; 0x94
  401b78:	4629      	mov	r1, r5
  401b7a:	4620      	mov	r0, r4
  401b7c:	f003 fae4 	bl	405148 <__ssprint_r>
  401b80:	2800      	cmp	r0, #0
  401b82:	f47f af7d 	bne.w	401a80 <_svfprintf_r+0x1a4>
  401b86:	f1ab 0b10 	sub.w	fp, fp, #16
  401b8a:	f1bb 0f10 	cmp.w	fp, #16
  401b8e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401b90:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401b92:	464b      	mov	r3, r9
  401b94:	dce6      	bgt.n	401b64 <_svfprintf_r+0x288>
  401b96:	4645      	mov	r5, r8
  401b98:	460c      	mov	r4, r1
  401b9a:	4698      	mov	r8, r3
  401b9c:	3201      	adds	r2, #1
  401b9e:	4ba9      	ldr	r3, [pc, #676]	; (401e44 <_svfprintf_r+0x568>)
  401ba0:	9226      	str	r2, [sp, #152]	; 0x98
  401ba2:	445c      	add	r4, fp
  401ba4:	2a07      	cmp	r2, #7
  401ba6:	9427      	str	r4, [sp, #156]	; 0x9c
  401ba8:	e888 0808 	stmia.w	r8, {r3, fp}
  401bac:	f300 8498 	bgt.w	4024e0 <_svfprintf_r+0xc04>
  401bb0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401bb4:	f108 0808 	add.w	r8, r8, #8
  401bb8:	b177      	cbz	r7, 401bd8 <_svfprintf_r+0x2fc>
  401bba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bbc:	3301      	adds	r3, #1
  401bbe:	3401      	adds	r4, #1
  401bc0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401bc4:	2201      	movs	r2, #1
  401bc6:	2b07      	cmp	r3, #7
  401bc8:	9427      	str	r4, [sp, #156]	; 0x9c
  401bca:	9326      	str	r3, [sp, #152]	; 0x98
  401bcc:	e888 0006 	stmia.w	r8, {r1, r2}
  401bd0:	f300 83db 	bgt.w	40238a <_svfprintf_r+0xaae>
  401bd4:	f108 0808 	add.w	r8, r8, #8
  401bd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401bda:	b16b      	cbz	r3, 401bf8 <_svfprintf_r+0x31c>
  401bdc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bde:	3301      	adds	r3, #1
  401be0:	3402      	adds	r4, #2
  401be2:	a91e      	add	r1, sp, #120	; 0x78
  401be4:	2202      	movs	r2, #2
  401be6:	2b07      	cmp	r3, #7
  401be8:	9427      	str	r4, [sp, #156]	; 0x9c
  401bea:	9326      	str	r3, [sp, #152]	; 0x98
  401bec:	e888 0006 	stmia.w	r8, {r1, r2}
  401bf0:	f300 83d6 	bgt.w	4023a0 <_svfprintf_r+0xac4>
  401bf4:	f108 0808 	add.w	r8, r8, #8
  401bf8:	2d80      	cmp	r5, #128	; 0x80
  401bfa:	f000 8315 	beq.w	402228 <_svfprintf_r+0x94c>
  401bfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401c02:	1a9f      	subs	r7, r3, r2
  401c04:	2f00      	cmp	r7, #0
  401c06:	dd36      	ble.n	401c76 <_svfprintf_r+0x39a>
  401c08:	2f10      	cmp	r7, #16
  401c0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c0c:	4d8e      	ldr	r5, [pc, #568]	; (401e48 <_svfprintf_r+0x56c>)
  401c0e:	dd27      	ble.n	401c60 <_svfprintf_r+0x384>
  401c10:	4642      	mov	r2, r8
  401c12:	4621      	mov	r1, r4
  401c14:	46b0      	mov	r8, r6
  401c16:	f04f 0b10 	mov.w	fp, #16
  401c1a:	462e      	mov	r6, r5
  401c1c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401c1e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401c20:	e004      	b.n	401c2c <_svfprintf_r+0x350>
  401c22:	3f10      	subs	r7, #16
  401c24:	2f10      	cmp	r7, #16
  401c26:	f102 0208 	add.w	r2, r2, #8
  401c2a:	dd15      	ble.n	401c58 <_svfprintf_r+0x37c>
  401c2c:	3301      	adds	r3, #1
  401c2e:	3110      	adds	r1, #16
  401c30:	2b07      	cmp	r3, #7
  401c32:	9127      	str	r1, [sp, #156]	; 0x9c
  401c34:	9326      	str	r3, [sp, #152]	; 0x98
  401c36:	e882 0840 	stmia.w	r2, {r6, fp}
  401c3a:	ddf2      	ble.n	401c22 <_svfprintf_r+0x346>
  401c3c:	aa25      	add	r2, sp, #148	; 0x94
  401c3e:	4629      	mov	r1, r5
  401c40:	4620      	mov	r0, r4
  401c42:	f003 fa81 	bl	405148 <__ssprint_r>
  401c46:	2800      	cmp	r0, #0
  401c48:	f47f af1a 	bne.w	401a80 <_svfprintf_r+0x1a4>
  401c4c:	3f10      	subs	r7, #16
  401c4e:	2f10      	cmp	r7, #16
  401c50:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401c52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c54:	464a      	mov	r2, r9
  401c56:	dce9      	bgt.n	401c2c <_svfprintf_r+0x350>
  401c58:	4635      	mov	r5, r6
  401c5a:	460c      	mov	r4, r1
  401c5c:	4646      	mov	r6, r8
  401c5e:	4690      	mov	r8, r2
  401c60:	3301      	adds	r3, #1
  401c62:	443c      	add	r4, r7
  401c64:	2b07      	cmp	r3, #7
  401c66:	9427      	str	r4, [sp, #156]	; 0x9c
  401c68:	9326      	str	r3, [sp, #152]	; 0x98
  401c6a:	e888 00a0 	stmia.w	r8, {r5, r7}
  401c6e:	f300 8381 	bgt.w	402374 <_svfprintf_r+0xa98>
  401c72:	f108 0808 	add.w	r8, r8, #8
  401c76:	9b07      	ldr	r3, [sp, #28]
  401c78:	05df      	lsls	r7, r3, #23
  401c7a:	f100 8268 	bmi.w	40214e <_svfprintf_r+0x872>
  401c7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c80:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c82:	f8c8 6000 	str.w	r6, [r8]
  401c86:	3301      	adds	r3, #1
  401c88:	440c      	add	r4, r1
  401c8a:	2b07      	cmp	r3, #7
  401c8c:	9427      	str	r4, [sp, #156]	; 0x9c
  401c8e:	f8c8 1004 	str.w	r1, [r8, #4]
  401c92:	9326      	str	r3, [sp, #152]	; 0x98
  401c94:	f300 834d 	bgt.w	402332 <_svfprintf_r+0xa56>
  401c98:	f108 0808 	add.w	r8, r8, #8
  401c9c:	9b07      	ldr	r3, [sp, #28]
  401c9e:	075b      	lsls	r3, r3, #29
  401ca0:	d53a      	bpl.n	401d18 <_svfprintf_r+0x43c>
  401ca2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401ca4:	9a08      	ldr	r2, [sp, #32]
  401ca6:	1a9d      	subs	r5, r3, r2
  401ca8:	2d00      	cmp	r5, #0
  401caa:	dd35      	ble.n	401d18 <_svfprintf_r+0x43c>
  401cac:	2d10      	cmp	r5, #16
  401cae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401cb0:	dd20      	ble.n	401cf4 <_svfprintf_r+0x418>
  401cb2:	2610      	movs	r6, #16
  401cb4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401cb6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401cba:	e004      	b.n	401cc6 <_svfprintf_r+0x3ea>
  401cbc:	3d10      	subs	r5, #16
  401cbe:	2d10      	cmp	r5, #16
  401cc0:	f108 0808 	add.w	r8, r8, #8
  401cc4:	dd16      	ble.n	401cf4 <_svfprintf_r+0x418>
  401cc6:	3301      	adds	r3, #1
  401cc8:	4a5e      	ldr	r2, [pc, #376]	; (401e44 <_svfprintf_r+0x568>)
  401cca:	9326      	str	r3, [sp, #152]	; 0x98
  401ccc:	3410      	adds	r4, #16
  401cce:	2b07      	cmp	r3, #7
  401cd0:	9427      	str	r4, [sp, #156]	; 0x9c
  401cd2:	e888 0044 	stmia.w	r8, {r2, r6}
  401cd6:	ddf1      	ble.n	401cbc <_svfprintf_r+0x3e0>
  401cd8:	aa25      	add	r2, sp, #148	; 0x94
  401cda:	4659      	mov	r1, fp
  401cdc:	4638      	mov	r0, r7
  401cde:	f003 fa33 	bl	405148 <__ssprint_r>
  401ce2:	2800      	cmp	r0, #0
  401ce4:	f47f aecc 	bne.w	401a80 <_svfprintf_r+0x1a4>
  401ce8:	3d10      	subs	r5, #16
  401cea:	2d10      	cmp	r5, #16
  401cec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401cee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401cf0:	46c8      	mov	r8, r9
  401cf2:	dce8      	bgt.n	401cc6 <_svfprintf_r+0x3ea>
  401cf4:	3301      	adds	r3, #1
  401cf6:	4a53      	ldr	r2, [pc, #332]	; (401e44 <_svfprintf_r+0x568>)
  401cf8:	9326      	str	r3, [sp, #152]	; 0x98
  401cfa:	442c      	add	r4, r5
  401cfc:	2b07      	cmp	r3, #7
  401cfe:	9427      	str	r4, [sp, #156]	; 0x9c
  401d00:	e888 0024 	stmia.w	r8, {r2, r5}
  401d04:	dd08      	ble.n	401d18 <_svfprintf_r+0x43c>
  401d06:	aa25      	add	r2, sp, #148	; 0x94
  401d08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d0c:	f003 fa1c 	bl	405148 <__ssprint_r>
  401d10:	2800      	cmp	r0, #0
  401d12:	f47f aeb5 	bne.w	401a80 <_svfprintf_r+0x1a4>
  401d16:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401d1c:	9908      	ldr	r1, [sp, #32]
  401d1e:	428a      	cmp	r2, r1
  401d20:	bfac      	ite	ge
  401d22:	189b      	addge	r3, r3, r2
  401d24:	185b      	addlt	r3, r3, r1
  401d26:	9309      	str	r3, [sp, #36]	; 0x24
  401d28:	2c00      	cmp	r4, #0
  401d2a:	f040 830d 	bne.w	402348 <_svfprintf_r+0xa6c>
  401d2e:	2300      	movs	r3, #0
  401d30:	9326      	str	r3, [sp, #152]	; 0x98
  401d32:	46c8      	mov	r8, r9
  401d34:	e5f9      	b.n	40192a <_svfprintf_r+0x4e>
  401d36:	9311      	str	r3, [sp, #68]	; 0x44
  401d38:	f01b 0320 	ands.w	r3, fp, #32
  401d3c:	f040 81e3 	bne.w	402106 <_svfprintf_r+0x82a>
  401d40:	f01b 0210 	ands.w	r2, fp, #16
  401d44:	f040 842e 	bne.w	4025a4 <_svfprintf_r+0xcc8>
  401d48:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401d4c:	f000 842a 	beq.w	4025a4 <_svfprintf_r+0xcc8>
  401d50:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401d52:	4613      	mov	r3, r2
  401d54:	460a      	mov	r2, r1
  401d56:	3204      	adds	r2, #4
  401d58:	880c      	ldrh	r4, [r1, #0]
  401d5a:	920f      	str	r2, [sp, #60]	; 0x3c
  401d5c:	2500      	movs	r5, #0
  401d5e:	e6b0      	b.n	401ac2 <_svfprintf_r+0x1e6>
  401d60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d62:	9311      	str	r3, [sp, #68]	; 0x44
  401d64:	6816      	ldr	r6, [r2, #0]
  401d66:	2400      	movs	r4, #0
  401d68:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401d6c:	1d15      	adds	r5, r2, #4
  401d6e:	2e00      	cmp	r6, #0
  401d70:	f000 86a7 	beq.w	402ac2 <_svfprintf_r+0x11e6>
  401d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401d76:	1c53      	adds	r3, r2, #1
  401d78:	f000 8609 	beq.w	40298e <_svfprintf_r+0x10b2>
  401d7c:	4621      	mov	r1, r4
  401d7e:	4630      	mov	r0, r6
  401d80:	f002 fbd6 	bl	404530 <memchr>
  401d84:	2800      	cmp	r0, #0
  401d86:	f000 86e1 	beq.w	402b4c <_svfprintf_r+0x1270>
  401d8a:	1b83      	subs	r3, r0, r6
  401d8c:	930e      	str	r3, [sp, #56]	; 0x38
  401d8e:	940a      	str	r4, [sp, #40]	; 0x28
  401d90:	950f      	str	r5, [sp, #60]	; 0x3c
  401d92:	f8cd b01c 	str.w	fp, [sp, #28]
  401d96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401d9a:	9308      	str	r3, [sp, #32]
  401d9c:	9412      	str	r4, [sp, #72]	; 0x48
  401d9e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401da2:	e6b3      	b.n	401b0c <_svfprintf_r+0x230>
  401da4:	f89a 3000 	ldrb.w	r3, [sl]
  401da8:	2201      	movs	r2, #1
  401daa:	212b      	movs	r1, #43	; 0x2b
  401dac:	e5ee      	b.n	40198c <_svfprintf_r+0xb0>
  401dae:	f04b 0b20 	orr.w	fp, fp, #32
  401db2:	f89a 3000 	ldrb.w	r3, [sl]
  401db6:	e5e9      	b.n	40198c <_svfprintf_r+0xb0>
  401db8:	9311      	str	r3, [sp, #68]	; 0x44
  401dba:	2a00      	cmp	r2, #0
  401dbc:	f040 8795 	bne.w	402cea <_svfprintf_r+0x140e>
  401dc0:	4b22      	ldr	r3, [pc, #136]	; (401e4c <_svfprintf_r+0x570>)
  401dc2:	9318      	str	r3, [sp, #96]	; 0x60
  401dc4:	f01b 0f20 	tst.w	fp, #32
  401dc8:	f040 8111 	bne.w	401fee <_svfprintf_r+0x712>
  401dcc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dce:	f01b 0f10 	tst.w	fp, #16
  401dd2:	4613      	mov	r3, r2
  401dd4:	f040 83e1 	bne.w	40259a <_svfprintf_r+0xcbe>
  401dd8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401ddc:	f000 83dd 	beq.w	40259a <_svfprintf_r+0xcbe>
  401de0:	3304      	adds	r3, #4
  401de2:	8814      	ldrh	r4, [r2, #0]
  401de4:	930f      	str	r3, [sp, #60]	; 0x3c
  401de6:	2500      	movs	r5, #0
  401de8:	f01b 0f01 	tst.w	fp, #1
  401dec:	f000 810c 	beq.w	402008 <_svfprintf_r+0x72c>
  401df0:	ea54 0305 	orrs.w	r3, r4, r5
  401df4:	f000 8108 	beq.w	402008 <_svfprintf_r+0x72c>
  401df8:	2330      	movs	r3, #48	; 0x30
  401dfa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401dfe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401e02:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401e06:	f04b 0b02 	orr.w	fp, fp, #2
  401e0a:	2302      	movs	r3, #2
  401e0c:	e659      	b.n	401ac2 <_svfprintf_r+0x1e6>
  401e0e:	f89a 3000 	ldrb.w	r3, [sl]
  401e12:	2900      	cmp	r1, #0
  401e14:	f47f adba 	bne.w	40198c <_svfprintf_r+0xb0>
  401e18:	2201      	movs	r2, #1
  401e1a:	2120      	movs	r1, #32
  401e1c:	e5b6      	b.n	40198c <_svfprintf_r+0xb0>
  401e1e:	f04b 0b01 	orr.w	fp, fp, #1
  401e22:	f89a 3000 	ldrb.w	r3, [sl]
  401e26:	e5b1      	b.n	40198c <_svfprintf_r+0xb0>
  401e28:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401e2a:	6823      	ldr	r3, [r4, #0]
  401e2c:	930d      	str	r3, [sp, #52]	; 0x34
  401e2e:	4618      	mov	r0, r3
  401e30:	2800      	cmp	r0, #0
  401e32:	4623      	mov	r3, r4
  401e34:	f103 0304 	add.w	r3, r3, #4
  401e38:	f6ff ae0a 	blt.w	401a50 <_svfprintf_r+0x174>
  401e3c:	930f      	str	r3, [sp, #60]	; 0x3c
  401e3e:	f89a 3000 	ldrb.w	r3, [sl]
  401e42:	e5a3      	b.n	40198c <_svfprintf_r+0xb0>
  401e44:	0040678c 	.word	0x0040678c
  401e48:	0040679c 	.word	0x0040679c
  401e4c:	0040676c 	.word	0x0040676c
  401e50:	f04b 0b10 	orr.w	fp, fp, #16
  401e54:	f01b 0f20 	tst.w	fp, #32
  401e58:	9311      	str	r3, [sp, #68]	; 0x44
  401e5a:	f43f ae23 	beq.w	401aa4 <_svfprintf_r+0x1c8>
  401e5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e60:	3507      	adds	r5, #7
  401e62:	f025 0307 	bic.w	r3, r5, #7
  401e66:	f103 0208 	add.w	r2, r3, #8
  401e6a:	e9d3 4500 	ldrd	r4, r5, [r3]
  401e6e:	920f      	str	r2, [sp, #60]	; 0x3c
  401e70:	2301      	movs	r3, #1
  401e72:	e626      	b.n	401ac2 <_svfprintf_r+0x1e6>
  401e74:	f89a 3000 	ldrb.w	r3, [sl]
  401e78:	2b2a      	cmp	r3, #42	; 0x2a
  401e7a:	f10a 0401 	add.w	r4, sl, #1
  401e7e:	f000 8727 	beq.w	402cd0 <_svfprintf_r+0x13f4>
  401e82:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e86:	2809      	cmp	r0, #9
  401e88:	46a2      	mov	sl, r4
  401e8a:	f200 86ad 	bhi.w	402be8 <_svfprintf_r+0x130c>
  401e8e:	2300      	movs	r3, #0
  401e90:	461c      	mov	r4, r3
  401e92:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401e96:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401e9a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401e9e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401ea2:	2809      	cmp	r0, #9
  401ea4:	d9f5      	bls.n	401e92 <_svfprintf_r+0x5b6>
  401ea6:	940a      	str	r4, [sp, #40]	; 0x28
  401ea8:	e572      	b.n	401990 <_svfprintf_r+0xb4>
  401eaa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  401eae:	f89a 3000 	ldrb.w	r3, [sl]
  401eb2:	e56b      	b.n	40198c <_svfprintf_r+0xb0>
  401eb4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401eb8:	f89a 3000 	ldrb.w	r3, [sl]
  401ebc:	e566      	b.n	40198c <_svfprintf_r+0xb0>
  401ebe:	f89a 3000 	ldrb.w	r3, [sl]
  401ec2:	2b6c      	cmp	r3, #108	; 0x6c
  401ec4:	bf03      	ittte	eq
  401ec6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401eca:	f04b 0b20 	orreq.w	fp, fp, #32
  401ece:	f10a 0a01 	addeq.w	sl, sl, #1
  401ed2:	f04b 0b10 	orrne.w	fp, fp, #16
  401ed6:	e559      	b.n	40198c <_svfprintf_r+0xb0>
  401ed8:	2a00      	cmp	r2, #0
  401eda:	f040 8711 	bne.w	402d00 <_svfprintf_r+0x1424>
  401ede:	f01b 0f20 	tst.w	fp, #32
  401ee2:	f040 84f9 	bne.w	4028d8 <_svfprintf_r+0xffc>
  401ee6:	f01b 0f10 	tst.w	fp, #16
  401eea:	f040 84ac 	bne.w	402846 <_svfprintf_r+0xf6a>
  401eee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401ef2:	f000 84a8 	beq.w	402846 <_svfprintf_r+0xf6a>
  401ef6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ef8:	6813      	ldr	r3, [r2, #0]
  401efa:	3204      	adds	r2, #4
  401efc:	920f      	str	r2, [sp, #60]	; 0x3c
  401efe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401f02:	801a      	strh	r2, [r3, #0]
  401f04:	e511      	b.n	40192a <_svfprintf_r+0x4e>
  401f06:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401f08:	4bb3      	ldr	r3, [pc, #716]	; (4021d8 <_svfprintf_r+0x8fc>)
  401f0a:	680c      	ldr	r4, [r1, #0]
  401f0c:	9318      	str	r3, [sp, #96]	; 0x60
  401f0e:	2230      	movs	r2, #48	; 0x30
  401f10:	2378      	movs	r3, #120	; 0x78
  401f12:	3104      	adds	r1, #4
  401f14:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401f18:	9311      	str	r3, [sp, #68]	; 0x44
  401f1a:	f04b 0b02 	orr.w	fp, fp, #2
  401f1e:	910f      	str	r1, [sp, #60]	; 0x3c
  401f20:	2500      	movs	r5, #0
  401f22:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401f26:	2302      	movs	r3, #2
  401f28:	e5cb      	b.n	401ac2 <_svfprintf_r+0x1e6>
  401f2a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401f2c:	9311      	str	r3, [sp, #68]	; 0x44
  401f2e:	680a      	ldr	r2, [r1, #0]
  401f30:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401f34:	2300      	movs	r3, #0
  401f36:	460a      	mov	r2, r1
  401f38:	461f      	mov	r7, r3
  401f3a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401f3e:	3204      	adds	r2, #4
  401f40:	2301      	movs	r3, #1
  401f42:	9308      	str	r3, [sp, #32]
  401f44:	f8cd b01c 	str.w	fp, [sp, #28]
  401f48:	970a      	str	r7, [sp, #40]	; 0x28
  401f4a:	9712      	str	r7, [sp, #72]	; 0x48
  401f4c:	920f      	str	r2, [sp, #60]	; 0x3c
  401f4e:	930e      	str	r3, [sp, #56]	; 0x38
  401f50:	ae28      	add	r6, sp, #160	; 0xa0
  401f52:	e5df      	b.n	401b14 <_svfprintf_r+0x238>
  401f54:	9311      	str	r3, [sp, #68]	; 0x44
  401f56:	2a00      	cmp	r2, #0
  401f58:	f040 86ea 	bne.w	402d30 <_svfprintf_r+0x1454>
  401f5c:	f01b 0f20 	tst.w	fp, #32
  401f60:	d15d      	bne.n	40201e <_svfprintf_r+0x742>
  401f62:	f01b 0f10 	tst.w	fp, #16
  401f66:	f040 8308 	bne.w	40257a <_svfprintf_r+0xc9e>
  401f6a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f6e:	f000 8304 	beq.w	40257a <_svfprintf_r+0xc9e>
  401f72:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401f74:	f9b1 4000 	ldrsh.w	r4, [r1]
  401f78:	3104      	adds	r1, #4
  401f7a:	17e5      	asrs	r5, r4, #31
  401f7c:	4622      	mov	r2, r4
  401f7e:	462b      	mov	r3, r5
  401f80:	910f      	str	r1, [sp, #60]	; 0x3c
  401f82:	2a00      	cmp	r2, #0
  401f84:	f173 0300 	sbcs.w	r3, r3, #0
  401f88:	db58      	blt.n	40203c <_svfprintf_r+0x760>
  401f8a:	990a      	ldr	r1, [sp, #40]	; 0x28
  401f8c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f90:	1c4a      	adds	r2, r1, #1
  401f92:	f04f 0301 	mov.w	r3, #1
  401f96:	f47f ad9b 	bne.w	401ad0 <_svfprintf_r+0x1f4>
  401f9a:	ea54 0205 	orrs.w	r2, r4, r5
  401f9e:	f000 81df 	beq.w	402360 <_svfprintf_r+0xa84>
  401fa2:	f8cd b01c 	str.w	fp, [sp, #28]
  401fa6:	2b01      	cmp	r3, #1
  401fa8:	f000 827b 	beq.w	4024a2 <_svfprintf_r+0xbc6>
  401fac:	2b02      	cmp	r3, #2
  401fae:	f040 8206 	bne.w	4023be <_svfprintf_r+0xae2>
  401fb2:	9818      	ldr	r0, [sp, #96]	; 0x60
  401fb4:	464e      	mov	r6, r9
  401fb6:	0923      	lsrs	r3, r4, #4
  401fb8:	f004 010f 	and.w	r1, r4, #15
  401fbc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401fc0:	092a      	lsrs	r2, r5, #4
  401fc2:	461c      	mov	r4, r3
  401fc4:	4615      	mov	r5, r2
  401fc6:	5c43      	ldrb	r3, [r0, r1]
  401fc8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401fcc:	ea54 0305 	orrs.w	r3, r4, r5
  401fd0:	d1f1      	bne.n	401fb6 <_svfprintf_r+0x6da>
  401fd2:	eba9 0306 	sub.w	r3, r9, r6
  401fd6:	930e      	str	r3, [sp, #56]	; 0x38
  401fd8:	e590      	b.n	401afc <_svfprintf_r+0x220>
  401fda:	9311      	str	r3, [sp, #68]	; 0x44
  401fdc:	2a00      	cmp	r2, #0
  401fde:	f040 86a3 	bne.w	402d28 <_svfprintf_r+0x144c>
  401fe2:	4b7e      	ldr	r3, [pc, #504]	; (4021dc <_svfprintf_r+0x900>)
  401fe4:	9318      	str	r3, [sp, #96]	; 0x60
  401fe6:	f01b 0f20 	tst.w	fp, #32
  401fea:	f43f aeef 	beq.w	401dcc <_svfprintf_r+0x4f0>
  401fee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ff0:	3507      	adds	r5, #7
  401ff2:	f025 0307 	bic.w	r3, r5, #7
  401ff6:	f103 0208 	add.w	r2, r3, #8
  401ffa:	f01b 0f01 	tst.w	fp, #1
  401ffe:	920f      	str	r2, [sp, #60]	; 0x3c
  402000:	e9d3 4500 	ldrd	r4, r5, [r3]
  402004:	f47f aef4 	bne.w	401df0 <_svfprintf_r+0x514>
  402008:	2302      	movs	r3, #2
  40200a:	e55a      	b.n	401ac2 <_svfprintf_r+0x1e6>
  40200c:	9311      	str	r3, [sp, #68]	; 0x44
  40200e:	2a00      	cmp	r2, #0
  402010:	f040 8686 	bne.w	402d20 <_svfprintf_r+0x1444>
  402014:	f04b 0b10 	orr.w	fp, fp, #16
  402018:	f01b 0f20 	tst.w	fp, #32
  40201c:	d0a1      	beq.n	401f62 <_svfprintf_r+0x686>
  40201e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402020:	3507      	adds	r5, #7
  402022:	f025 0507 	bic.w	r5, r5, #7
  402026:	e9d5 2300 	ldrd	r2, r3, [r5]
  40202a:	2a00      	cmp	r2, #0
  40202c:	f105 0108 	add.w	r1, r5, #8
  402030:	461d      	mov	r5, r3
  402032:	f173 0300 	sbcs.w	r3, r3, #0
  402036:	910f      	str	r1, [sp, #60]	; 0x3c
  402038:	4614      	mov	r4, r2
  40203a:	daa6      	bge.n	401f8a <_svfprintf_r+0x6ae>
  40203c:	272d      	movs	r7, #45	; 0x2d
  40203e:	4264      	negs	r4, r4
  402040:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402044:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402048:	2301      	movs	r3, #1
  40204a:	e53d      	b.n	401ac8 <_svfprintf_r+0x1ec>
  40204c:	9311      	str	r3, [sp, #68]	; 0x44
  40204e:	2a00      	cmp	r2, #0
  402050:	f040 8662 	bne.w	402d18 <_svfprintf_r+0x143c>
  402054:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402056:	3507      	adds	r5, #7
  402058:	f025 0307 	bic.w	r3, r5, #7
  40205c:	f103 0208 	add.w	r2, r3, #8
  402060:	920f      	str	r2, [sp, #60]	; 0x3c
  402062:	681a      	ldr	r2, [r3, #0]
  402064:	9215      	str	r2, [sp, #84]	; 0x54
  402066:	685b      	ldr	r3, [r3, #4]
  402068:	9314      	str	r3, [sp, #80]	; 0x50
  40206a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40206c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40206e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402072:	4628      	mov	r0, r5
  402074:	4621      	mov	r1, r4
  402076:	f04f 32ff 	mov.w	r2, #4294967295
  40207a:	4b59      	ldr	r3, [pc, #356]	; (4021e0 <_svfprintf_r+0x904>)
  40207c:	f003 fdd4 	bl	405c28 <__aeabi_dcmpun>
  402080:	2800      	cmp	r0, #0
  402082:	f040 834a 	bne.w	40271a <_svfprintf_r+0xe3e>
  402086:	4628      	mov	r0, r5
  402088:	4621      	mov	r1, r4
  40208a:	f04f 32ff 	mov.w	r2, #4294967295
  40208e:	4b54      	ldr	r3, [pc, #336]	; (4021e0 <_svfprintf_r+0x904>)
  402090:	f003 fdac 	bl	405bec <__aeabi_dcmple>
  402094:	2800      	cmp	r0, #0
  402096:	f040 8340 	bne.w	40271a <_svfprintf_r+0xe3e>
  40209a:	a815      	add	r0, sp, #84	; 0x54
  40209c:	c80d      	ldmia	r0, {r0, r2, r3}
  40209e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4020a0:	f003 fd9a 	bl	405bd8 <__aeabi_dcmplt>
  4020a4:	2800      	cmp	r0, #0
  4020a6:	f040 8530 	bne.w	402b0a <_svfprintf_r+0x122e>
  4020aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4020ae:	4e4d      	ldr	r6, [pc, #308]	; (4021e4 <_svfprintf_r+0x908>)
  4020b0:	4b4d      	ldr	r3, [pc, #308]	; (4021e8 <_svfprintf_r+0x90c>)
  4020b2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4020b6:	9007      	str	r0, [sp, #28]
  4020b8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4020ba:	2203      	movs	r2, #3
  4020bc:	2100      	movs	r1, #0
  4020be:	9208      	str	r2, [sp, #32]
  4020c0:	910a      	str	r1, [sp, #40]	; 0x28
  4020c2:	2847      	cmp	r0, #71	; 0x47
  4020c4:	bfd8      	it	le
  4020c6:	461e      	movle	r6, r3
  4020c8:	920e      	str	r2, [sp, #56]	; 0x38
  4020ca:	9112      	str	r1, [sp, #72]	; 0x48
  4020cc:	e51e      	b.n	401b0c <_svfprintf_r+0x230>
  4020ce:	f04b 0b08 	orr.w	fp, fp, #8
  4020d2:	f89a 3000 	ldrb.w	r3, [sl]
  4020d6:	e459      	b.n	40198c <_svfprintf_r+0xb0>
  4020d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4020dc:	2300      	movs	r3, #0
  4020de:	461c      	mov	r4, r3
  4020e0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4020e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4020e8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4020ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4020f0:	2809      	cmp	r0, #9
  4020f2:	d9f5      	bls.n	4020e0 <_svfprintf_r+0x804>
  4020f4:	940d      	str	r4, [sp, #52]	; 0x34
  4020f6:	e44b      	b.n	401990 <_svfprintf_r+0xb4>
  4020f8:	f04b 0b10 	orr.w	fp, fp, #16
  4020fc:	9311      	str	r3, [sp, #68]	; 0x44
  4020fe:	f01b 0320 	ands.w	r3, fp, #32
  402102:	f43f ae1d 	beq.w	401d40 <_svfprintf_r+0x464>
  402106:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402108:	3507      	adds	r5, #7
  40210a:	f025 0307 	bic.w	r3, r5, #7
  40210e:	f103 0208 	add.w	r2, r3, #8
  402112:	e9d3 4500 	ldrd	r4, r5, [r3]
  402116:	920f      	str	r2, [sp, #60]	; 0x3c
  402118:	2300      	movs	r3, #0
  40211a:	e4d2      	b.n	401ac2 <_svfprintf_r+0x1e6>
  40211c:	9311      	str	r3, [sp, #68]	; 0x44
  40211e:	2a00      	cmp	r2, #0
  402120:	f040 85e7 	bne.w	402cf2 <_svfprintf_r+0x1416>
  402124:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402126:	2a00      	cmp	r2, #0
  402128:	f43f aca3 	beq.w	401a72 <_svfprintf_r+0x196>
  40212c:	2300      	movs	r3, #0
  40212e:	2101      	movs	r1, #1
  402130:	461f      	mov	r7, r3
  402132:	9108      	str	r1, [sp, #32]
  402134:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402138:	f8cd b01c 	str.w	fp, [sp, #28]
  40213c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402140:	930a      	str	r3, [sp, #40]	; 0x28
  402142:	9312      	str	r3, [sp, #72]	; 0x48
  402144:	910e      	str	r1, [sp, #56]	; 0x38
  402146:	ae28      	add	r6, sp, #160	; 0xa0
  402148:	e4e4      	b.n	401b14 <_svfprintf_r+0x238>
  40214a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40214c:	e534      	b.n	401bb8 <_svfprintf_r+0x2dc>
  40214e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402150:	2b65      	cmp	r3, #101	; 0x65
  402152:	f340 80a7 	ble.w	4022a4 <_svfprintf_r+0x9c8>
  402156:	a815      	add	r0, sp, #84	; 0x54
  402158:	c80d      	ldmia	r0, {r0, r2, r3}
  40215a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40215c:	f003 fd32 	bl	405bc4 <__aeabi_dcmpeq>
  402160:	2800      	cmp	r0, #0
  402162:	f000 8150 	beq.w	402406 <_svfprintf_r+0xb2a>
  402166:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402168:	4a20      	ldr	r2, [pc, #128]	; (4021ec <_svfprintf_r+0x910>)
  40216a:	f8c8 2000 	str.w	r2, [r8]
  40216e:	3301      	adds	r3, #1
  402170:	3401      	adds	r4, #1
  402172:	2201      	movs	r2, #1
  402174:	2b07      	cmp	r3, #7
  402176:	9427      	str	r4, [sp, #156]	; 0x9c
  402178:	9326      	str	r3, [sp, #152]	; 0x98
  40217a:	f8c8 2004 	str.w	r2, [r8, #4]
  40217e:	f300 836a 	bgt.w	402856 <_svfprintf_r+0xf7a>
  402182:	f108 0808 	add.w	r8, r8, #8
  402186:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402188:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40218a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40218c:	4293      	cmp	r3, r2
  40218e:	db03      	blt.n	402198 <_svfprintf_r+0x8bc>
  402190:	9b07      	ldr	r3, [sp, #28]
  402192:	07dd      	lsls	r5, r3, #31
  402194:	f57f ad82 	bpl.w	401c9c <_svfprintf_r+0x3c0>
  402198:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40219a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40219c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40219e:	f8c8 2000 	str.w	r2, [r8]
  4021a2:	3301      	adds	r3, #1
  4021a4:	440c      	add	r4, r1
  4021a6:	2b07      	cmp	r3, #7
  4021a8:	f8c8 1004 	str.w	r1, [r8, #4]
  4021ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4021ae:	9326      	str	r3, [sp, #152]	; 0x98
  4021b0:	f300 839e 	bgt.w	4028f0 <_svfprintf_r+0x1014>
  4021b4:	f108 0808 	add.w	r8, r8, #8
  4021b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4021ba:	1e5e      	subs	r6, r3, #1
  4021bc:	2e00      	cmp	r6, #0
  4021be:	f77f ad6d 	ble.w	401c9c <_svfprintf_r+0x3c0>
  4021c2:	2e10      	cmp	r6, #16
  4021c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021c6:	4d0a      	ldr	r5, [pc, #40]	; (4021f0 <_svfprintf_r+0x914>)
  4021c8:	f340 81f5 	ble.w	4025b6 <_svfprintf_r+0xcda>
  4021cc:	4622      	mov	r2, r4
  4021ce:	2710      	movs	r7, #16
  4021d0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4021d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4021d6:	e013      	b.n	402200 <_svfprintf_r+0x924>
  4021d8:	0040676c 	.word	0x0040676c
  4021dc:	00406758 	.word	0x00406758
  4021e0:	7fefffff 	.word	0x7fefffff
  4021e4:	0040674c 	.word	0x0040674c
  4021e8:	00406748 	.word	0x00406748
  4021ec:	00406788 	.word	0x00406788
  4021f0:	0040679c 	.word	0x0040679c
  4021f4:	f108 0808 	add.w	r8, r8, #8
  4021f8:	3e10      	subs	r6, #16
  4021fa:	2e10      	cmp	r6, #16
  4021fc:	f340 81da 	ble.w	4025b4 <_svfprintf_r+0xcd8>
  402200:	3301      	adds	r3, #1
  402202:	3210      	adds	r2, #16
  402204:	2b07      	cmp	r3, #7
  402206:	9227      	str	r2, [sp, #156]	; 0x9c
  402208:	9326      	str	r3, [sp, #152]	; 0x98
  40220a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40220e:	ddf1      	ble.n	4021f4 <_svfprintf_r+0x918>
  402210:	aa25      	add	r2, sp, #148	; 0x94
  402212:	4621      	mov	r1, r4
  402214:	4658      	mov	r0, fp
  402216:	f002 ff97 	bl	405148 <__ssprint_r>
  40221a:	2800      	cmp	r0, #0
  40221c:	f47f ac30 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402220:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402222:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402224:	46c8      	mov	r8, r9
  402226:	e7e7      	b.n	4021f8 <_svfprintf_r+0x91c>
  402228:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40222a:	9a08      	ldr	r2, [sp, #32]
  40222c:	1a9f      	subs	r7, r3, r2
  40222e:	2f00      	cmp	r7, #0
  402230:	f77f ace5 	ble.w	401bfe <_svfprintf_r+0x322>
  402234:	2f10      	cmp	r7, #16
  402236:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402238:	4db6      	ldr	r5, [pc, #728]	; (402514 <_svfprintf_r+0xc38>)
  40223a:	dd27      	ble.n	40228c <_svfprintf_r+0x9b0>
  40223c:	4642      	mov	r2, r8
  40223e:	4621      	mov	r1, r4
  402240:	46b0      	mov	r8, r6
  402242:	f04f 0b10 	mov.w	fp, #16
  402246:	462e      	mov	r6, r5
  402248:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40224a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40224c:	e004      	b.n	402258 <_svfprintf_r+0x97c>
  40224e:	3f10      	subs	r7, #16
  402250:	2f10      	cmp	r7, #16
  402252:	f102 0208 	add.w	r2, r2, #8
  402256:	dd15      	ble.n	402284 <_svfprintf_r+0x9a8>
  402258:	3301      	adds	r3, #1
  40225a:	3110      	adds	r1, #16
  40225c:	2b07      	cmp	r3, #7
  40225e:	9127      	str	r1, [sp, #156]	; 0x9c
  402260:	9326      	str	r3, [sp, #152]	; 0x98
  402262:	e882 0840 	stmia.w	r2, {r6, fp}
  402266:	ddf2      	ble.n	40224e <_svfprintf_r+0x972>
  402268:	aa25      	add	r2, sp, #148	; 0x94
  40226a:	4629      	mov	r1, r5
  40226c:	4620      	mov	r0, r4
  40226e:	f002 ff6b 	bl	405148 <__ssprint_r>
  402272:	2800      	cmp	r0, #0
  402274:	f47f ac04 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402278:	3f10      	subs	r7, #16
  40227a:	2f10      	cmp	r7, #16
  40227c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40227e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402280:	464a      	mov	r2, r9
  402282:	dce9      	bgt.n	402258 <_svfprintf_r+0x97c>
  402284:	4635      	mov	r5, r6
  402286:	460c      	mov	r4, r1
  402288:	4646      	mov	r6, r8
  40228a:	4690      	mov	r8, r2
  40228c:	3301      	adds	r3, #1
  40228e:	443c      	add	r4, r7
  402290:	2b07      	cmp	r3, #7
  402292:	9427      	str	r4, [sp, #156]	; 0x9c
  402294:	9326      	str	r3, [sp, #152]	; 0x98
  402296:	e888 00a0 	stmia.w	r8, {r5, r7}
  40229a:	f300 8232 	bgt.w	402702 <_svfprintf_r+0xe26>
  40229e:	f108 0808 	add.w	r8, r8, #8
  4022a2:	e4ac      	b.n	401bfe <_svfprintf_r+0x322>
  4022a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4022a6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4022a8:	2b01      	cmp	r3, #1
  4022aa:	f340 81fe 	ble.w	4026aa <_svfprintf_r+0xdce>
  4022ae:	3701      	adds	r7, #1
  4022b0:	3401      	adds	r4, #1
  4022b2:	2301      	movs	r3, #1
  4022b4:	2f07      	cmp	r7, #7
  4022b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4022b8:	9726      	str	r7, [sp, #152]	; 0x98
  4022ba:	f8c8 6000 	str.w	r6, [r8]
  4022be:	f8c8 3004 	str.w	r3, [r8, #4]
  4022c2:	f300 8203 	bgt.w	4026cc <_svfprintf_r+0xdf0>
  4022c6:	f108 0808 	add.w	r8, r8, #8
  4022ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4022cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4022ce:	f8c8 3000 	str.w	r3, [r8]
  4022d2:	3701      	adds	r7, #1
  4022d4:	4414      	add	r4, r2
  4022d6:	2f07      	cmp	r7, #7
  4022d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4022da:	9726      	str	r7, [sp, #152]	; 0x98
  4022dc:	f8c8 2004 	str.w	r2, [r8, #4]
  4022e0:	f300 8200 	bgt.w	4026e4 <_svfprintf_r+0xe08>
  4022e4:	f108 0808 	add.w	r8, r8, #8
  4022e8:	a815      	add	r0, sp, #84	; 0x54
  4022ea:	c80d      	ldmia	r0, {r0, r2, r3}
  4022ec:	9914      	ldr	r1, [sp, #80]	; 0x50
  4022ee:	f003 fc69 	bl	405bc4 <__aeabi_dcmpeq>
  4022f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4022f4:	2800      	cmp	r0, #0
  4022f6:	f040 8101 	bne.w	4024fc <_svfprintf_r+0xc20>
  4022fa:	3b01      	subs	r3, #1
  4022fc:	3701      	adds	r7, #1
  4022fe:	3601      	adds	r6, #1
  402300:	441c      	add	r4, r3
  402302:	2f07      	cmp	r7, #7
  402304:	9726      	str	r7, [sp, #152]	; 0x98
  402306:	9427      	str	r4, [sp, #156]	; 0x9c
  402308:	f8c8 6000 	str.w	r6, [r8]
  40230c:	f8c8 3004 	str.w	r3, [r8, #4]
  402310:	f300 8127 	bgt.w	402562 <_svfprintf_r+0xc86>
  402314:	f108 0808 	add.w	r8, r8, #8
  402318:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40231a:	f8c8 2004 	str.w	r2, [r8, #4]
  40231e:	3701      	adds	r7, #1
  402320:	4414      	add	r4, r2
  402322:	ab21      	add	r3, sp, #132	; 0x84
  402324:	2f07      	cmp	r7, #7
  402326:	9427      	str	r4, [sp, #156]	; 0x9c
  402328:	9726      	str	r7, [sp, #152]	; 0x98
  40232a:	f8c8 3000 	str.w	r3, [r8]
  40232e:	f77f acb3 	ble.w	401c98 <_svfprintf_r+0x3bc>
  402332:	aa25      	add	r2, sp, #148	; 0x94
  402334:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402336:	980c      	ldr	r0, [sp, #48]	; 0x30
  402338:	f002 ff06 	bl	405148 <__ssprint_r>
  40233c:	2800      	cmp	r0, #0
  40233e:	f47f ab9f 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402342:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402344:	46c8      	mov	r8, r9
  402346:	e4a9      	b.n	401c9c <_svfprintf_r+0x3c0>
  402348:	aa25      	add	r2, sp, #148	; 0x94
  40234a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40234c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40234e:	f002 fefb 	bl	405148 <__ssprint_r>
  402352:	2800      	cmp	r0, #0
  402354:	f43f aceb 	beq.w	401d2e <_svfprintf_r+0x452>
  402358:	f7ff bb92 	b.w	401a80 <_svfprintf_r+0x1a4>
  40235c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402360:	2b01      	cmp	r3, #1
  402362:	f000 8134 	beq.w	4025ce <_svfprintf_r+0xcf2>
  402366:	2b02      	cmp	r3, #2
  402368:	d125      	bne.n	4023b6 <_svfprintf_r+0xada>
  40236a:	f8cd b01c 	str.w	fp, [sp, #28]
  40236e:	2400      	movs	r4, #0
  402370:	2500      	movs	r5, #0
  402372:	e61e      	b.n	401fb2 <_svfprintf_r+0x6d6>
  402374:	aa25      	add	r2, sp, #148	; 0x94
  402376:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402378:	980c      	ldr	r0, [sp, #48]	; 0x30
  40237a:	f002 fee5 	bl	405148 <__ssprint_r>
  40237e:	2800      	cmp	r0, #0
  402380:	f47f ab7e 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402384:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402386:	46c8      	mov	r8, r9
  402388:	e475      	b.n	401c76 <_svfprintf_r+0x39a>
  40238a:	aa25      	add	r2, sp, #148	; 0x94
  40238c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40238e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402390:	f002 feda 	bl	405148 <__ssprint_r>
  402394:	2800      	cmp	r0, #0
  402396:	f47f ab73 	bne.w	401a80 <_svfprintf_r+0x1a4>
  40239a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40239c:	46c8      	mov	r8, r9
  40239e:	e41b      	b.n	401bd8 <_svfprintf_r+0x2fc>
  4023a0:	aa25      	add	r2, sp, #148	; 0x94
  4023a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023a6:	f002 fecf 	bl	405148 <__ssprint_r>
  4023aa:	2800      	cmp	r0, #0
  4023ac:	f47f ab68 	bne.w	401a80 <_svfprintf_r+0x1a4>
  4023b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023b2:	46c8      	mov	r8, r9
  4023b4:	e420      	b.n	401bf8 <_svfprintf_r+0x31c>
  4023b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4023ba:	2400      	movs	r4, #0
  4023bc:	2500      	movs	r5, #0
  4023be:	4649      	mov	r1, r9
  4023c0:	e000      	b.n	4023c4 <_svfprintf_r+0xae8>
  4023c2:	4631      	mov	r1, r6
  4023c4:	08e2      	lsrs	r2, r4, #3
  4023c6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4023ca:	08e8      	lsrs	r0, r5, #3
  4023cc:	f004 0307 	and.w	r3, r4, #7
  4023d0:	4605      	mov	r5, r0
  4023d2:	4614      	mov	r4, r2
  4023d4:	3330      	adds	r3, #48	; 0x30
  4023d6:	ea54 0205 	orrs.w	r2, r4, r5
  4023da:	f801 3c01 	strb.w	r3, [r1, #-1]
  4023de:	f101 36ff 	add.w	r6, r1, #4294967295
  4023e2:	d1ee      	bne.n	4023c2 <_svfprintf_r+0xae6>
  4023e4:	9a07      	ldr	r2, [sp, #28]
  4023e6:	07d2      	lsls	r2, r2, #31
  4023e8:	f57f adf3 	bpl.w	401fd2 <_svfprintf_r+0x6f6>
  4023ec:	2b30      	cmp	r3, #48	; 0x30
  4023ee:	f43f adf0 	beq.w	401fd2 <_svfprintf_r+0x6f6>
  4023f2:	3902      	subs	r1, #2
  4023f4:	2330      	movs	r3, #48	; 0x30
  4023f6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4023fa:	eba9 0301 	sub.w	r3, r9, r1
  4023fe:	930e      	str	r3, [sp, #56]	; 0x38
  402400:	460e      	mov	r6, r1
  402402:	f7ff bb7b 	b.w	401afc <_svfprintf_r+0x220>
  402406:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402408:	2900      	cmp	r1, #0
  40240a:	f340 822e 	ble.w	40286a <_svfprintf_r+0xf8e>
  40240e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402410:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402412:	4293      	cmp	r3, r2
  402414:	bfa8      	it	ge
  402416:	4613      	movge	r3, r2
  402418:	2b00      	cmp	r3, #0
  40241a:	461f      	mov	r7, r3
  40241c:	dd0d      	ble.n	40243a <_svfprintf_r+0xb5e>
  40241e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402420:	f8c8 6000 	str.w	r6, [r8]
  402424:	3301      	adds	r3, #1
  402426:	443c      	add	r4, r7
  402428:	2b07      	cmp	r3, #7
  40242a:	9427      	str	r4, [sp, #156]	; 0x9c
  40242c:	f8c8 7004 	str.w	r7, [r8, #4]
  402430:	9326      	str	r3, [sp, #152]	; 0x98
  402432:	f300 831f 	bgt.w	402a74 <_svfprintf_r+0x1198>
  402436:	f108 0808 	add.w	r8, r8, #8
  40243a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40243c:	2f00      	cmp	r7, #0
  40243e:	bfa8      	it	ge
  402440:	1bdb      	subge	r3, r3, r7
  402442:	2b00      	cmp	r3, #0
  402444:	461f      	mov	r7, r3
  402446:	f340 80d6 	ble.w	4025f6 <_svfprintf_r+0xd1a>
  40244a:	2f10      	cmp	r7, #16
  40244c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40244e:	4d31      	ldr	r5, [pc, #196]	; (402514 <_svfprintf_r+0xc38>)
  402450:	f340 81ed 	ble.w	40282e <_svfprintf_r+0xf52>
  402454:	4642      	mov	r2, r8
  402456:	4621      	mov	r1, r4
  402458:	46b0      	mov	r8, r6
  40245a:	f04f 0b10 	mov.w	fp, #16
  40245e:	462e      	mov	r6, r5
  402460:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402462:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402464:	e004      	b.n	402470 <_svfprintf_r+0xb94>
  402466:	3208      	adds	r2, #8
  402468:	3f10      	subs	r7, #16
  40246a:	2f10      	cmp	r7, #16
  40246c:	f340 81db 	ble.w	402826 <_svfprintf_r+0xf4a>
  402470:	3301      	adds	r3, #1
  402472:	3110      	adds	r1, #16
  402474:	2b07      	cmp	r3, #7
  402476:	9127      	str	r1, [sp, #156]	; 0x9c
  402478:	9326      	str	r3, [sp, #152]	; 0x98
  40247a:	e882 0840 	stmia.w	r2, {r6, fp}
  40247e:	ddf2      	ble.n	402466 <_svfprintf_r+0xb8a>
  402480:	aa25      	add	r2, sp, #148	; 0x94
  402482:	4629      	mov	r1, r5
  402484:	4620      	mov	r0, r4
  402486:	f002 fe5f 	bl	405148 <__ssprint_r>
  40248a:	2800      	cmp	r0, #0
  40248c:	f47f aaf8 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402490:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402492:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402494:	464a      	mov	r2, r9
  402496:	e7e7      	b.n	402468 <_svfprintf_r+0xb8c>
  402498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40249a:	930e      	str	r3, [sp, #56]	; 0x38
  40249c:	464e      	mov	r6, r9
  40249e:	f7ff bb2d 	b.w	401afc <_svfprintf_r+0x220>
  4024a2:	2d00      	cmp	r5, #0
  4024a4:	bf08      	it	eq
  4024a6:	2c0a      	cmpeq	r4, #10
  4024a8:	f0c0 808f 	bcc.w	4025ca <_svfprintf_r+0xcee>
  4024ac:	464e      	mov	r6, r9
  4024ae:	4620      	mov	r0, r4
  4024b0:	4629      	mov	r1, r5
  4024b2:	220a      	movs	r2, #10
  4024b4:	2300      	movs	r3, #0
  4024b6:	f003 fbf5 	bl	405ca4 <__aeabi_uldivmod>
  4024ba:	3230      	adds	r2, #48	; 0x30
  4024bc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4024c0:	4620      	mov	r0, r4
  4024c2:	4629      	mov	r1, r5
  4024c4:	2300      	movs	r3, #0
  4024c6:	220a      	movs	r2, #10
  4024c8:	f003 fbec 	bl	405ca4 <__aeabi_uldivmod>
  4024cc:	4604      	mov	r4, r0
  4024ce:	460d      	mov	r5, r1
  4024d0:	ea54 0305 	orrs.w	r3, r4, r5
  4024d4:	d1eb      	bne.n	4024ae <_svfprintf_r+0xbd2>
  4024d6:	eba9 0306 	sub.w	r3, r9, r6
  4024da:	930e      	str	r3, [sp, #56]	; 0x38
  4024dc:	f7ff bb0e 	b.w	401afc <_svfprintf_r+0x220>
  4024e0:	aa25      	add	r2, sp, #148	; 0x94
  4024e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024e6:	f002 fe2f 	bl	405148 <__ssprint_r>
  4024ea:	2800      	cmp	r0, #0
  4024ec:	f47f aac8 	bne.w	401a80 <_svfprintf_r+0x1a4>
  4024f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024f6:	46c8      	mov	r8, r9
  4024f8:	f7ff bb5e 	b.w	401bb8 <_svfprintf_r+0x2dc>
  4024fc:	1e5e      	subs	r6, r3, #1
  4024fe:	2e00      	cmp	r6, #0
  402500:	f77f af0a 	ble.w	402318 <_svfprintf_r+0xa3c>
  402504:	2e10      	cmp	r6, #16
  402506:	4d03      	ldr	r5, [pc, #12]	; (402514 <_svfprintf_r+0xc38>)
  402508:	dd22      	ble.n	402550 <_svfprintf_r+0xc74>
  40250a:	4622      	mov	r2, r4
  40250c:	f04f 0b10 	mov.w	fp, #16
  402510:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402512:	e006      	b.n	402522 <_svfprintf_r+0xc46>
  402514:	0040679c 	.word	0x0040679c
  402518:	3e10      	subs	r6, #16
  40251a:	2e10      	cmp	r6, #16
  40251c:	f108 0808 	add.w	r8, r8, #8
  402520:	dd15      	ble.n	40254e <_svfprintf_r+0xc72>
  402522:	3701      	adds	r7, #1
  402524:	3210      	adds	r2, #16
  402526:	2f07      	cmp	r7, #7
  402528:	9227      	str	r2, [sp, #156]	; 0x9c
  40252a:	9726      	str	r7, [sp, #152]	; 0x98
  40252c:	e888 0820 	stmia.w	r8, {r5, fp}
  402530:	ddf2      	ble.n	402518 <_svfprintf_r+0xc3c>
  402532:	aa25      	add	r2, sp, #148	; 0x94
  402534:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402536:	4620      	mov	r0, r4
  402538:	f002 fe06 	bl	405148 <__ssprint_r>
  40253c:	2800      	cmp	r0, #0
  40253e:	f47f aa9f 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402542:	3e10      	subs	r6, #16
  402544:	2e10      	cmp	r6, #16
  402546:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402548:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40254a:	46c8      	mov	r8, r9
  40254c:	dce9      	bgt.n	402522 <_svfprintf_r+0xc46>
  40254e:	4614      	mov	r4, r2
  402550:	3701      	adds	r7, #1
  402552:	4434      	add	r4, r6
  402554:	2f07      	cmp	r7, #7
  402556:	9427      	str	r4, [sp, #156]	; 0x9c
  402558:	9726      	str	r7, [sp, #152]	; 0x98
  40255a:	e888 0060 	stmia.w	r8, {r5, r6}
  40255e:	f77f aed9 	ble.w	402314 <_svfprintf_r+0xa38>
  402562:	aa25      	add	r2, sp, #148	; 0x94
  402564:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402566:	980c      	ldr	r0, [sp, #48]	; 0x30
  402568:	f002 fdee 	bl	405148 <__ssprint_r>
  40256c:	2800      	cmp	r0, #0
  40256e:	f47f aa87 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402572:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402574:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402576:	46c8      	mov	r8, r9
  402578:	e6ce      	b.n	402318 <_svfprintf_r+0xa3c>
  40257a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40257c:	6814      	ldr	r4, [r2, #0]
  40257e:	4613      	mov	r3, r2
  402580:	3304      	adds	r3, #4
  402582:	17e5      	asrs	r5, r4, #31
  402584:	930f      	str	r3, [sp, #60]	; 0x3c
  402586:	4622      	mov	r2, r4
  402588:	462b      	mov	r3, r5
  40258a:	e4fa      	b.n	401f82 <_svfprintf_r+0x6a6>
  40258c:	3204      	adds	r2, #4
  40258e:	681c      	ldr	r4, [r3, #0]
  402590:	920f      	str	r2, [sp, #60]	; 0x3c
  402592:	2301      	movs	r3, #1
  402594:	2500      	movs	r5, #0
  402596:	f7ff ba94 	b.w	401ac2 <_svfprintf_r+0x1e6>
  40259a:	681c      	ldr	r4, [r3, #0]
  40259c:	3304      	adds	r3, #4
  40259e:	930f      	str	r3, [sp, #60]	; 0x3c
  4025a0:	2500      	movs	r5, #0
  4025a2:	e421      	b.n	401de8 <_svfprintf_r+0x50c>
  4025a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025a6:	460a      	mov	r2, r1
  4025a8:	3204      	adds	r2, #4
  4025aa:	680c      	ldr	r4, [r1, #0]
  4025ac:	920f      	str	r2, [sp, #60]	; 0x3c
  4025ae:	2500      	movs	r5, #0
  4025b0:	f7ff ba87 	b.w	401ac2 <_svfprintf_r+0x1e6>
  4025b4:	4614      	mov	r4, r2
  4025b6:	3301      	adds	r3, #1
  4025b8:	4434      	add	r4, r6
  4025ba:	2b07      	cmp	r3, #7
  4025bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4025be:	9326      	str	r3, [sp, #152]	; 0x98
  4025c0:	e888 0060 	stmia.w	r8, {r5, r6}
  4025c4:	f77f ab68 	ble.w	401c98 <_svfprintf_r+0x3bc>
  4025c8:	e6b3      	b.n	402332 <_svfprintf_r+0xa56>
  4025ca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4025ce:	f8cd b01c 	str.w	fp, [sp, #28]
  4025d2:	ae42      	add	r6, sp, #264	; 0x108
  4025d4:	3430      	adds	r4, #48	; 0x30
  4025d6:	2301      	movs	r3, #1
  4025d8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4025dc:	930e      	str	r3, [sp, #56]	; 0x38
  4025de:	f7ff ba8d 	b.w	401afc <_svfprintf_r+0x220>
  4025e2:	aa25      	add	r2, sp, #148	; 0x94
  4025e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025e8:	f002 fdae 	bl	405148 <__ssprint_r>
  4025ec:	2800      	cmp	r0, #0
  4025ee:	f47f aa47 	bne.w	401a80 <_svfprintf_r+0x1a4>
  4025f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025f4:	46c8      	mov	r8, r9
  4025f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4025f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025fa:	429a      	cmp	r2, r3
  4025fc:	db44      	blt.n	402688 <_svfprintf_r+0xdac>
  4025fe:	9b07      	ldr	r3, [sp, #28]
  402600:	07d9      	lsls	r1, r3, #31
  402602:	d441      	bmi.n	402688 <_svfprintf_r+0xdac>
  402604:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402606:	9812      	ldr	r0, [sp, #72]	; 0x48
  402608:	1a9a      	subs	r2, r3, r2
  40260a:	1a1d      	subs	r5, r3, r0
  40260c:	4295      	cmp	r5, r2
  40260e:	bfa8      	it	ge
  402610:	4615      	movge	r5, r2
  402612:	2d00      	cmp	r5, #0
  402614:	dd0e      	ble.n	402634 <_svfprintf_r+0xd58>
  402616:	9926      	ldr	r1, [sp, #152]	; 0x98
  402618:	f8c8 5004 	str.w	r5, [r8, #4]
  40261c:	3101      	adds	r1, #1
  40261e:	4406      	add	r6, r0
  402620:	442c      	add	r4, r5
  402622:	2907      	cmp	r1, #7
  402624:	f8c8 6000 	str.w	r6, [r8]
  402628:	9427      	str	r4, [sp, #156]	; 0x9c
  40262a:	9126      	str	r1, [sp, #152]	; 0x98
  40262c:	f300 823b 	bgt.w	402aa6 <_svfprintf_r+0x11ca>
  402630:	f108 0808 	add.w	r8, r8, #8
  402634:	2d00      	cmp	r5, #0
  402636:	bfac      	ite	ge
  402638:	1b56      	subge	r6, r2, r5
  40263a:	4616      	movlt	r6, r2
  40263c:	2e00      	cmp	r6, #0
  40263e:	f77f ab2d 	ble.w	401c9c <_svfprintf_r+0x3c0>
  402642:	2e10      	cmp	r6, #16
  402644:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402646:	4db0      	ldr	r5, [pc, #704]	; (402908 <_svfprintf_r+0x102c>)
  402648:	ddb5      	ble.n	4025b6 <_svfprintf_r+0xcda>
  40264a:	4622      	mov	r2, r4
  40264c:	2710      	movs	r7, #16
  40264e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402652:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402654:	e004      	b.n	402660 <_svfprintf_r+0xd84>
  402656:	f108 0808 	add.w	r8, r8, #8
  40265a:	3e10      	subs	r6, #16
  40265c:	2e10      	cmp	r6, #16
  40265e:	dda9      	ble.n	4025b4 <_svfprintf_r+0xcd8>
  402660:	3301      	adds	r3, #1
  402662:	3210      	adds	r2, #16
  402664:	2b07      	cmp	r3, #7
  402666:	9227      	str	r2, [sp, #156]	; 0x9c
  402668:	9326      	str	r3, [sp, #152]	; 0x98
  40266a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40266e:	ddf2      	ble.n	402656 <_svfprintf_r+0xd7a>
  402670:	aa25      	add	r2, sp, #148	; 0x94
  402672:	4621      	mov	r1, r4
  402674:	4658      	mov	r0, fp
  402676:	f002 fd67 	bl	405148 <__ssprint_r>
  40267a:	2800      	cmp	r0, #0
  40267c:	f47f aa00 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402680:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402682:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402684:	46c8      	mov	r8, r9
  402686:	e7e8      	b.n	40265a <_svfprintf_r+0xd7e>
  402688:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40268a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40268c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40268e:	f8c8 1000 	str.w	r1, [r8]
  402692:	3301      	adds	r3, #1
  402694:	4404      	add	r4, r0
  402696:	2b07      	cmp	r3, #7
  402698:	9427      	str	r4, [sp, #156]	; 0x9c
  40269a:	f8c8 0004 	str.w	r0, [r8, #4]
  40269e:	9326      	str	r3, [sp, #152]	; 0x98
  4026a0:	f300 81f5 	bgt.w	402a8e <_svfprintf_r+0x11b2>
  4026a4:	f108 0808 	add.w	r8, r8, #8
  4026a8:	e7ac      	b.n	402604 <_svfprintf_r+0xd28>
  4026aa:	9b07      	ldr	r3, [sp, #28]
  4026ac:	07da      	lsls	r2, r3, #31
  4026ae:	f53f adfe 	bmi.w	4022ae <_svfprintf_r+0x9d2>
  4026b2:	3701      	adds	r7, #1
  4026b4:	3401      	adds	r4, #1
  4026b6:	2301      	movs	r3, #1
  4026b8:	2f07      	cmp	r7, #7
  4026ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4026bc:	9726      	str	r7, [sp, #152]	; 0x98
  4026be:	f8c8 6000 	str.w	r6, [r8]
  4026c2:	f8c8 3004 	str.w	r3, [r8, #4]
  4026c6:	f77f ae25 	ble.w	402314 <_svfprintf_r+0xa38>
  4026ca:	e74a      	b.n	402562 <_svfprintf_r+0xc86>
  4026cc:	aa25      	add	r2, sp, #148	; 0x94
  4026ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026d0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026d2:	f002 fd39 	bl	405148 <__ssprint_r>
  4026d6:	2800      	cmp	r0, #0
  4026d8:	f47f a9d2 	bne.w	401a80 <_svfprintf_r+0x1a4>
  4026dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026de:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4026e0:	46c8      	mov	r8, r9
  4026e2:	e5f2      	b.n	4022ca <_svfprintf_r+0x9ee>
  4026e4:	aa25      	add	r2, sp, #148	; 0x94
  4026e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026ea:	f002 fd2d 	bl	405148 <__ssprint_r>
  4026ee:	2800      	cmp	r0, #0
  4026f0:	f47f a9c6 	bne.w	401a80 <_svfprintf_r+0x1a4>
  4026f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026f6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4026f8:	46c8      	mov	r8, r9
  4026fa:	e5f5      	b.n	4022e8 <_svfprintf_r+0xa0c>
  4026fc:	464e      	mov	r6, r9
  4026fe:	f7ff b9fd 	b.w	401afc <_svfprintf_r+0x220>
  402702:	aa25      	add	r2, sp, #148	; 0x94
  402704:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402706:	980c      	ldr	r0, [sp, #48]	; 0x30
  402708:	f002 fd1e 	bl	405148 <__ssprint_r>
  40270c:	2800      	cmp	r0, #0
  40270e:	f47f a9b7 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402712:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402714:	46c8      	mov	r8, r9
  402716:	f7ff ba72 	b.w	401bfe <_svfprintf_r+0x322>
  40271a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40271c:	4622      	mov	r2, r4
  40271e:	4620      	mov	r0, r4
  402720:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402722:	4623      	mov	r3, r4
  402724:	4621      	mov	r1, r4
  402726:	f003 fa7f 	bl	405c28 <__aeabi_dcmpun>
  40272a:	2800      	cmp	r0, #0
  40272c:	f040 8286 	bne.w	402c3c <_svfprintf_r+0x1360>
  402730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402732:	3301      	adds	r3, #1
  402734:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402736:	f023 0320 	bic.w	r3, r3, #32
  40273a:	930e      	str	r3, [sp, #56]	; 0x38
  40273c:	f000 81e2 	beq.w	402b04 <_svfprintf_r+0x1228>
  402740:	2b47      	cmp	r3, #71	; 0x47
  402742:	f000 811e 	beq.w	402982 <_svfprintf_r+0x10a6>
  402746:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40274a:	9307      	str	r3, [sp, #28]
  40274c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40274e:	1e1f      	subs	r7, r3, #0
  402750:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402752:	9308      	str	r3, [sp, #32]
  402754:	bfbb      	ittet	lt
  402756:	463b      	movlt	r3, r7
  402758:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40275c:	2300      	movge	r3, #0
  40275e:	232d      	movlt	r3, #45	; 0x2d
  402760:	9310      	str	r3, [sp, #64]	; 0x40
  402762:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402764:	2b66      	cmp	r3, #102	; 0x66
  402766:	f000 81bb 	beq.w	402ae0 <_svfprintf_r+0x1204>
  40276a:	2b46      	cmp	r3, #70	; 0x46
  40276c:	f000 80df 	beq.w	40292e <_svfprintf_r+0x1052>
  402770:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402772:	9a08      	ldr	r2, [sp, #32]
  402774:	2b45      	cmp	r3, #69	; 0x45
  402776:	bf0c      	ite	eq
  402778:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40277a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40277c:	a823      	add	r0, sp, #140	; 0x8c
  40277e:	a920      	add	r1, sp, #128	; 0x80
  402780:	bf08      	it	eq
  402782:	1c5d      	addeq	r5, r3, #1
  402784:	9004      	str	r0, [sp, #16]
  402786:	9103      	str	r1, [sp, #12]
  402788:	a81f      	add	r0, sp, #124	; 0x7c
  40278a:	2102      	movs	r1, #2
  40278c:	463b      	mov	r3, r7
  40278e:	9002      	str	r0, [sp, #8]
  402790:	9501      	str	r5, [sp, #4]
  402792:	9100      	str	r1, [sp, #0]
  402794:	980c      	ldr	r0, [sp, #48]	; 0x30
  402796:	f000 fb73 	bl	402e80 <_dtoa_r>
  40279a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40279c:	2b67      	cmp	r3, #103	; 0x67
  40279e:	4606      	mov	r6, r0
  4027a0:	f040 81e0 	bne.w	402b64 <_svfprintf_r+0x1288>
  4027a4:	f01b 0f01 	tst.w	fp, #1
  4027a8:	f000 8246 	beq.w	402c38 <_svfprintf_r+0x135c>
  4027ac:	1974      	adds	r4, r6, r5
  4027ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4027b0:	9808      	ldr	r0, [sp, #32]
  4027b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4027b4:	4639      	mov	r1, r7
  4027b6:	f003 fa05 	bl	405bc4 <__aeabi_dcmpeq>
  4027ba:	2800      	cmp	r0, #0
  4027bc:	f040 8165 	bne.w	402a8a <_svfprintf_r+0x11ae>
  4027c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4027c2:	42a3      	cmp	r3, r4
  4027c4:	d206      	bcs.n	4027d4 <_svfprintf_r+0xef8>
  4027c6:	2130      	movs	r1, #48	; 0x30
  4027c8:	1c5a      	adds	r2, r3, #1
  4027ca:	9223      	str	r2, [sp, #140]	; 0x8c
  4027cc:	7019      	strb	r1, [r3, #0]
  4027ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4027d0:	429c      	cmp	r4, r3
  4027d2:	d8f9      	bhi.n	4027c8 <_svfprintf_r+0xeec>
  4027d4:	1b9b      	subs	r3, r3, r6
  4027d6:	9313      	str	r3, [sp, #76]	; 0x4c
  4027d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4027da:	2b47      	cmp	r3, #71	; 0x47
  4027dc:	f000 80e9 	beq.w	4029b2 <_svfprintf_r+0x10d6>
  4027e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027e2:	2b65      	cmp	r3, #101	; 0x65
  4027e4:	f340 81cd 	ble.w	402b82 <_svfprintf_r+0x12a6>
  4027e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027ea:	2b66      	cmp	r3, #102	; 0x66
  4027ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4027ee:	9312      	str	r3, [sp, #72]	; 0x48
  4027f0:	f000 819e 	beq.w	402b30 <_svfprintf_r+0x1254>
  4027f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4027f8:	4619      	mov	r1, r3
  4027fa:	4291      	cmp	r1, r2
  4027fc:	f300 818a 	bgt.w	402b14 <_svfprintf_r+0x1238>
  402800:	f01b 0f01 	tst.w	fp, #1
  402804:	f040 8213 	bne.w	402c2e <_svfprintf_r+0x1352>
  402808:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40280c:	9308      	str	r3, [sp, #32]
  40280e:	2367      	movs	r3, #103	; 0x67
  402810:	920e      	str	r2, [sp, #56]	; 0x38
  402812:	9311      	str	r3, [sp, #68]	; 0x44
  402814:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402816:	2b00      	cmp	r3, #0
  402818:	f040 80c4 	bne.w	4029a4 <_svfprintf_r+0x10c8>
  40281c:	930a      	str	r3, [sp, #40]	; 0x28
  40281e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402822:	f7ff b973 	b.w	401b0c <_svfprintf_r+0x230>
  402826:	4635      	mov	r5, r6
  402828:	460c      	mov	r4, r1
  40282a:	4646      	mov	r6, r8
  40282c:	4690      	mov	r8, r2
  40282e:	3301      	adds	r3, #1
  402830:	443c      	add	r4, r7
  402832:	2b07      	cmp	r3, #7
  402834:	9427      	str	r4, [sp, #156]	; 0x9c
  402836:	9326      	str	r3, [sp, #152]	; 0x98
  402838:	e888 00a0 	stmia.w	r8, {r5, r7}
  40283c:	f73f aed1 	bgt.w	4025e2 <_svfprintf_r+0xd06>
  402840:	f108 0808 	add.w	r8, r8, #8
  402844:	e6d7      	b.n	4025f6 <_svfprintf_r+0xd1a>
  402846:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402848:	6813      	ldr	r3, [r2, #0]
  40284a:	3204      	adds	r2, #4
  40284c:	920f      	str	r2, [sp, #60]	; 0x3c
  40284e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402850:	601a      	str	r2, [r3, #0]
  402852:	f7ff b86a 	b.w	40192a <_svfprintf_r+0x4e>
  402856:	aa25      	add	r2, sp, #148	; 0x94
  402858:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40285a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40285c:	f002 fc74 	bl	405148 <__ssprint_r>
  402860:	2800      	cmp	r0, #0
  402862:	f47f a90d 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402866:	46c8      	mov	r8, r9
  402868:	e48d      	b.n	402186 <_svfprintf_r+0x8aa>
  40286a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40286c:	4a27      	ldr	r2, [pc, #156]	; (40290c <_svfprintf_r+0x1030>)
  40286e:	f8c8 2000 	str.w	r2, [r8]
  402872:	3301      	adds	r3, #1
  402874:	3401      	adds	r4, #1
  402876:	2201      	movs	r2, #1
  402878:	2b07      	cmp	r3, #7
  40287a:	9427      	str	r4, [sp, #156]	; 0x9c
  40287c:	9326      	str	r3, [sp, #152]	; 0x98
  40287e:	f8c8 2004 	str.w	r2, [r8, #4]
  402882:	dc72      	bgt.n	40296a <_svfprintf_r+0x108e>
  402884:	f108 0808 	add.w	r8, r8, #8
  402888:	b929      	cbnz	r1, 402896 <_svfprintf_r+0xfba>
  40288a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40288c:	b91b      	cbnz	r3, 402896 <_svfprintf_r+0xfba>
  40288e:	9b07      	ldr	r3, [sp, #28]
  402890:	07d8      	lsls	r0, r3, #31
  402892:	f57f aa03 	bpl.w	401c9c <_svfprintf_r+0x3c0>
  402896:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402898:	9819      	ldr	r0, [sp, #100]	; 0x64
  40289a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40289c:	f8c8 2000 	str.w	r2, [r8]
  4028a0:	3301      	adds	r3, #1
  4028a2:	4602      	mov	r2, r0
  4028a4:	4422      	add	r2, r4
  4028a6:	2b07      	cmp	r3, #7
  4028a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4028aa:	f8c8 0004 	str.w	r0, [r8, #4]
  4028ae:	9326      	str	r3, [sp, #152]	; 0x98
  4028b0:	f300 818d 	bgt.w	402bce <_svfprintf_r+0x12f2>
  4028b4:	f108 0808 	add.w	r8, r8, #8
  4028b8:	2900      	cmp	r1, #0
  4028ba:	f2c0 8165 	blt.w	402b88 <_svfprintf_r+0x12ac>
  4028be:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4028c0:	f8c8 6000 	str.w	r6, [r8]
  4028c4:	3301      	adds	r3, #1
  4028c6:	188c      	adds	r4, r1, r2
  4028c8:	2b07      	cmp	r3, #7
  4028ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4028cc:	9326      	str	r3, [sp, #152]	; 0x98
  4028ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4028d2:	f77f a9e1 	ble.w	401c98 <_svfprintf_r+0x3bc>
  4028d6:	e52c      	b.n	402332 <_svfprintf_r+0xa56>
  4028d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4028dc:	6813      	ldr	r3, [r2, #0]
  4028de:	17cd      	asrs	r5, r1, #31
  4028e0:	4608      	mov	r0, r1
  4028e2:	3204      	adds	r2, #4
  4028e4:	4629      	mov	r1, r5
  4028e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4028e8:	e9c3 0100 	strd	r0, r1, [r3]
  4028ec:	f7ff b81d 	b.w	40192a <_svfprintf_r+0x4e>
  4028f0:	aa25      	add	r2, sp, #148	; 0x94
  4028f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028f6:	f002 fc27 	bl	405148 <__ssprint_r>
  4028fa:	2800      	cmp	r0, #0
  4028fc:	f47f a8c0 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402900:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402902:	46c8      	mov	r8, r9
  402904:	e458      	b.n	4021b8 <_svfprintf_r+0x8dc>
  402906:	bf00      	nop
  402908:	0040679c 	.word	0x0040679c
  40290c:	00406788 	.word	0x00406788
  402910:	2140      	movs	r1, #64	; 0x40
  402912:	980c      	ldr	r0, [sp, #48]	; 0x30
  402914:	f001 fb40 	bl	403f98 <_malloc_r>
  402918:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40291a:	6010      	str	r0, [r2, #0]
  40291c:	6110      	str	r0, [r2, #16]
  40291e:	2800      	cmp	r0, #0
  402920:	f000 81f2 	beq.w	402d08 <_svfprintf_r+0x142c>
  402924:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402926:	2340      	movs	r3, #64	; 0x40
  402928:	6153      	str	r3, [r2, #20]
  40292a:	f7fe bfee 	b.w	40190a <_svfprintf_r+0x2e>
  40292e:	a823      	add	r0, sp, #140	; 0x8c
  402930:	a920      	add	r1, sp, #128	; 0x80
  402932:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402934:	9004      	str	r0, [sp, #16]
  402936:	9103      	str	r1, [sp, #12]
  402938:	a81f      	add	r0, sp, #124	; 0x7c
  40293a:	2103      	movs	r1, #3
  40293c:	9002      	str	r0, [sp, #8]
  40293e:	9a08      	ldr	r2, [sp, #32]
  402940:	9401      	str	r4, [sp, #4]
  402942:	463b      	mov	r3, r7
  402944:	9100      	str	r1, [sp, #0]
  402946:	980c      	ldr	r0, [sp, #48]	; 0x30
  402948:	f000 fa9a 	bl	402e80 <_dtoa_r>
  40294c:	4625      	mov	r5, r4
  40294e:	4606      	mov	r6, r0
  402950:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402952:	2b46      	cmp	r3, #70	; 0x46
  402954:	eb06 0405 	add.w	r4, r6, r5
  402958:	f47f af29 	bne.w	4027ae <_svfprintf_r+0xed2>
  40295c:	7833      	ldrb	r3, [r6, #0]
  40295e:	2b30      	cmp	r3, #48	; 0x30
  402960:	f000 8178 	beq.w	402c54 <_svfprintf_r+0x1378>
  402964:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402966:	442c      	add	r4, r5
  402968:	e721      	b.n	4027ae <_svfprintf_r+0xed2>
  40296a:	aa25      	add	r2, sp, #148	; 0x94
  40296c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40296e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402970:	f002 fbea 	bl	405148 <__ssprint_r>
  402974:	2800      	cmp	r0, #0
  402976:	f47f a883 	bne.w	401a80 <_svfprintf_r+0x1a4>
  40297a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40297c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40297e:	46c8      	mov	r8, r9
  402980:	e782      	b.n	402888 <_svfprintf_r+0xfac>
  402982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402984:	2b00      	cmp	r3, #0
  402986:	bf08      	it	eq
  402988:	2301      	moveq	r3, #1
  40298a:	930a      	str	r3, [sp, #40]	; 0x28
  40298c:	e6db      	b.n	402746 <_svfprintf_r+0xe6a>
  40298e:	4630      	mov	r0, r6
  402990:	940a      	str	r4, [sp, #40]	; 0x28
  402992:	f7fe ff35 	bl	401800 <strlen>
  402996:	950f      	str	r5, [sp, #60]	; 0x3c
  402998:	900e      	str	r0, [sp, #56]	; 0x38
  40299a:	f8cd b01c 	str.w	fp, [sp, #28]
  40299e:	4603      	mov	r3, r0
  4029a0:	f7ff b9f9 	b.w	401d96 <_svfprintf_r+0x4ba>
  4029a4:	272d      	movs	r7, #45	; 0x2d
  4029a6:	2300      	movs	r3, #0
  4029a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4029ac:	930a      	str	r3, [sp, #40]	; 0x28
  4029ae:	f7ff b8ae 	b.w	401b0e <_svfprintf_r+0x232>
  4029b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029b4:	9312      	str	r3, [sp, #72]	; 0x48
  4029b6:	461a      	mov	r2, r3
  4029b8:	3303      	adds	r3, #3
  4029ba:	db04      	blt.n	4029c6 <_svfprintf_r+0x10ea>
  4029bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029be:	4619      	mov	r1, r3
  4029c0:	4291      	cmp	r1, r2
  4029c2:	f6bf af17 	bge.w	4027f4 <_svfprintf_r+0xf18>
  4029c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4029c8:	3b02      	subs	r3, #2
  4029ca:	9311      	str	r3, [sp, #68]	; 0x44
  4029cc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4029d0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4029d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4029d6:	3b01      	subs	r3, #1
  4029d8:	2b00      	cmp	r3, #0
  4029da:	931f      	str	r3, [sp, #124]	; 0x7c
  4029dc:	bfbd      	ittte	lt
  4029de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4029e0:	f1c3 0301 	rsblt	r3, r3, #1
  4029e4:	222d      	movlt	r2, #45	; 0x2d
  4029e6:	222b      	movge	r2, #43	; 0x2b
  4029e8:	2b09      	cmp	r3, #9
  4029ea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4029ee:	f340 8116 	ble.w	402c1e <_svfprintf_r+0x1342>
  4029f2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4029f6:	4620      	mov	r0, r4
  4029f8:	4dab      	ldr	r5, [pc, #684]	; (402ca8 <_svfprintf_r+0x13cc>)
  4029fa:	e000      	b.n	4029fe <_svfprintf_r+0x1122>
  4029fc:	4610      	mov	r0, r2
  4029fe:	fb85 1203 	smull	r1, r2, r5, r3
  402a02:	17d9      	asrs	r1, r3, #31
  402a04:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402a08:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402a0c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402a10:	3230      	adds	r2, #48	; 0x30
  402a12:	2909      	cmp	r1, #9
  402a14:	f800 2c01 	strb.w	r2, [r0, #-1]
  402a18:	460b      	mov	r3, r1
  402a1a:	f100 32ff 	add.w	r2, r0, #4294967295
  402a1e:	dced      	bgt.n	4029fc <_svfprintf_r+0x1120>
  402a20:	3330      	adds	r3, #48	; 0x30
  402a22:	3802      	subs	r0, #2
  402a24:	b2d9      	uxtb	r1, r3
  402a26:	4284      	cmp	r4, r0
  402a28:	f802 1c01 	strb.w	r1, [r2, #-1]
  402a2c:	f240 8165 	bls.w	402cfa <_svfprintf_r+0x141e>
  402a30:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402a34:	4613      	mov	r3, r2
  402a36:	e001      	b.n	402a3c <_svfprintf_r+0x1160>
  402a38:	f813 1b01 	ldrb.w	r1, [r3], #1
  402a3c:	f800 1b01 	strb.w	r1, [r0], #1
  402a40:	42a3      	cmp	r3, r4
  402a42:	d1f9      	bne.n	402a38 <_svfprintf_r+0x115c>
  402a44:	3301      	adds	r3, #1
  402a46:	1a9b      	subs	r3, r3, r2
  402a48:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402a4c:	4413      	add	r3, r2
  402a4e:	aa21      	add	r2, sp, #132	; 0x84
  402a50:	1a9b      	subs	r3, r3, r2
  402a52:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a54:	931b      	str	r3, [sp, #108]	; 0x6c
  402a56:	2a01      	cmp	r2, #1
  402a58:	4413      	add	r3, r2
  402a5a:	930e      	str	r3, [sp, #56]	; 0x38
  402a5c:	f340 8119 	ble.w	402c92 <_svfprintf_r+0x13b6>
  402a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a62:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a64:	4413      	add	r3, r2
  402a66:	930e      	str	r3, [sp, #56]	; 0x38
  402a68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a6c:	9308      	str	r3, [sp, #32]
  402a6e:	2300      	movs	r3, #0
  402a70:	9312      	str	r3, [sp, #72]	; 0x48
  402a72:	e6cf      	b.n	402814 <_svfprintf_r+0xf38>
  402a74:	aa25      	add	r2, sp, #148	; 0x94
  402a76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a7a:	f002 fb65 	bl	405148 <__ssprint_r>
  402a7e:	2800      	cmp	r0, #0
  402a80:	f47e affe 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402a84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a86:	46c8      	mov	r8, r9
  402a88:	e4d7      	b.n	40243a <_svfprintf_r+0xb5e>
  402a8a:	4623      	mov	r3, r4
  402a8c:	e6a2      	b.n	4027d4 <_svfprintf_r+0xef8>
  402a8e:	aa25      	add	r2, sp, #148	; 0x94
  402a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a94:	f002 fb58 	bl	405148 <__ssprint_r>
  402a98:	2800      	cmp	r0, #0
  402a9a:	f47e aff1 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402a9e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402aa0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402aa2:	46c8      	mov	r8, r9
  402aa4:	e5ae      	b.n	402604 <_svfprintf_r+0xd28>
  402aa6:	aa25      	add	r2, sp, #148	; 0x94
  402aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aaa:	980c      	ldr	r0, [sp, #48]	; 0x30
  402aac:	f002 fb4c 	bl	405148 <__ssprint_r>
  402ab0:	2800      	cmp	r0, #0
  402ab2:	f47e afe5 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402ab6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402abc:	1a9a      	subs	r2, r3, r2
  402abe:	46c8      	mov	r8, r9
  402ac0:	e5b8      	b.n	402634 <_svfprintf_r+0xd58>
  402ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ac4:	9612      	str	r6, [sp, #72]	; 0x48
  402ac6:	2b06      	cmp	r3, #6
  402ac8:	bf28      	it	cs
  402aca:	2306      	movcs	r3, #6
  402acc:	960a      	str	r6, [sp, #40]	; 0x28
  402ace:	4637      	mov	r7, r6
  402ad0:	9308      	str	r3, [sp, #32]
  402ad2:	950f      	str	r5, [sp, #60]	; 0x3c
  402ad4:	f8cd b01c 	str.w	fp, [sp, #28]
  402ad8:	930e      	str	r3, [sp, #56]	; 0x38
  402ada:	4e74      	ldr	r6, [pc, #464]	; (402cac <_svfprintf_r+0x13d0>)
  402adc:	f7ff b816 	b.w	401b0c <_svfprintf_r+0x230>
  402ae0:	a823      	add	r0, sp, #140	; 0x8c
  402ae2:	a920      	add	r1, sp, #128	; 0x80
  402ae4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402ae6:	9004      	str	r0, [sp, #16]
  402ae8:	9103      	str	r1, [sp, #12]
  402aea:	a81f      	add	r0, sp, #124	; 0x7c
  402aec:	2103      	movs	r1, #3
  402aee:	9002      	str	r0, [sp, #8]
  402af0:	9a08      	ldr	r2, [sp, #32]
  402af2:	9501      	str	r5, [sp, #4]
  402af4:	463b      	mov	r3, r7
  402af6:	9100      	str	r1, [sp, #0]
  402af8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402afa:	f000 f9c1 	bl	402e80 <_dtoa_r>
  402afe:	4606      	mov	r6, r0
  402b00:	1944      	adds	r4, r0, r5
  402b02:	e72b      	b.n	40295c <_svfprintf_r+0x1080>
  402b04:	2306      	movs	r3, #6
  402b06:	930a      	str	r3, [sp, #40]	; 0x28
  402b08:	e61d      	b.n	402746 <_svfprintf_r+0xe6a>
  402b0a:	272d      	movs	r7, #45	; 0x2d
  402b0c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b10:	f7ff bacd 	b.w	4020ae <_svfprintf_r+0x7d2>
  402b14:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402b16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b18:	4413      	add	r3, r2
  402b1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402b1c:	930e      	str	r3, [sp, #56]	; 0x38
  402b1e:	2a00      	cmp	r2, #0
  402b20:	f340 80b0 	ble.w	402c84 <_svfprintf_r+0x13a8>
  402b24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402b28:	9308      	str	r3, [sp, #32]
  402b2a:	2367      	movs	r3, #103	; 0x67
  402b2c:	9311      	str	r3, [sp, #68]	; 0x44
  402b2e:	e671      	b.n	402814 <_svfprintf_r+0xf38>
  402b30:	2b00      	cmp	r3, #0
  402b32:	f340 80c3 	ble.w	402cbc <_svfprintf_r+0x13e0>
  402b36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402b38:	2a00      	cmp	r2, #0
  402b3a:	f040 8099 	bne.w	402c70 <_svfprintf_r+0x1394>
  402b3e:	f01b 0f01 	tst.w	fp, #1
  402b42:	f040 8095 	bne.w	402c70 <_svfprintf_r+0x1394>
  402b46:	9308      	str	r3, [sp, #32]
  402b48:	930e      	str	r3, [sp, #56]	; 0x38
  402b4a:	e663      	b.n	402814 <_svfprintf_r+0xf38>
  402b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b4e:	9308      	str	r3, [sp, #32]
  402b50:	930e      	str	r3, [sp, #56]	; 0x38
  402b52:	900a      	str	r0, [sp, #40]	; 0x28
  402b54:	950f      	str	r5, [sp, #60]	; 0x3c
  402b56:	f8cd b01c 	str.w	fp, [sp, #28]
  402b5a:	9012      	str	r0, [sp, #72]	; 0x48
  402b5c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b60:	f7fe bfd4 	b.w	401b0c <_svfprintf_r+0x230>
  402b64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b66:	2b47      	cmp	r3, #71	; 0x47
  402b68:	f47f ae20 	bne.w	4027ac <_svfprintf_r+0xed0>
  402b6c:	f01b 0f01 	tst.w	fp, #1
  402b70:	f47f aeee 	bne.w	402950 <_svfprintf_r+0x1074>
  402b74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402b76:	1b9b      	subs	r3, r3, r6
  402b78:	9313      	str	r3, [sp, #76]	; 0x4c
  402b7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b7c:	2b47      	cmp	r3, #71	; 0x47
  402b7e:	f43f af18 	beq.w	4029b2 <_svfprintf_r+0x10d6>
  402b82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b84:	9312      	str	r3, [sp, #72]	; 0x48
  402b86:	e721      	b.n	4029cc <_svfprintf_r+0x10f0>
  402b88:	424f      	negs	r7, r1
  402b8a:	3110      	adds	r1, #16
  402b8c:	4d48      	ldr	r5, [pc, #288]	; (402cb0 <_svfprintf_r+0x13d4>)
  402b8e:	da2f      	bge.n	402bf0 <_svfprintf_r+0x1314>
  402b90:	2410      	movs	r4, #16
  402b92:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b96:	e004      	b.n	402ba2 <_svfprintf_r+0x12c6>
  402b98:	f108 0808 	add.w	r8, r8, #8
  402b9c:	3f10      	subs	r7, #16
  402b9e:	2f10      	cmp	r7, #16
  402ba0:	dd26      	ble.n	402bf0 <_svfprintf_r+0x1314>
  402ba2:	3301      	adds	r3, #1
  402ba4:	3210      	adds	r2, #16
  402ba6:	2b07      	cmp	r3, #7
  402ba8:	9227      	str	r2, [sp, #156]	; 0x9c
  402baa:	9326      	str	r3, [sp, #152]	; 0x98
  402bac:	f8c8 5000 	str.w	r5, [r8]
  402bb0:	f8c8 4004 	str.w	r4, [r8, #4]
  402bb4:	ddf0      	ble.n	402b98 <_svfprintf_r+0x12bc>
  402bb6:	aa25      	add	r2, sp, #148	; 0x94
  402bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bba:	4658      	mov	r0, fp
  402bbc:	f002 fac4 	bl	405148 <__ssprint_r>
  402bc0:	2800      	cmp	r0, #0
  402bc2:	f47e af5d 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402bc6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bca:	46c8      	mov	r8, r9
  402bcc:	e7e6      	b.n	402b9c <_svfprintf_r+0x12c0>
  402bce:	aa25      	add	r2, sp, #148	; 0x94
  402bd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bd4:	f002 fab8 	bl	405148 <__ssprint_r>
  402bd8:	2800      	cmp	r0, #0
  402bda:	f47e af51 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402bde:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402be0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402be2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402be4:	46c8      	mov	r8, r9
  402be6:	e667      	b.n	4028b8 <_svfprintf_r+0xfdc>
  402be8:	2000      	movs	r0, #0
  402bea:	900a      	str	r0, [sp, #40]	; 0x28
  402bec:	f7fe bed0 	b.w	401990 <_svfprintf_r+0xb4>
  402bf0:	3301      	adds	r3, #1
  402bf2:	443a      	add	r2, r7
  402bf4:	2b07      	cmp	r3, #7
  402bf6:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bfa:	9227      	str	r2, [sp, #156]	; 0x9c
  402bfc:	9326      	str	r3, [sp, #152]	; 0x98
  402bfe:	f108 0808 	add.w	r8, r8, #8
  402c02:	f77f ae5c 	ble.w	4028be <_svfprintf_r+0xfe2>
  402c06:	aa25      	add	r2, sp, #148	; 0x94
  402c08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c0c:	f002 fa9c 	bl	405148 <__ssprint_r>
  402c10:	2800      	cmp	r0, #0
  402c12:	f47e af35 	bne.w	401a80 <_svfprintf_r+0x1a4>
  402c16:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402c18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c1a:	46c8      	mov	r8, r9
  402c1c:	e64f      	b.n	4028be <_svfprintf_r+0xfe2>
  402c1e:	3330      	adds	r3, #48	; 0x30
  402c20:	2230      	movs	r2, #48	; 0x30
  402c22:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402c26:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402c2a:	ab22      	add	r3, sp, #136	; 0x88
  402c2c:	e70f      	b.n	402a4e <_svfprintf_r+0x1172>
  402c2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c30:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c32:	4413      	add	r3, r2
  402c34:	930e      	str	r3, [sp, #56]	; 0x38
  402c36:	e775      	b.n	402b24 <_svfprintf_r+0x1248>
  402c38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402c3a:	e5cb      	b.n	4027d4 <_svfprintf_r+0xef8>
  402c3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c3e:	4e1d      	ldr	r6, [pc, #116]	; (402cb4 <_svfprintf_r+0x13d8>)
  402c40:	2b00      	cmp	r3, #0
  402c42:	bfb6      	itet	lt
  402c44:	272d      	movlt	r7, #45	; 0x2d
  402c46:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402c4a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402c4e:	4b1a      	ldr	r3, [pc, #104]	; (402cb8 <_svfprintf_r+0x13dc>)
  402c50:	f7ff ba2f 	b.w	4020b2 <_svfprintf_r+0x7d6>
  402c54:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402c56:	9808      	ldr	r0, [sp, #32]
  402c58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402c5a:	4639      	mov	r1, r7
  402c5c:	f002 ffb2 	bl	405bc4 <__aeabi_dcmpeq>
  402c60:	2800      	cmp	r0, #0
  402c62:	f47f ae7f 	bne.w	402964 <_svfprintf_r+0x1088>
  402c66:	f1c5 0501 	rsb	r5, r5, #1
  402c6a:	951f      	str	r5, [sp, #124]	; 0x7c
  402c6c:	442c      	add	r4, r5
  402c6e:	e59e      	b.n	4027ae <_svfprintf_r+0xed2>
  402c70:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c72:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c74:	4413      	add	r3, r2
  402c76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402c78:	441a      	add	r2, r3
  402c7a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402c7e:	920e      	str	r2, [sp, #56]	; 0x38
  402c80:	9308      	str	r3, [sp, #32]
  402c82:	e5c7      	b.n	402814 <_svfprintf_r+0xf38>
  402c84:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c88:	f1c3 0301 	rsb	r3, r3, #1
  402c8c:	441a      	add	r2, r3
  402c8e:	4613      	mov	r3, r2
  402c90:	e7d0      	b.n	402c34 <_svfprintf_r+0x1358>
  402c92:	f01b 0301 	ands.w	r3, fp, #1
  402c96:	9312      	str	r3, [sp, #72]	; 0x48
  402c98:	f47f aee2 	bne.w	402a60 <_svfprintf_r+0x1184>
  402c9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ca2:	9308      	str	r3, [sp, #32]
  402ca4:	e5b6      	b.n	402814 <_svfprintf_r+0xf38>
  402ca6:	bf00      	nop
  402ca8:	66666667 	.word	0x66666667
  402cac:	00406780 	.word	0x00406780
  402cb0:	0040679c 	.word	0x0040679c
  402cb4:	00406754 	.word	0x00406754
  402cb8:	00406750 	.word	0x00406750
  402cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cbe:	b913      	cbnz	r3, 402cc6 <_svfprintf_r+0x13ea>
  402cc0:	f01b 0f01 	tst.w	fp, #1
  402cc4:	d002      	beq.n	402ccc <_svfprintf_r+0x13f0>
  402cc6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402cc8:	3301      	adds	r3, #1
  402cca:	e7d4      	b.n	402c76 <_svfprintf_r+0x139a>
  402ccc:	2301      	movs	r3, #1
  402cce:	e73a      	b.n	402b46 <_svfprintf_r+0x126a>
  402cd0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cd2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402cd6:	6828      	ldr	r0, [r5, #0]
  402cd8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402cdc:	900a      	str	r0, [sp, #40]	; 0x28
  402cde:	4628      	mov	r0, r5
  402ce0:	3004      	adds	r0, #4
  402ce2:	46a2      	mov	sl, r4
  402ce4:	900f      	str	r0, [sp, #60]	; 0x3c
  402ce6:	f7fe be51 	b.w	40198c <_svfprintf_r+0xb0>
  402cea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402cee:	f7ff b867 	b.w	401dc0 <_svfprintf_r+0x4e4>
  402cf2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402cf6:	f7ff ba15 	b.w	402124 <_svfprintf_r+0x848>
  402cfa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402cfe:	e6a6      	b.n	402a4e <_svfprintf_r+0x1172>
  402d00:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402d04:	f7ff b8eb 	b.w	401ede <_svfprintf_r+0x602>
  402d08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402d0a:	230c      	movs	r3, #12
  402d0c:	6013      	str	r3, [r2, #0]
  402d0e:	f04f 33ff 	mov.w	r3, #4294967295
  402d12:	9309      	str	r3, [sp, #36]	; 0x24
  402d14:	f7fe bebd 	b.w	401a92 <_svfprintf_r+0x1b6>
  402d18:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402d1c:	f7ff b99a 	b.w	402054 <_svfprintf_r+0x778>
  402d20:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402d24:	f7ff b976 	b.w	402014 <_svfprintf_r+0x738>
  402d28:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402d2c:	f7ff b959 	b.w	401fe2 <_svfprintf_r+0x706>
  402d30:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402d34:	f7ff b912 	b.w	401f5c <_svfprintf_r+0x680>

00402d38 <register_fini>:
  402d38:	4b02      	ldr	r3, [pc, #8]	; (402d44 <register_fini+0xc>)
  402d3a:	b113      	cbz	r3, 402d42 <register_fini+0xa>
  402d3c:	4802      	ldr	r0, [pc, #8]	; (402d48 <register_fini+0x10>)
  402d3e:	f000 b805 	b.w	402d4c <atexit>
  402d42:	4770      	bx	lr
  402d44:	00000000 	.word	0x00000000
  402d48:	00403cd5 	.word	0x00403cd5

00402d4c <atexit>:
  402d4c:	2300      	movs	r3, #0
  402d4e:	4601      	mov	r1, r0
  402d50:	461a      	mov	r2, r3
  402d52:	4618      	mov	r0, r3
  402d54:	f002 ba84 	b.w	405260 <__register_exitproc>

00402d58 <quorem>:
  402d58:	6902      	ldr	r2, [r0, #16]
  402d5a:	690b      	ldr	r3, [r1, #16]
  402d5c:	4293      	cmp	r3, r2
  402d5e:	f300 808d 	bgt.w	402e7c <quorem+0x124>
  402d62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d66:	f103 38ff 	add.w	r8, r3, #4294967295
  402d6a:	f101 0714 	add.w	r7, r1, #20
  402d6e:	f100 0b14 	add.w	fp, r0, #20
  402d72:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402d76:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402d7a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402d7e:	b083      	sub	sp, #12
  402d80:	3201      	adds	r2, #1
  402d82:	fbb3 f9f2 	udiv	r9, r3, r2
  402d86:	eb0b 0304 	add.w	r3, fp, r4
  402d8a:	9400      	str	r4, [sp, #0]
  402d8c:	eb07 0a04 	add.w	sl, r7, r4
  402d90:	9301      	str	r3, [sp, #4]
  402d92:	f1b9 0f00 	cmp.w	r9, #0
  402d96:	d039      	beq.n	402e0c <quorem+0xb4>
  402d98:	2500      	movs	r5, #0
  402d9a:	462e      	mov	r6, r5
  402d9c:	46bc      	mov	ip, r7
  402d9e:	46de      	mov	lr, fp
  402da0:	f85c 4b04 	ldr.w	r4, [ip], #4
  402da4:	f8de 3000 	ldr.w	r3, [lr]
  402da8:	b2a2      	uxth	r2, r4
  402daa:	fb09 5502 	mla	r5, r9, r2, r5
  402dae:	0c22      	lsrs	r2, r4, #16
  402db0:	0c2c      	lsrs	r4, r5, #16
  402db2:	fb09 4202 	mla	r2, r9, r2, r4
  402db6:	b2ad      	uxth	r5, r5
  402db8:	1b75      	subs	r5, r6, r5
  402dba:	b296      	uxth	r6, r2
  402dbc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402dc0:	fa15 f383 	uxtah	r3, r5, r3
  402dc4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402dc8:	b29b      	uxth	r3, r3
  402dca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402dce:	45e2      	cmp	sl, ip
  402dd0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402dd4:	f84e 3b04 	str.w	r3, [lr], #4
  402dd8:	ea4f 4626 	mov.w	r6, r6, asr #16
  402ddc:	d2e0      	bcs.n	402da0 <quorem+0x48>
  402dde:	9b00      	ldr	r3, [sp, #0]
  402de0:	f85b 3003 	ldr.w	r3, [fp, r3]
  402de4:	b993      	cbnz	r3, 402e0c <quorem+0xb4>
  402de6:	9c01      	ldr	r4, [sp, #4]
  402de8:	1f23      	subs	r3, r4, #4
  402dea:	459b      	cmp	fp, r3
  402dec:	d20c      	bcs.n	402e08 <quorem+0xb0>
  402dee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402df2:	b94b      	cbnz	r3, 402e08 <quorem+0xb0>
  402df4:	f1a4 0308 	sub.w	r3, r4, #8
  402df8:	e002      	b.n	402e00 <quorem+0xa8>
  402dfa:	681a      	ldr	r2, [r3, #0]
  402dfc:	3b04      	subs	r3, #4
  402dfe:	b91a      	cbnz	r2, 402e08 <quorem+0xb0>
  402e00:	459b      	cmp	fp, r3
  402e02:	f108 38ff 	add.w	r8, r8, #4294967295
  402e06:	d3f8      	bcc.n	402dfa <quorem+0xa2>
  402e08:	f8c0 8010 	str.w	r8, [r0, #16]
  402e0c:	4604      	mov	r4, r0
  402e0e:	f001 fee7 	bl	404be0 <__mcmp>
  402e12:	2800      	cmp	r0, #0
  402e14:	db2e      	blt.n	402e74 <quorem+0x11c>
  402e16:	f109 0901 	add.w	r9, r9, #1
  402e1a:	465d      	mov	r5, fp
  402e1c:	2300      	movs	r3, #0
  402e1e:	f857 1b04 	ldr.w	r1, [r7], #4
  402e22:	6828      	ldr	r0, [r5, #0]
  402e24:	b28a      	uxth	r2, r1
  402e26:	1a9a      	subs	r2, r3, r2
  402e28:	0c0b      	lsrs	r3, r1, #16
  402e2a:	fa12 f280 	uxtah	r2, r2, r0
  402e2e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402e32:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402e36:	b292      	uxth	r2, r2
  402e38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402e3c:	45ba      	cmp	sl, r7
  402e3e:	f845 2b04 	str.w	r2, [r5], #4
  402e42:	ea4f 4323 	mov.w	r3, r3, asr #16
  402e46:	d2ea      	bcs.n	402e1e <quorem+0xc6>
  402e48:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402e4c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402e50:	b982      	cbnz	r2, 402e74 <quorem+0x11c>
  402e52:	1f1a      	subs	r2, r3, #4
  402e54:	4593      	cmp	fp, r2
  402e56:	d20b      	bcs.n	402e70 <quorem+0x118>
  402e58:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402e5c:	b942      	cbnz	r2, 402e70 <quorem+0x118>
  402e5e:	3b08      	subs	r3, #8
  402e60:	e002      	b.n	402e68 <quorem+0x110>
  402e62:	681a      	ldr	r2, [r3, #0]
  402e64:	3b04      	subs	r3, #4
  402e66:	b91a      	cbnz	r2, 402e70 <quorem+0x118>
  402e68:	459b      	cmp	fp, r3
  402e6a:	f108 38ff 	add.w	r8, r8, #4294967295
  402e6e:	d3f8      	bcc.n	402e62 <quorem+0x10a>
  402e70:	f8c4 8010 	str.w	r8, [r4, #16]
  402e74:	4648      	mov	r0, r9
  402e76:	b003      	add	sp, #12
  402e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e7c:	2000      	movs	r0, #0
  402e7e:	4770      	bx	lr

00402e80 <_dtoa_r>:
  402e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e84:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402e86:	b09b      	sub	sp, #108	; 0x6c
  402e88:	4604      	mov	r4, r0
  402e8a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  402e8c:	4692      	mov	sl, r2
  402e8e:	469b      	mov	fp, r3
  402e90:	b141      	cbz	r1, 402ea4 <_dtoa_r+0x24>
  402e92:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402e94:	604a      	str	r2, [r1, #4]
  402e96:	2301      	movs	r3, #1
  402e98:	4093      	lsls	r3, r2
  402e9a:	608b      	str	r3, [r1, #8]
  402e9c:	f001 fcc8 	bl	404830 <_Bfree>
  402ea0:	2300      	movs	r3, #0
  402ea2:	6423      	str	r3, [r4, #64]	; 0x40
  402ea4:	f1bb 0f00 	cmp.w	fp, #0
  402ea8:	465d      	mov	r5, fp
  402eaa:	db35      	blt.n	402f18 <_dtoa_r+0x98>
  402eac:	2300      	movs	r3, #0
  402eae:	6033      	str	r3, [r6, #0]
  402eb0:	4b9d      	ldr	r3, [pc, #628]	; (403128 <_dtoa_r+0x2a8>)
  402eb2:	43ab      	bics	r3, r5
  402eb4:	d015      	beq.n	402ee2 <_dtoa_r+0x62>
  402eb6:	4650      	mov	r0, sl
  402eb8:	4659      	mov	r1, fp
  402eba:	2200      	movs	r2, #0
  402ebc:	2300      	movs	r3, #0
  402ebe:	f002 fe81 	bl	405bc4 <__aeabi_dcmpeq>
  402ec2:	4680      	mov	r8, r0
  402ec4:	2800      	cmp	r0, #0
  402ec6:	d02d      	beq.n	402f24 <_dtoa_r+0xa4>
  402ec8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402eca:	2301      	movs	r3, #1
  402ecc:	6013      	str	r3, [r2, #0]
  402ece:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402ed0:	2b00      	cmp	r3, #0
  402ed2:	f000 80bd 	beq.w	403050 <_dtoa_r+0x1d0>
  402ed6:	4895      	ldr	r0, [pc, #596]	; (40312c <_dtoa_r+0x2ac>)
  402ed8:	6018      	str	r0, [r3, #0]
  402eda:	3801      	subs	r0, #1
  402edc:	b01b      	add	sp, #108	; 0x6c
  402ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ee2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402ee4:	f242 730f 	movw	r3, #9999	; 0x270f
  402ee8:	6013      	str	r3, [r2, #0]
  402eea:	f1ba 0f00 	cmp.w	sl, #0
  402eee:	d10d      	bne.n	402f0c <_dtoa_r+0x8c>
  402ef0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402ef4:	b955      	cbnz	r5, 402f0c <_dtoa_r+0x8c>
  402ef6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402ef8:	488d      	ldr	r0, [pc, #564]	; (403130 <_dtoa_r+0x2b0>)
  402efa:	2b00      	cmp	r3, #0
  402efc:	d0ee      	beq.n	402edc <_dtoa_r+0x5c>
  402efe:	f100 0308 	add.w	r3, r0, #8
  402f02:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402f04:	6013      	str	r3, [r2, #0]
  402f06:	b01b      	add	sp, #108	; 0x6c
  402f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402f0e:	4889      	ldr	r0, [pc, #548]	; (403134 <_dtoa_r+0x2b4>)
  402f10:	2b00      	cmp	r3, #0
  402f12:	d0e3      	beq.n	402edc <_dtoa_r+0x5c>
  402f14:	1cc3      	adds	r3, r0, #3
  402f16:	e7f4      	b.n	402f02 <_dtoa_r+0x82>
  402f18:	2301      	movs	r3, #1
  402f1a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  402f1e:	6033      	str	r3, [r6, #0]
  402f20:	46ab      	mov	fp, r5
  402f22:	e7c5      	b.n	402eb0 <_dtoa_r+0x30>
  402f24:	aa18      	add	r2, sp, #96	; 0x60
  402f26:	ab19      	add	r3, sp, #100	; 0x64
  402f28:	9201      	str	r2, [sp, #4]
  402f2a:	9300      	str	r3, [sp, #0]
  402f2c:	4652      	mov	r2, sl
  402f2e:	465b      	mov	r3, fp
  402f30:	4620      	mov	r0, r4
  402f32:	f001 fef5 	bl	404d20 <__d2b>
  402f36:	0d2b      	lsrs	r3, r5, #20
  402f38:	4681      	mov	r9, r0
  402f3a:	d071      	beq.n	403020 <_dtoa_r+0x1a0>
  402f3c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  402f40:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  402f44:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402f46:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  402f4a:	4650      	mov	r0, sl
  402f4c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  402f50:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402f54:	2200      	movs	r2, #0
  402f56:	4b78      	ldr	r3, [pc, #480]	; (403138 <_dtoa_r+0x2b8>)
  402f58:	f002 fa18 	bl	40538c <__aeabi_dsub>
  402f5c:	a36c      	add	r3, pc, #432	; (adr r3, 403110 <_dtoa_r+0x290>)
  402f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f62:	f002 fbc7 	bl	4056f4 <__aeabi_dmul>
  402f66:	a36c      	add	r3, pc, #432	; (adr r3, 403118 <_dtoa_r+0x298>)
  402f68:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f6c:	f002 fa10 	bl	405390 <__adddf3>
  402f70:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402f74:	4630      	mov	r0, r6
  402f76:	f002 fb57 	bl	405628 <__aeabi_i2d>
  402f7a:	a369      	add	r3, pc, #420	; (adr r3, 403120 <_dtoa_r+0x2a0>)
  402f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f80:	f002 fbb8 	bl	4056f4 <__aeabi_dmul>
  402f84:	4602      	mov	r2, r0
  402f86:	460b      	mov	r3, r1
  402f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402f8c:	f002 fa00 	bl	405390 <__adddf3>
  402f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402f94:	f002 fe5e 	bl	405c54 <__aeabi_d2iz>
  402f98:	2200      	movs	r2, #0
  402f9a:	9002      	str	r0, [sp, #8]
  402f9c:	2300      	movs	r3, #0
  402f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402fa2:	f002 fe19 	bl	405bd8 <__aeabi_dcmplt>
  402fa6:	2800      	cmp	r0, #0
  402fa8:	f040 8173 	bne.w	403292 <_dtoa_r+0x412>
  402fac:	9d02      	ldr	r5, [sp, #8]
  402fae:	2d16      	cmp	r5, #22
  402fb0:	f200 815d 	bhi.w	40326e <_dtoa_r+0x3ee>
  402fb4:	4b61      	ldr	r3, [pc, #388]	; (40313c <_dtoa_r+0x2bc>)
  402fb6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  402fba:	e9d3 0100 	ldrd	r0, r1, [r3]
  402fbe:	4652      	mov	r2, sl
  402fc0:	465b      	mov	r3, fp
  402fc2:	f002 fe27 	bl	405c14 <__aeabi_dcmpgt>
  402fc6:	2800      	cmp	r0, #0
  402fc8:	f000 81c5 	beq.w	403356 <_dtoa_r+0x4d6>
  402fcc:	1e6b      	subs	r3, r5, #1
  402fce:	9302      	str	r3, [sp, #8]
  402fd0:	2300      	movs	r3, #0
  402fd2:	930e      	str	r3, [sp, #56]	; 0x38
  402fd4:	1bbf      	subs	r7, r7, r6
  402fd6:	1e7b      	subs	r3, r7, #1
  402fd8:	9306      	str	r3, [sp, #24]
  402fda:	f100 8154 	bmi.w	403286 <_dtoa_r+0x406>
  402fde:	2300      	movs	r3, #0
  402fe0:	9308      	str	r3, [sp, #32]
  402fe2:	9b02      	ldr	r3, [sp, #8]
  402fe4:	2b00      	cmp	r3, #0
  402fe6:	f2c0 8145 	blt.w	403274 <_dtoa_r+0x3f4>
  402fea:	9a06      	ldr	r2, [sp, #24]
  402fec:	930d      	str	r3, [sp, #52]	; 0x34
  402fee:	4611      	mov	r1, r2
  402ff0:	4419      	add	r1, r3
  402ff2:	2300      	movs	r3, #0
  402ff4:	9106      	str	r1, [sp, #24]
  402ff6:	930c      	str	r3, [sp, #48]	; 0x30
  402ff8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ffa:	2b09      	cmp	r3, #9
  402ffc:	d82a      	bhi.n	403054 <_dtoa_r+0x1d4>
  402ffe:	2b05      	cmp	r3, #5
  403000:	f340 865b 	ble.w	403cba <_dtoa_r+0xe3a>
  403004:	3b04      	subs	r3, #4
  403006:	9324      	str	r3, [sp, #144]	; 0x90
  403008:	2500      	movs	r5, #0
  40300a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40300c:	3b02      	subs	r3, #2
  40300e:	2b03      	cmp	r3, #3
  403010:	f200 8642 	bhi.w	403c98 <_dtoa_r+0xe18>
  403014:	e8df f013 	tbh	[pc, r3, lsl #1]
  403018:	02c903d4 	.word	0x02c903d4
  40301c:	046103df 	.word	0x046103df
  403020:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403022:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403024:	443e      	add	r6, r7
  403026:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40302a:	2b20      	cmp	r3, #32
  40302c:	f340 818e 	ble.w	40334c <_dtoa_r+0x4cc>
  403030:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403034:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403038:	409d      	lsls	r5, r3
  40303a:	fa2a f000 	lsr.w	r0, sl, r0
  40303e:	4328      	orrs	r0, r5
  403040:	f002 fae2 	bl	405608 <__aeabi_ui2d>
  403044:	2301      	movs	r3, #1
  403046:	3e01      	subs	r6, #1
  403048:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40304c:	9314      	str	r3, [sp, #80]	; 0x50
  40304e:	e781      	b.n	402f54 <_dtoa_r+0xd4>
  403050:	483b      	ldr	r0, [pc, #236]	; (403140 <_dtoa_r+0x2c0>)
  403052:	e743      	b.n	402edc <_dtoa_r+0x5c>
  403054:	2100      	movs	r1, #0
  403056:	6461      	str	r1, [r4, #68]	; 0x44
  403058:	4620      	mov	r0, r4
  40305a:	9125      	str	r1, [sp, #148]	; 0x94
  40305c:	f001 fbc2 	bl	4047e4 <_Balloc>
  403060:	f04f 33ff 	mov.w	r3, #4294967295
  403064:	930a      	str	r3, [sp, #40]	; 0x28
  403066:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403068:	930f      	str	r3, [sp, #60]	; 0x3c
  40306a:	2301      	movs	r3, #1
  40306c:	9004      	str	r0, [sp, #16]
  40306e:	6420      	str	r0, [r4, #64]	; 0x40
  403070:	9224      	str	r2, [sp, #144]	; 0x90
  403072:	930b      	str	r3, [sp, #44]	; 0x2c
  403074:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403076:	2b00      	cmp	r3, #0
  403078:	f2c0 80d9 	blt.w	40322e <_dtoa_r+0x3ae>
  40307c:	9a02      	ldr	r2, [sp, #8]
  40307e:	2a0e      	cmp	r2, #14
  403080:	f300 80d5 	bgt.w	40322e <_dtoa_r+0x3ae>
  403084:	4b2d      	ldr	r3, [pc, #180]	; (40313c <_dtoa_r+0x2bc>)
  403086:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40308a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40308e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403092:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403094:	2b00      	cmp	r3, #0
  403096:	f2c0 83ba 	blt.w	40380e <_dtoa_r+0x98e>
  40309a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40309e:	4650      	mov	r0, sl
  4030a0:	462a      	mov	r2, r5
  4030a2:	4633      	mov	r3, r6
  4030a4:	4659      	mov	r1, fp
  4030a6:	f002 fc4f 	bl	405948 <__aeabi_ddiv>
  4030aa:	f002 fdd3 	bl	405c54 <__aeabi_d2iz>
  4030ae:	4680      	mov	r8, r0
  4030b0:	f002 faba 	bl	405628 <__aeabi_i2d>
  4030b4:	462a      	mov	r2, r5
  4030b6:	4633      	mov	r3, r6
  4030b8:	f002 fb1c 	bl	4056f4 <__aeabi_dmul>
  4030bc:	460b      	mov	r3, r1
  4030be:	4602      	mov	r2, r0
  4030c0:	4659      	mov	r1, fp
  4030c2:	4650      	mov	r0, sl
  4030c4:	f002 f962 	bl	40538c <__aeabi_dsub>
  4030c8:	9d04      	ldr	r5, [sp, #16]
  4030ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4030ce:	702b      	strb	r3, [r5, #0]
  4030d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030d2:	2b01      	cmp	r3, #1
  4030d4:	4606      	mov	r6, r0
  4030d6:	460f      	mov	r7, r1
  4030d8:	f105 0501 	add.w	r5, r5, #1
  4030dc:	d068      	beq.n	4031b0 <_dtoa_r+0x330>
  4030de:	2200      	movs	r2, #0
  4030e0:	4b18      	ldr	r3, [pc, #96]	; (403144 <_dtoa_r+0x2c4>)
  4030e2:	f002 fb07 	bl	4056f4 <__aeabi_dmul>
  4030e6:	2200      	movs	r2, #0
  4030e8:	2300      	movs	r3, #0
  4030ea:	4606      	mov	r6, r0
  4030ec:	460f      	mov	r7, r1
  4030ee:	f002 fd69 	bl	405bc4 <__aeabi_dcmpeq>
  4030f2:	2800      	cmp	r0, #0
  4030f4:	f040 8088 	bne.w	403208 <_dtoa_r+0x388>
  4030f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4030fc:	f04f 0a00 	mov.w	sl, #0
  403100:	f8df b040 	ldr.w	fp, [pc, #64]	; 403144 <_dtoa_r+0x2c4>
  403104:	940c      	str	r4, [sp, #48]	; 0x30
  403106:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40310a:	e028      	b.n	40315e <_dtoa_r+0x2de>
  40310c:	f3af 8000 	nop.w
  403110:	636f4361 	.word	0x636f4361
  403114:	3fd287a7 	.word	0x3fd287a7
  403118:	8b60c8b3 	.word	0x8b60c8b3
  40311c:	3fc68a28 	.word	0x3fc68a28
  403120:	509f79fb 	.word	0x509f79fb
  403124:	3fd34413 	.word	0x3fd34413
  403128:	7ff00000 	.word	0x7ff00000
  40312c:	00406789 	.word	0x00406789
  403130:	004067ac 	.word	0x004067ac
  403134:	004067b8 	.word	0x004067b8
  403138:	3ff80000 	.word	0x3ff80000
  40313c:	004067f8 	.word	0x004067f8
  403140:	00406788 	.word	0x00406788
  403144:	40240000 	.word	0x40240000
  403148:	f002 fad4 	bl	4056f4 <__aeabi_dmul>
  40314c:	2200      	movs	r2, #0
  40314e:	2300      	movs	r3, #0
  403150:	4606      	mov	r6, r0
  403152:	460f      	mov	r7, r1
  403154:	f002 fd36 	bl	405bc4 <__aeabi_dcmpeq>
  403158:	2800      	cmp	r0, #0
  40315a:	f040 83c1 	bne.w	4038e0 <_dtoa_r+0xa60>
  40315e:	4642      	mov	r2, r8
  403160:	464b      	mov	r3, r9
  403162:	4630      	mov	r0, r6
  403164:	4639      	mov	r1, r7
  403166:	f002 fbef 	bl	405948 <__aeabi_ddiv>
  40316a:	f002 fd73 	bl	405c54 <__aeabi_d2iz>
  40316e:	4604      	mov	r4, r0
  403170:	f002 fa5a 	bl	405628 <__aeabi_i2d>
  403174:	4642      	mov	r2, r8
  403176:	464b      	mov	r3, r9
  403178:	f002 fabc 	bl	4056f4 <__aeabi_dmul>
  40317c:	4602      	mov	r2, r0
  40317e:	460b      	mov	r3, r1
  403180:	4630      	mov	r0, r6
  403182:	4639      	mov	r1, r7
  403184:	f002 f902 	bl	40538c <__aeabi_dsub>
  403188:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40318c:	9e04      	ldr	r6, [sp, #16]
  40318e:	f805 eb01 	strb.w	lr, [r5], #1
  403192:	eba5 0e06 	sub.w	lr, r5, r6
  403196:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403198:	45b6      	cmp	lr, r6
  40319a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40319e:	4652      	mov	r2, sl
  4031a0:	465b      	mov	r3, fp
  4031a2:	d1d1      	bne.n	403148 <_dtoa_r+0x2c8>
  4031a4:	46a0      	mov	r8, r4
  4031a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4031aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4031ac:	4606      	mov	r6, r0
  4031ae:	460f      	mov	r7, r1
  4031b0:	4632      	mov	r2, r6
  4031b2:	463b      	mov	r3, r7
  4031b4:	4630      	mov	r0, r6
  4031b6:	4639      	mov	r1, r7
  4031b8:	f002 f8ea 	bl	405390 <__adddf3>
  4031bc:	4606      	mov	r6, r0
  4031be:	460f      	mov	r7, r1
  4031c0:	4602      	mov	r2, r0
  4031c2:	460b      	mov	r3, r1
  4031c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4031c8:	f002 fd06 	bl	405bd8 <__aeabi_dcmplt>
  4031cc:	b948      	cbnz	r0, 4031e2 <_dtoa_r+0x362>
  4031ce:	4632      	mov	r2, r6
  4031d0:	463b      	mov	r3, r7
  4031d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4031d6:	f002 fcf5 	bl	405bc4 <__aeabi_dcmpeq>
  4031da:	b1a8      	cbz	r0, 403208 <_dtoa_r+0x388>
  4031dc:	f018 0f01 	tst.w	r8, #1
  4031e0:	d012      	beq.n	403208 <_dtoa_r+0x388>
  4031e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4031e6:	9a04      	ldr	r2, [sp, #16]
  4031e8:	1e6b      	subs	r3, r5, #1
  4031ea:	e004      	b.n	4031f6 <_dtoa_r+0x376>
  4031ec:	429a      	cmp	r2, r3
  4031ee:	f000 8401 	beq.w	4039f4 <_dtoa_r+0xb74>
  4031f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4031f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4031fa:	f103 0501 	add.w	r5, r3, #1
  4031fe:	d0f5      	beq.n	4031ec <_dtoa_r+0x36c>
  403200:	f108 0801 	add.w	r8, r8, #1
  403204:	f883 8000 	strb.w	r8, [r3]
  403208:	4649      	mov	r1, r9
  40320a:	4620      	mov	r0, r4
  40320c:	f001 fb10 	bl	404830 <_Bfree>
  403210:	2200      	movs	r2, #0
  403212:	9b02      	ldr	r3, [sp, #8]
  403214:	702a      	strb	r2, [r5, #0]
  403216:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403218:	3301      	adds	r3, #1
  40321a:	6013      	str	r3, [r2, #0]
  40321c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40321e:	2b00      	cmp	r3, #0
  403220:	f000 839e 	beq.w	403960 <_dtoa_r+0xae0>
  403224:	9804      	ldr	r0, [sp, #16]
  403226:	601d      	str	r5, [r3, #0]
  403228:	b01b      	add	sp, #108	; 0x6c
  40322a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40322e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403230:	2a00      	cmp	r2, #0
  403232:	d03e      	beq.n	4032b2 <_dtoa_r+0x432>
  403234:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403236:	2a01      	cmp	r2, #1
  403238:	f340 8311 	ble.w	40385e <_dtoa_r+0x9de>
  40323c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40323e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403240:	1e5f      	subs	r7, r3, #1
  403242:	42ba      	cmp	r2, r7
  403244:	f2c0 838f 	blt.w	403966 <_dtoa_r+0xae6>
  403248:	1bd7      	subs	r7, r2, r7
  40324a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40324c:	2b00      	cmp	r3, #0
  40324e:	f2c0 848b 	blt.w	403b68 <_dtoa_r+0xce8>
  403252:	9d08      	ldr	r5, [sp, #32]
  403254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403256:	9a08      	ldr	r2, [sp, #32]
  403258:	441a      	add	r2, r3
  40325a:	9208      	str	r2, [sp, #32]
  40325c:	9a06      	ldr	r2, [sp, #24]
  40325e:	2101      	movs	r1, #1
  403260:	441a      	add	r2, r3
  403262:	4620      	mov	r0, r4
  403264:	9206      	str	r2, [sp, #24]
  403266:	f001 fb7d 	bl	404964 <__i2b>
  40326a:	4606      	mov	r6, r0
  40326c:	e024      	b.n	4032b8 <_dtoa_r+0x438>
  40326e:	2301      	movs	r3, #1
  403270:	930e      	str	r3, [sp, #56]	; 0x38
  403272:	e6af      	b.n	402fd4 <_dtoa_r+0x154>
  403274:	9a08      	ldr	r2, [sp, #32]
  403276:	9b02      	ldr	r3, [sp, #8]
  403278:	1ad2      	subs	r2, r2, r3
  40327a:	425b      	negs	r3, r3
  40327c:	930c      	str	r3, [sp, #48]	; 0x30
  40327e:	2300      	movs	r3, #0
  403280:	9208      	str	r2, [sp, #32]
  403282:	930d      	str	r3, [sp, #52]	; 0x34
  403284:	e6b8      	b.n	402ff8 <_dtoa_r+0x178>
  403286:	f1c7 0301 	rsb	r3, r7, #1
  40328a:	9308      	str	r3, [sp, #32]
  40328c:	2300      	movs	r3, #0
  40328e:	9306      	str	r3, [sp, #24]
  403290:	e6a7      	b.n	402fe2 <_dtoa_r+0x162>
  403292:	9d02      	ldr	r5, [sp, #8]
  403294:	4628      	mov	r0, r5
  403296:	f002 f9c7 	bl	405628 <__aeabi_i2d>
  40329a:	4602      	mov	r2, r0
  40329c:	460b      	mov	r3, r1
  40329e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4032a2:	f002 fc8f 	bl	405bc4 <__aeabi_dcmpeq>
  4032a6:	2800      	cmp	r0, #0
  4032a8:	f47f ae80 	bne.w	402fac <_dtoa_r+0x12c>
  4032ac:	1e6b      	subs	r3, r5, #1
  4032ae:	9302      	str	r3, [sp, #8]
  4032b0:	e67c      	b.n	402fac <_dtoa_r+0x12c>
  4032b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4032b4:	9d08      	ldr	r5, [sp, #32]
  4032b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4032b8:	2d00      	cmp	r5, #0
  4032ba:	dd0c      	ble.n	4032d6 <_dtoa_r+0x456>
  4032bc:	9906      	ldr	r1, [sp, #24]
  4032be:	2900      	cmp	r1, #0
  4032c0:	460b      	mov	r3, r1
  4032c2:	dd08      	ble.n	4032d6 <_dtoa_r+0x456>
  4032c4:	42a9      	cmp	r1, r5
  4032c6:	9a08      	ldr	r2, [sp, #32]
  4032c8:	bfa8      	it	ge
  4032ca:	462b      	movge	r3, r5
  4032cc:	1ad2      	subs	r2, r2, r3
  4032ce:	1aed      	subs	r5, r5, r3
  4032d0:	1acb      	subs	r3, r1, r3
  4032d2:	9208      	str	r2, [sp, #32]
  4032d4:	9306      	str	r3, [sp, #24]
  4032d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4032d8:	b1d3      	cbz	r3, 403310 <_dtoa_r+0x490>
  4032da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4032dc:	2b00      	cmp	r3, #0
  4032de:	f000 82b7 	beq.w	403850 <_dtoa_r+0x9d0>
  4032e2:	2f00      	cmp	r7, #0
  4032e4:	dd10      	ble.n	403308 <_dtoa_r+0x488>
  4032e6:	4631      	mov	r1, r6
  4032e8:	463a      	mov	r2, r7
  4032ea:	4620      	mov	r0, r4
  4032ec:	f001 fbd6 	bl	404a9c <__pow5mult>
  4032f0:	464a      	mov	r2, r9
  4032f2:	4601      	mov	r1, r0
  4032f4:	4606      	mov	r6, r0
  4032f6:	4620      	mov	r0, r4
  4032f8:	f001 fb3e 	bl	404978 <__multiply>
  4032fc:	4649      	mov	r1, r9
  4032fe:	4680      	mov	r8, r0
  403300:	4620      	mov	r0, r4
  403302:	f001 fa95 	bl	404830 <_Bfree>
  403306:	46c1      	mov	r9, r8
  403308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40330a:	1bda      	subs	r2, r3, r7
  40330c:	f040 82a1 	bne.w	403852 <_dtoa_r+0x9d2>
  403310:	2101      	movs	r1, #1
  403312:	4620      	mov	r0, r4
  403314:	f001 fb26 	bl	404964 <__i2b>
  403318:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40331a:	2b00      	cmp	r3, #0
  40331c:	4680      	mov	r8, r0
  40331e:	dd1c      	ble.n	40335a <_dtoa_r+0x4da>
  403320:	4601      	mov	r1, r0
  403322:	461a      	mov	r2, r3
  403324:	4620      	mov	r0, r4
  403326:	f001 fbb9 	bl	404a9c <__pow5mult>
  40332a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40332c:	2b01      	cmp	r3, #1
  40332e:	4680      	mov	r8, r0
  403330:	f340 8254 	ble.w	4037dc <_dtoa_r+0x95c>
  403334:	2300      	movs	r3, #0
  403336:	930c      	str	r3, [sp, #48]	; 0x30
  403338:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40333c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403340:	6918      	ldr	r0, [r3, #16]
  403342:	f001 fabf 	bl	4048c4 <__hi0bits>
  403346:	f1c0 0020 	rsb	r0, r0, #32
  40334a:	e010      	b.n	40336e <_dtoa_r+0x4ee>
  40334c:	f1c3 0520 	rsb	r5, r3, #32
  403350:	fa0a f005 	lsl.w	r0, sl, r5
  403354:	e674      	b.n	403040 <_dtoa_r+0x1c0>
  403356:	900e      	str	r0, [sp, #56]	; 0x38
  403358:	e63c      	b.n	402fd4 <_dtoa_r+0x154>
  40335a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40335c:	2b01      	cmp	r3, #1
  40335e:	f340 8287 	ble.w	403870 <_dtoa_r+0x9f0>
  403362:	2300      	movs	r3, #0
  403364:	930c      	str	r3, [sp, #48]	; 0x30
  403366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403368:	2001      	movs	r0, #1
  40336a:	2b00      	cmp	r3, #0
  40336c:	d1e4      	bne.n	403338 <_dtoa_r+0x4b8>
  40336e:	9a06      	ldr	r2, [sp, #24]
  403370:	4410      	add	r0, r2
  403372:	f010 001f 	ands.w	r0, r0, #31
  403376:	f000 80a1 	beq.w	4034bc <_dtoa_r+0x63c>
  40337a:	f1c0 0320 	rsb	r3, r0, #32
  40337e:	2b04      	cmp	r3, #4
  403380:	f340 849e 	ble.w	403cc0 <_dtoa_r+0xe40>
  403384:	9b08      	ldr	r3, [sp, #32]
  403386:	f1c0 001c 	rsb	r0, r0, #28
  40338a:	4403      	add	r3, r0
  40338c:	9308      	str	r3, [sp, #32]
  40338e:	4613      	mov	r3, r2
  403390:	4403      	add	r3, r0
  403392:	4405      	add	r5, r0
  403394:	9306      	str	r3, [sp, #24]
  403396:	9b08      	ldr	r3, [sp, #32]
  403398:	2b00      	cmp	r3, #0
  40339a:	dd05      	ble.n	4033a8 <_dtoa_r+0x528>
  40339c:	4649      	mov	r1, r9
  40339e:	461a      	mov	r2, r3
  4033a0:	4620      	mov	r0, r4
  4033a2:	f001 fbcb 	bl	404b3c <__lshift>
  4033a6:	4681      	mov	r9, r0
  4033a8:	9b06      	ldr	r3, [sp, #24]
  4033aa:	2b00      	cmp	r3, #0
  4033ac:	dd05      	ble.n	4033ba <_dtoa_r+0x53a>
  4033ae:	4641      	mov	r1, r8
  4033b0:	461a      	mov	r2, r3
  4033b2:	4620      	mov	r0, r4
  4033b4:	f001 fbc2 	bl	404b3c <__lshift>
  4033b8:	4680      	mov	r8, r0
  4033ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033bc:	2b00      	cmp	r3, #0
  4033be:	f040 8086 	bne.w	4034ce <_dtoa_r+0x64e>
  4033c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033c4:	2b00      	cmp	r3, #0
  4033c6:	f340 8266 	ble.w	403896 <_dtoa_r+0xa16>
  4033ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4033cc:	2b00      	cmp	r3, #0
  4033ce:	f000 8098 	beq.w	403502 <_dtoa_r+0x682>
  4033d2:	2d00      	cmp	r5, #0
  4033d4:	dd05      	ble.n	4033e2 <_dtoa_r+0x562>
  4033d6:	4631      	mov	r1, r6
  4033d8:	462a      	mov	r2, r5
  4033da:	4620      	mov	r0, r4
  4033dc:	f001 fbae 	bl	404b3c <__lshift>
  4033e0:	4606      	mov	r6, r0
  4033e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4033e4:	2b00      	cmp	r3, #0
  4033e6:	f040 8337 	bne.w	403a58 <_dtoa_r+0xbd8>
  4033ea:	9606      	str	r6, [sp, #24]
  4033ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033ee:	9a04      	ldr	r2, [sp, #16]
  4033f0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4033f4:	3b01      	subs	r3, #1
  4033f6:	18d3      	adds	r3, r2, r3
  4033f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4033fa:	f00a 0301 	and.w	r3, sl, #1
  4033fe:	930c      	str	r3, [sp, #48]	; 0x30
  403400:	4617      	mov	r7, r2
  403402:	46c2      	mov	sl, r8
  403404:	4651      	mov	r1, sl
  403406:	4648      	mov	r0, r9
  403408:	f7ff fca6 	bl	402d58 <quorem>
  40340c:	4631      	mov	r1, r6
  40340e:	4605      	mov	r5, r0
  403410:	4648      	mov	r0, r9
  403412:	f001 fbe5 	bl	404be0 <__mcmp>
  403416:	465a      	mov	r2, fp
  403418:	900a      	str	r0, [sp, #40]	; 0x28
  40341a:	4651      	mov	r1, sl
  40341c:	4620      	mov	r0, r4
  40341e:	f001 fbfb 	bl	404c18 <__mdiff>
  403422:	68c2      	ldr	r2, [r0, #12]
  403424:	4680      	mov	r8, r0
  403426:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40342a:	2a00      	cmp	r2, #0
  40342c:	f040 822b 	bne.w	403886 <_dtoa_r+0xa06>
  403430:	4601      	mov	r1, r0
  403432:	4648      	mov	r0, r9
  403434:	9308      	str	r3, [sp, #32]
  403436:	f001 fbd3 	bl	404be0 <__mcmp>
  40343a:	4641      	mov	r1, r8
  40343c:	9006      	str	r0, [sp, #24]
  40343e:	4620      	mov	r0, r4
  403440:	f001 f9f6 	bl	404830 <_Bfree>
  403444:	9a06      	ldr	r2, [sp, #24]
  403446:	9b08      	ldr	r3, [sp, #32]
  403448:	b932      	cbnz	r2, 403458 <_dtoa_r+0x5d8>
  40344a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40344c:	b921      	cbnz	r1, 403458 <_dtoa_r+0x5d8>
  40344e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403450:	2a00      	cmp	r2, #0
  403452:	f000 83ef 	beq.w	403c34 <_dtoa_r+0xdb4>
  403456:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403458:	990a      	ldr	r1, [sp, #40]	; 0x28
  40345a:	2900      	cmp	r1, #0
  40345c:	f2c0 829f 	blt.w	40399e <_dtoa_r+0xb1e>
  403460:	d105      	bne.n	40346e <_dtoa_r+0x5ee>
  403462:	9924      	ldr	r1, [sp, #144]	; 0x90
  403464:	b919      	cbnz	r1, 40346e <_dtoa_r+0x5ee>
  403466:	990c      	ldr	r1, [sp, #48]	; 0x30
  403468:	2900      	cmp	r1, #0
  40346a:	f000 8298 	beq.w	40399e <_dtoa_r+0xb1e>
  40346e:	2a00      	cmp	r2, #0
  403470:	f300 8306 	bgt.w	403a80 <_dtoa_r+0xc00>
  403474:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403476:	703b      	strb	r3, [r7, #0]
  403478:	f107 0801 	add.w	r8, r7, #1
  40347c:	4297      	cmp	r7, r2
  40347e:	4645      	mov	r5, r8
  403480:	f000 830c 	beq.w	403a9c <_dtoa_r+0xc1c>
  403484:	4649      	mov	r1, r9
  403486:	2300      	movs	r3, #0
  403488:	220a      	movs	r2, #10
  40348a:	4620      	mov	r0, r4
  40348c:	f001 f9da 	bl	404844 <__multadd>
  403490:	455e      	cmp	r6, fp
  403492:	4681      	mov	r9, r0
  403494:	4631      	mov	r1, r6
  403496:	f04f 0300 	mov.w	r3, #0
  40349a:	f04f 020a 	mov.w	r2, #10
  40349e:	4620      	mov	r0, r4
  4034a0:	f000 81eb 	beq.w	40387a <_dtoa_r+0x9fa>
  4034a4:	f001 f9ce 	bl	404844 <__multadd>
  4034a8:	4659      	mov	r1, fp
  4034aa:	4606      	mov	r6, r0
  4034ac:	2300      	movs	r3, #0
  4034ae:	220a      	movs	r2, #10
  4034b0:	4620      	mov	r0, r4
  4034b2:	f001 f9c7 	bl	404844 <__multadd>
  4034b6:	4647      	mov	r7, r8
  4034b8:	4683      	mov	fp, r0
  4034ba:	e7a3      	b.n	403404 <_dtoa_r+0x584>
  4034bc:	201c      	movs	r0, #28
  4034be:	9b08      	ldr	r3, [sp, #32]
  4034c0:	4403      	add	r3, r0
  4034c2:	9308      	str	r3, [sp, #32]
  4034c4:	9b06      	ldr	r3, [sp, #24]
  4034c6:	4403      	add	r3, r0
  4034c8:	4405      	add	r5, r0
  4034ca:	9306      	str	r3, [sp, #24]
  4034cc:	e763      	b.n	403396 <_dtoa_r+0x516>
  4034ce:	4641      	mov	r1, r8
  4034d0:	4648      	mov	r0, r9
  4034d2:	f001 fb85 	bl	404be0 <__mcmp>
  4034d6:	2800      	cmp	r0, #0
  4034d8:	f6bf af73 	bge.w	4033c2 <_dtoa_r+0x542>
  4034dc:	9f02      	ldr	r7, [sp, #8]
  4034de:	4649      	mov	r1, r9
  4034e0:	2300      	movs	r3, #0
  4034e2:	220a      	movs	r2, #10
  4034e4:	4620      	mov	r0, r4
  4034e6:	3f01      	subs	r7, #1
  4034e8:	9702      	str	r7, [sp, #8]
  4034ea:	f001 f9ab 	bl	404844 <__multadd>
  4034ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4034f0:	4681      	mov	r9, r0
  4034f2:	2b00      	cmp	r3, #0
  4034f4:	f040 83b6 	bne.w	403c64 <_dtoa_r+0xde4>
  4034f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4034fa:	2b00      	cmp	r3, #0
  4034fc:	f340 83bf 	ble.w	403c7e <_dtoa_r+0xdfe>
  403500:	930a      	str	r3, [sp, #40]	; 0x28
  403502:	f8dd b010 	ldr.w	fp, [sp, #16]
  403506:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403508:	465d      	mov	r5, fp
  40350a:	e002      	b.n	403512 <_dtoa_r+0x692>
  40350c:	f001 f99a 	bl	404844 <__multadd>
  403510:	4681      	mov	r9, r0
  403512:	4641      	mov	r1, r8
  403514:	4648      	mov	r0, r9
  403516:	f7ff fc1f 	bl	402d58 <quorem>
  40351a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40351e:	f805 ab01 	strb.w	sl, [r5], #1
  403522:	eba5 030b 	sub.w	r3, r5, fp
  403526:	42bb      	cmp	r3, r7
  403528:	f04f 020a 	mov.w	r2, #10
  40352c:	f04f 0300 	mov.w	r3, #0
  403530:	4649      	mov	r1, r9
  403532:	4620      	mov	r0, r4
  403534:	dbea      	blt.n	40350c <_dtoa_r+0x68c>
  403536:	9b04      	ldr	r3, [sp, #16]
  403538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40353a:	2a01      	cmp	r2, #1
  40353c:	bfac      	ite	ge
  40353e:	189b      	addge	r3, r3, r2
  403540:	3301      	addlt	r3, #1
  403542:	461d      	mov	r5, r3
  403544:	f04f 0b00 	mov.w	fp, #0
  403548:	4649      	mov	r1, r9
  40354a:	2201      	movs	r2, #1
  40354c:	4620      	mov	r0, r4
  40354e:	f001 faf5 	bl	404b3c <__lshift>
  403552:	4641      	mov	r1, r8
  403554:	4681      	mov	r9, r0
  403556:	f001 fb43 	bl	404be0 <__mcmp>
  40355a:	2800      	cmp	r0, #0
  40355c:	f340 823d 	ble.w	4039da <_dtoa_r+0xb5a>
  403560:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403564:	9904      	ldr	r1, [sp, #16]
  403566:	1e6b      	subs	r3, r5, #1
  403568:	e004      	b.n	403574 <_dtoa_r+0x6f4>
  40356a:	428b      	cmp	r3, r1
  40356c:	f000 81ae 	beq.w	4038cc <_dtoa_r+0xa4c>
  403570:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403574:	2a39      	cmp	r2, #57	; 0x39
  403576:	f103 0501 	add.w	r5, r3, #1
  40357a:	d0f6      	beq.n	40356a <_dtoa_r+0x6ea>
  40357c:	3201      	adds	r2, #1
  40357e:	701a      	strb	r2, [r3, #0]
  403580:	4641      	mov	r1, r8
  403582:	4620      	mov	r0, r4
  403584:	f001 f954 	bl	404830 <_Bfree>
  403588:	2e00      	cmp	r6, #0
  40358a:	f43f ae3d 	beq.w	403208 <_dtoa_r+0x388>
  40358e:	f1bb 0f00 	cmp.w	fp, #0
  403592:	d005      	beq.n	4035a0 <_dtoa_r+0x720>
  403594:	45b3      	cmp	fp, r6
  403596:	d003      	beq.n	4035a0 <_dtoa_r+0x720>
  403598:	4659      	mov	r1, fp
  40359a:	4620      	mov	r0, r4
  40359c:	f001 f948 	bl	404830 <_Bfree>
  4035a0:	4631      	mov	r1, r6
  4035a2:	4620      	mov	r0, r4
  4035a4:	f001 f944 	bl	404830 <_Bfree>
  4035a8:	e62e      	b.n	403208 <_dtoa_r+0x388>
  4035aa:	2300      	movs	r3, #0
  4035ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4035ae:	9b02      	ldr	r3, [sp, #8]
  4035b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4035b2:	4413      	add	r3, r2
  4035b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4035b6:	3301      	adds	r3, #1
  4035b8:	2b01      	cmp	r3, #1
  4035ba:	461f      	mov	r7, r3
  4035bc:	461e      	mov	r6, r3
  4035be:	930a      	str	r3, [sp, #40]	; 0x28
  4035c0:	bfb8      	it	lt
  4035c2:	2701      	movlt	r7, #1
  4035c4:	2100      	movs	r1, #0
  4035c6:	2f17      	cmp	r7, #23
  4035c8:	6461      	str	r1, [r4, #68]	; 0x44
  4035ca:	d90a      	bls.n	4035e2 <_dtoa_r+0x762>
  4035cc:	2201      	movs	r2, #1
  4035ce:	2304      	movs	r3, #4
  4035d0:	005b      	lsls	r3, r3, #1
  4035d2:	f103 0014 	add.w	r0, r3, #20
  4035d6:	4287      	cmp	r7, r0
  4035d8:	4611      	mov	r1, r2
  4035da:	f102 0201 	add.w	r2, r2, #1
  4035de:	d2f7      	bcs.n	4035d0 <_dtoa_r+0x750>
  4035e0:	6461      	str	r1, [r4, #68]	; 0x44
  4035e2:	4620      	mov	r0, r4
  4035e4:	f001 f8fe 	bl	4047e4 <_Balloc>
  4035e8:	2e0e      	cmp	r6, #14
  4035ea:	9004      	str	r0, [sp, #16]
  4035ec:	6420      	str	r0, [r4, #64]	; 0x40
  4035ee:	f63f ad41 	bhi.w	403074 <_dtoa_r+0x1f4>
  4035f2:	2d00      	cmp	r5, #0
  4035f4:	f43f ad3e 	beq.w	403074 <_dtoa_r+0x1f4>
  4035f8:	9902      	ldr	r1, [sp, #8]
  4035fa:	2900      	cmp	r1, #0
  4035fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403600:	f340 8202 	ble.w	403a08 <_dtoa_r+0xb88>
  403604:	4bb8      	ldr	r3, [pc, #736]	; (4038e8 <_dtoa_r+0xa68>)
  403606:	f001 020f 	and.w	r2, r1, #15
  40360a:	110d      	asrs	r5, r1, #4
  40360c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403610:	06e9      	lsls	r1, r5, #27
  403612:	e9d3 6700 	ldrd	r6, r7, [r3]
  403616:	f140 81ae 	bpl.w	403976 <_dtoa_r+0xaf6>
  40361a:	4bb4      	ldr	r3, [pc, #720]	; (4038ec <_dtoa_r+0xa6c>)
  40361c:	4650      	mov	r0, sl
  40361e:	4659      	mov	r1, fp
  403620:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403624:	f002 f990 	bl	405948 <__aeabi_ddiv>
  403628:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40362c:	f005 050f 	and.w	r5, r5, #15
  403630:	f04f 0a03 	mov.w	sl, #3
  403634:	b18d      	cbz	r5, 40365a <_dtoa_r+0x7da>
  403636:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4038ec <_dtoa_r+0xa6c>
  40363a:	07ea      	lsls	r2, r5, #31
  40363c:	d509      	bpl.n	403652 <_dtoa_r+0x7d2>
  40363e:	4630      	mov	r0, r6
  403640:	4639      	mov	r1, r7
  403642:	e9d8 2300 	ldrd	r2, r3, [r8]
  403646:	f002 f855 	bl	4056f4 <__aeabi_dmul>
  40364a:	f10a 0a01 	add.w	sl, sl, #1
  40364e:	4606      	mov	r6, r0
  403650:	460f      	mov	r7, r1
  403652:	106d      	asrs	r5, r5, #1
  403654:	f108 0808 	add.w	r8, r8, #8
  403658:	d1ef      	bne.n	40363a <_dtoa_r+0x7ba>
  40365a:	463b      	mov	r3, r7
  40365c:	4632      	mov	r2, r6
  40365e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403662:	f002 f971 	bl	405948 <__aeabi_ddiv>
  403666:	4607      	mov	r7, r0
  403668:	4688      	mov	r8, r1
  40366a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40366c:	b143      	cbz	r3, 403680 <_dtoa_r+0x800>
  40366e:	2200      	movs	r2, #0
  403670:	4b9f      	ldr	r3, [pc, #636]	; (4038f0 <_dtoa_r+0xa70>)
  403672:	4638      	mov	r0, r7
  403674:	4641      	mov	r1, r8
  403676:	f002 faaf 	bl	405bd8 <__aeabi_dcmplt>
  40367a:	2800      	cmp	r0, #0
  40367c:	f040 8286 	bne.w	403b8c <_dtoa_r+0xd0c>
  403680:	4650      	mov	r0, sl
  403682:	f001 ffd1 	bl	405628 <__aeabi_i2d>
  403686:	463a      	mov	r2, r7
  403688:	4643      	mov	r3, r8
  40368a:	f002 f833 	bl	4056f4 <__aeabi_dmul>
  40368e:	4b99      	ldr	r3, [pc, #612]	; (4038f4 <_dtoa_r+0xa74>)
  403690:	2200      	movs	r2, #0
  403692:	f001 fe7d 	bl	405390 <__adddf3>
  403696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403698:	4605      	mov	r5, r0
  40369a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40369e:	2b00      	cmp	r3, #0
  4036a0:	f000 813e 	beq.w	403920 <_dtoa_r+0xaa0>
  4036a4:	9b02      	ldr	r3, [sp, #8]
  4036a6:	9315      	str	r3, [sp, #84]	; 0x54
  4036a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036aa:	9312      	str	r3, [sp, #72]	; 0x48
  4036ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4036ae:	2b00      	cmp	r3, #0
  4036b0:	f000 81fa 	beq.w	403aa8 <_dtoa_r+0xc28>
  4036b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4036b6:	4b8c      	ldr	r3, [pc, #560]	; (4038e8 <_dtoa_r+0xa68>)
  4036b8:	498f      	ldr	r1, [pc, #572]	; (4038f8 <_dtoa_r+0xa78>)
  4036ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4036be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4036c2:	2000      	movs	r0, #0
  4036c4:	f002 f940 	bl	405948 <__aeabi_ddiv>
  4036c8:	462a      	mov	r2, r5
  4036ca:	4633      	mov	r3, r6
  4036cc:	f001 fe5e 	bl	40538c <__aeabi_dsub>
  4036d0:	4682      	mov	sl, r0
  4036d2:	468b      	mov	fp, r1
  4036d4:	4638      	mov	r0, r7
  4036d6:	4641      	mov	r1, r8
  4036d8:	f002 fabc 	bl	405c54 <__aeabi_d2iz>
  4036dc:	4605      	mov	r5, r0
  4036de:	f001 ffa3 	bl	405628 <__aeabi_i2d>
  4036e2:	4602      	mov	r2, r0
  4036e4:	460b      	mov	r3, r1
  4036e6:	4638      	mov	r0, r7
  4036e8:	4641      	mov	r1, r8
  4036ea:	f001 fe4f 	bl	40538c <__aeabi_dsub>
  4036ee:	3530      	adds	r5, #48	; 0x30
  4036f0:	fa5f f885 	uxtb.w	r8, r5
  4036f4:	9d04      	ldr	r5, [sp, #16]
  4036f6:	4606      	mov	r6, r0
  4036f8:	460f      	mov	r7, r1
  4036fa:	f885 8000 	strb.w	r8, [r5]
  4036fe:	4602      	mov	r2, r0
  403700:	460b      	mov	r3, r1
  403702:	4650      	mov	r0, sl
  403704:	4659      	mov	r1, fp
  403706:	3501      	adds	r5, #1
  403708:	f002 fa84 	bl	405c14 <__aeabi_dcmpgt>
  40370c:	2800      	cmp	r0, #0
  40370e:	d154      	bne.n	4037ba <_dtoa_r+0x93a>
  403710:	4632      	mov	r2, r6
  403712:	463b      	mov	r3, r7
  403714:	2000      	movs	r0, #0
  403716:	4976      	ldr	r1, [pc, #472]	; (4038f0 <_dtoa_r+0xa70>)
  403718:	f001 fe38 	bl	40538c <__aeabi_dsub>
  40371c:	4602      	mov	r2, r0
  40371e:	460b      	mov	r3, r1
  403720:	4650      	mov	r0, sl
  403722:	4659      	mov	r1, fp
  403724:	f002 fa76 	bl	405c14 <__aeabi_dcmpgt>
  403728:	2800      	cmp	r0, #0
  40372a:	f040 8270 	bne.w	403c0e <_dtoa_r+0xd8e>
  40372e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403730:	2a01      	cmp	r2, #1
  403732:	f000 8111 	beq.w	403958 <_dtoa_r+0xad8>
  403736:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403738:	9a04      	ldr	r2, [sp, #16]
  40373a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40373e:	4413      	add	r3, r2
  403740:	4699      	mov	r9, r3
  403742:	e00d      	b.n	403760 <_dtoa_r+0x8e0>
  403744:	2000      	movs	r0, #0
  403746:	496a      	ldr	r1, [pc, #424]	; (4038f0 <_dtoa_r+0xa70>)
  403748:	f001 fe20 	bl	40538c <__aeabi_dsub>
  40374c:	4652      	mov	r2, sl
  40374e:	465b      	mov	r3, fp
  403750:	f002 fa42 	bl	405bd8 <__aeabi_dcmplt>
  403754:	2800      	cmp	r0, #0
  403756:	f040 8258 	bne.w	403c0a <_dtoa_r+0xd8a>
  40375a:	454d      	cmp	r5, r9
  40375c:	f000 80fa 	beq.w	403954 <_dtoa_r+0xad4>
  403760:	4650      	mov	r0, sl
  403762:	4659      	mov	r1, fp
  403764:	2200      	movs	r2, #0
  403766:	4b65      	ldr	r3, [pc, #404]	; (4038fc <_dtoa_r+0xa7c>)
  403768:	f001 ffc4 	bl	4056f4 <__aeabi_dmul>
  40376c:	2200      	movs	r2, #0
  40376e:	4b63      	ldr	r3, [pc, #396]	; (4038fc <_dtoa_r+0xa7c>)
  403770:	4682      	mov	sl, r0
  403772:	468b      	mov	fp, r1
  403774:	4630      	mov	r0, r6
  403776:	4639      	mov	r1, r7
  403778:	f001 ffbc 	bl	4056f4 <__aeabi_dmul>
  40377c:	460f      	mov	r7, r1
  40377e:	4606      	mov	r6, r0
  403780:	f002 fa68 	bl	405c54 <__aeabi_d2iz>
  403784:	4680      	mov	r8, r0
  403786:	f001 ff4f 	bl	405628 <__aeabi_i2d>
  40378a:	4602      	mov	r2, r0
  40378c:	460b      	mov	r3, r1
  40378e:	4630      	mov	r0, r6
  403790:	4639      	mov	r1, r7
  403792:	f001 fdfb 	bl	40538c <__aeabi_dsub>
  403796:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40379a:	fa5f f888 	uxtb.w	r8, r8
  40379e:	4652      	mov	r2, sl
  4037a0:	465b      	mov	r3, fp
  4037a2:	f805 8b01 	strb.w	r8, [r5], #1
  4037a6:	4606      	mov	r6, r0
  4037a8:	460f      	mov	r7, r1
  4037aa:	f002 fa15 	bl	405bd8 <__aeabi_dcmplt>
  4037ae:	4632      	mov	r2, r6
  4037b0:	463b      	mov	r3, r7
  4037b2:	2800      	cmp	r0, #0
  4037b4:	d0c6      	beq.n	403744 <_dtoa_r+0x8c4>
  4037b6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4037ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4037bc:	9302      	str	r3, [sp, #8]
  4037be:	e523      	b.n	403208 <_dtoa_r+0x388>
  4037c0:	2300      	movs	r3, #0
  4037c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4037c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4037c6:	2b00      	cmp	r3, #0
  4037c8:	f340 80dc 	ble.w	403984 <_dtoa_r+0xb04>
  4037cc:	461f      	mov	r7, r3
  4037ce:	461e      	mov	r6, r3
  4037d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4037d2:	930a      	str	r3, [sp, #40]	; 0x28
  4037d4:	e6f6      	b.n	4035c4 <_dtoa_r+0x744>
  4037d6:	2301      	movs	r3, #1
  4037d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4037da:	e7f3      	b.n	4037c4 <_dtoa_r+0x944>
  4037dc:	f1ba 0f00 	cmp.w	sl, #0
  4037e0:	f47f ada8 	bne.w	403334 <_dtoa_r+0x4b4>
  4037e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4037e8:	2b00      	cmp	r3, #0
  4037ea:	f47f adba 	bne.w	403362 <_dtoa_r+0x4e2>
  4037ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4037f2:	0d3f      	lsrs	r7, r7, #20
  4037f4:	053f      	lsls	r7, r7, #20
  4037f6:	2f00      	cmp	r7, #0
  4037f8:	f000 820d 	beq.w	403c16 <_dtoa_r+0xd96>
  4037fc:	9b08      	ldr	r3, [sp, #32]
  4037fe:	3301      	adds	r3, #1
  403800:	9308      	str	r3, [sp, #32]
  403802:	9b06      	ldr	r3, [sp, #24]
  403804:	3301      	adds	r3, #1
  403806:	9306      	str	r3, [sp, #24]
  403808:	2301      	movs	r3, #1
  40380a:	930c      	str	r3, [sp, #48]	; 0x30
  40380c:	e5ab      	b.n	403366 <_dtoa_r+0x4e6>
  40380e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403810:	2b00      	cmp	r3, #0
  403812:	f73f ac42 	bgt.w	40309a <_dtoa_r+0x21a>
  403816:	f040 8221 	bne.w	403c5c <_dtoa_r+0xddc>
  40381a:	2200      	movs	r2, #0
  40381c:	4b38      	ldr	r3, [pc, #224]	; (403900 <_dtoa_r+0xa80>)
  40381e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403822:	f001 ff67 	bl	4056f4 <__aeabi_dmul>
  403826:	4652      	mov	r2, sl
  403828:	465b      	mov	r3, fp
  40382a:	f002 f9e9 	bl	405c00 <__aeabi_dcmpge>
  40382e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403832:	4646      	mov	r6, r8
  403834:	2800      	cmp	r0, #0
  403836:	d041      	beq.n	4038bc <_dtoa_r+0xa3c>
  403838:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40383a:	9d04      	ldr	r5, [sp, #16]
  40383c:	43db      	mvns	r3, r3
  40383e:	9302      	str	r3, [sp, #8]
  403840:	4641      	mov	r1, r8
  403842:	4620      	mov	r0, r4
  403844:	f000 fff4 	bl	404830 <_Bfree>
  403848:	2e00      	cmp	r6, #0
  40384a:	f43f acdd 	beq.w	403208 <_dtoa_r+0x388>
  40384e:	e6a7      	b.n	4035a0 <_dtoa_r+0x720>
  403850:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403852:	4649      	mov	r1, r9
  403854:	4620      	mov	r0, r4
  403856:	f001 f921 	bl	404a9c <__pow5mult>
  40385a:	4681      	mov	r9, r0
  40385c:	e558      	b.n	403310 <_dtoa_r+0x490>
  40385e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403860:	2a00      	cmp	r2, #0
  403862:	f000 8187 	beq.w	403b74 <_dtoa_r+0xcf4>
  403866:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40386a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40386c:	9d08      	ldr	r5, [sp, #32]
  40386e:	e4f2      	b.n	403256 <_dtoa_r+0x3d6>
  403870:	f1ba 0f00 	cmp.w	sl, #0
  403874:	f47f ad75 	bne.w	403362 <_dtoa_r+0x4e2>
  403878:	e7b4      	b.n	4037e4 <_dtoa_r+0x964>
  40387a:	f000 ffe3 	bl	404844 <__multadd>
  40387e:	4647      	mov	r7, r8
  403880:	4606      	mov	r6, r0
  403882:	4683      	mov	fp, r0
  403884:	e5be      	b.n	403404 <_dtoa_r+0x584>
  403886:	4601      	mov	r1, r0
  403888:	4620      	mov	r0, r4
  40388a:	9306      	str	r3, [sp, #24]
  40388c:	f000 ffd0 	bl	404830 <_Bfree>
  403890:	2201      	movs	r2, #1
  403892:	9b06      	ldr	r3, [sp, #24]
  403894:	e5e0      	b.n	403458 <_dtoa_r+0x5d8>
  403896:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403898:	2b02      	cmp	r3, #2
  40389a:	f77f ad96 	ble.w	4033ca <_dtoa_r+0x54a>
  40389e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038a0:	2b00      	cmp	r3, #0
  4038a2:	d1c9      	bne.n	403838 <_dtoa_r+0x9b8>
  4038a4:	4641      	mov	r1, r8
  4038a6:	2205      	movs	r2, #5
  4038a8:	4620      	mov	r0, r4
  4038aa:	f000 ffcb 	bl	404844 <__multadd>
  4038ae:	4601      	mov	r1, r0
  4038b0:	4680      	mov	r8, r0
  4038b2:	4648      	mov	r0, r9
  4038b4:	f001 f994 	bl	404be0 <__mcmp>
  4038b8:	2800      	cmp	r0, #0
  4038ba:	ddbd      	ble.n	403838 <_dtoa_r+0x9b8>
  4038bc:	9a02      	ldr	r2, [sp, #8]
  4038be:	9904      	ldr	r1, [sp, #16]
  4038c0:	2331      	movs	r3, #49	; 0x31
  4038c2:	3201      	adds	r2, #1
  4038c4:	9202      	str	r2, [sp, #8]
  4038c6:	700b      	strb	r3, [r1, #0]
  4038c8:	1c4d      	adds	r5, r1, #1
  4038ca:	e7b9      	b.n	403840 <_dtoa_r+0x9c0>
  4038cc:	9a02      	ldr	r2, [sp, #8]
  4038ce:	3201      	adds	r2, #1
  4038d0:	9202      	str	r2, [sp, #8]
  4038d2:	9a04      	ldr	r2, [sp, #16]
  4038d4:	2331      	movs	r3, #49	; 0x31
  4038d6:	7013      	strb	r3, [r2, #0]
  4038d8:	e652      	b.n	403580 <_dtoa_r+0x700>
  4038da:	2301      	movs	r3, #1
  4038dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4038de:	e666      	b.n	4035ae <_dtoa_r+0x72e>
  4038e0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4038e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4038e6:	e48f      	b.n	403208 <_dtoa_r+0x388>
  4038e8:	004067f8 	.word	0x004067f8
  4038ec:	004067d0 	.word	0x004067d0
  4038f0:	3ff00000 	.word	0x3ff00000
  4038f4:	401c0000 	.word	0x401c0000
  4038f8:	3fe00000 	.word	0x3fe00000
  4038fc:	40240000 	.word	0x40240000
  403900:	40140000 	.word	0x40140000
  403904:	4650      	mov	r0, sl
  403906:	f001 fe8f 	bl	405628 <__aeabi_i2d>
  40390a:	463a      	mov	r2, r7
  40390c:	4643      	mov	r3, r8
  40390e:	f001 fef1 	bl	4056f4 <__aeabi_dmul>
  403912:	2200      	movs	r2, #0
  403914:	4bc1      	ldr	r3, [pc, #772]	; (403c1c <_dtoa_r+0xd9c>)
  403916:	f001 fd3b 	bl	405390 <__adddf3>
  40391a:	4605      	mov	r5, r0
  40391c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403920:	4641      	mov	r1, r8
  403922:	2200      	movs	r2, #0
  403924:	4bbe      	ldr	r3, [pc, #760]	; (403c20 <_dtoa_r+0xda0>)
  403926:	4638      	mov	r0, r7
  403928:	f001 fd30 	bl	40538c <__aeabi_dsub>
  40392c:	462a      	mov	r2, r5
  40392e:	4633      	mov	r3, r6
  403930:	4682      	mov	sl, r0
  403932:	468b      	mov	fp, r1
  403934:	f002 f96e 	bl	405c14 <__aeabi_dcmpgt>
  403938:	4680      	mov	r8, r0
  40393a:	2800      	cmp	r0, #0
  40393c:	f040 8110 	bne.w	403b60 <_dtoa_r+0xce0>
  403940:	462a      	mov	r2, r5
  403942:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403946:	4650      	mov	r0, sl
  403948:	4659      	mov	r1, fp
  40394a:	f002 f945 	bl	405bd8 <__aeabi_dcmplt>
  40394e:	b118      	cbz	r0, 403958 <_dtoa_r+0xad8>
  403950:	4646      	mov	r6, r8
  403952:	e771      	b.n	403838 <_dtoa_r+0x9b8>
  403954:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403958:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40395c:	f7ff bb8a 	b.w	403074 <_dtoa_r+0x1f4>
  403960:	9804      	ldr	r0, [sp, #16]
  403962:	f7ff babb 	b.w	402edc <_dtoa_r+0x5c>
  403966:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403968:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40396a:	970c      	str	r7, [sp, #48]	; 0x30
  40396c:	1afb      	subs	r3, r7, r3
  40396e:	441a      	add	r2, r3
  403970:	920d      	str	r2, [sp, #52]	; 0x34
  403972:	2700      	movs	r7, #0
  403974:	e469      	b.n	40324a <_dtoa_r+0x3ca>
  403976:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40397a:	f04f 0a02 	mov.w	sl, #2
  40397e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403982:	e657      	b.n	403634 <_dtoa_r+0x7b4>
  403984:	2100      	movs	r1, #0
  403986:	2301      	movs	r3, #1
  403988:	6461      	str	r1, [r4, #68]	; 0x44
  40398a:	4620      	mov	r0, r4
  40398c:	9325      	str	r3, [sp, #148]	; 0x94
  40398e:	f000 ff29 	bl	4047e4 <_Balloc>
  403992:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403994:	9004      	str	r0, [sp, #16]
  403996:	6420      	str	r0, [r4, #64]	; 0x40
  403998:	930a      	str	r3, [sp, #40]	; 0x28
  40399a:	930f      	str	r3, [sp, #60]	; 0x3c
  40399c:	e629      	b.n	4035f2 <_dtoa_r+0x772>
  40399e:	2a00      	cmp	r2, #0
  4039a0:	46d0      	mov	r8, sl
  4039a2:	f8cd b018 	str.w	fp, [sp, #24]
  4039a6:	469a      	mov	sl, r3
  4039a8:	dd11      	ble.n	4039ce <_dtoa_r+0xb4e>
  4039aa:	4649      	mov	r1, r9
  4039ac:	2201      	movs	r2, #1
  4039ae:	4620      	mov	r0, r4
  4039b0:	f001 f8c4 	bl	404b3c <__lshift>
  4039b4:	4641      	mov	r1, r8
  4039b6:	4681      	mov	r9, r0
  4039b8:	f001 f912 	bl	404be0 <__mcmp>
  4039bc:	2800      	cmp	r0, #0
  4039be:	f340 8146 	ble.w	403c4e <_dtoa_r+0xdce>
  4039c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4039c6:	f000 8106 	beq.w	403bd6 <_dtoa_r+0xd56>
  4039ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4039ce:	46b3      	mov	fp, r6
  4039d0:	f887 a000 	strb.w	sl, [r7]
  4039d4:	1c7d      	adds	r5, r7, #1
  4039d6:	9e06      	ldr	r6, [sp, #24]
  4039d8:	e5d2      	b.n	403580 <_dtoa_r+0x700>
  4039da:	d104      	bne.n	4039e6 <_dtoa_r+0xb66>
  4039dc:	f01a 0f01 	tst.w	sl, #1
  4039e0:	d001      	beq.n	4039e6 <_dtoa_r+0xb66>
  4039e2:	e5bd      	b.n	403560 <_dtoa_r+0x6e0>
  4039e4:	4615      	mov	r5, r2
  4039e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4039ea:	2b30      	cmp	r3, #48	; 0x30
  4039ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4039f0:	d0f8      	beq.n	4039e4 <_dtoa_r+0xb64>
  4039f2:	e5c5      	b.n	403580 <_dtoa_r+0x700>
  4039f4:	9904      	ldr	r1, [sp, #16]
  4039f6:	2230      	movs	r2, #48	; 0x30
  4039f8:	700a      	strb	r2, [r1, #0]
  4039fa:	9a02      	ldr	r2, [sp, #8]
  4039fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403a00:	3201      	adds	r2, #1
  403a02:	9202      	str	r2, [sp, #8]
  403a04:	f7ff bbfc 	b.w	403200 <_dtoa_r+0x380>
  403a08:	f000 80bb 	beq.w	403b82 <_dtoa_r+0xd02>
  403a0c:	9b02      	ldr	r3, [sp, #8]
  403a0e:	425d      	negs	r5, r3
  403a10:	4b84      	ldr	r3, [pc, #528]	; (403c24 <_dtoa_r+0xda4>)
  403a12:	f005 020f 	and.w	r2, r5, #15
  403a16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403a22:	f001 fe67 	bl	4056f4 <__aeabi_dmul>
  403a26:	112d      	asrs	r5, r5, #4
  403a28:	4607      	mov	r7, r0
  403a2a:	4688      	mov	r8, r1
  403a2c:	f000 812c 	beq.w	403c88 <_dtoa_r+0xe08>
  403a30:	4e7d      	ldr	r6, [pc, #500]	; (403c28 <_dtoa_r+0xda8>)
  403a32:	f04f 0a02 	mov.w	sl, #2
  403a36:	07eb      	lsls	r3, r5, #31
  403a38:	d509      	bpl.n	403a4e <_dtoa_r+0xbce>
  403a3a:	4638      	mov	r0, r7
  403a3c:	4641      	mov	r1, r8
  403a3e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403a42:	f001 fe57 	bl	4056f4 <__aeabi_dmul>
  403a46:	f10a 0a01 	add.w	sl, sl, #1
  403a4a:	4607      	mov	r7, r0
  403a4c:	4688      	mov	r8, r1
  403a4e:	106d      	asrs	r5, r5, #1
  403a50:	f106 0608 	add.w	r6, r6, #8
  403a54:	d1ef      	bne.n	403a36 <_dtoa_r+0xbb6>
  403a56:	e608      	b.n	40366a <_dtoa_r+0x7ea>
  403a58:	6871      	ldr	r1, [r6, #4]
  403a5a:	4620      	mov	r0, r4
  403a5c:	f000 fec2 	bl	4047e4 <_Balloc>
  403a60:	6933      	ldr	r3, [r6, #16]
  403a62:	3302      	adds	r3, #2
  403a64:	009a      	lsls	r2, r3, #2
  403a66:	4605      	mov	r5, r0
  403a68:	f106 010c 	add.w	r1, r6, #12
  403a6c:	300c      	adds	r0, #12
  403a6e:	f000 fdaf 	bl	4045d0 <memcpy>
  403a72:	4629      	mov	r1, r5
  403a74:	2201      	movs	r2, #1
  403a76:	4620      	mov	r0, r4
  403a78:	f001 f860 	bl	404b3c <__lshift>
  403a7c:	9006      	str	r0, [sp, #24]
  403a7e:	e4b5      	b.n	4033ec <_dtoa_r+0x56c>
  403a80:	2b39      	cmp	r3, #57	; 0x39
  403a82:	f8cd b018 	str.w	fp, [sp, #24]
  403a86:	46d0      	mov	r8, sl
  403a88:	f000 80a5 	beq.w	403bd6 <_dtoa_r+0xd56>
  403a8c:	f103 0a01 	add.w	sl, r3, #1
  403a90:	46b3      	mov	fp, r6
  403a92:	f887 a000 	strb.w	sl, [r7]
  403a96:	1c7d      	adds	r5, r7, #1
  403a98:	9e06      	ldr	r6, [sp, #24]
  403a9a:	e571      	b.n	403580 <_dtoa_r+0x700>
  403a9c:	465a      	mov	r2, fp
  403a9e:	46d0      	mov	r8, sl
  403aa0:	46b3      	mov	fp, r6
  403aa2:	469a      	mov	sl, r3
  403aa4:	4616      	mov	r6, r2
  403aa6:	e54f      	b.n	403548 <_dtoa_r+0x6c8>
  403aa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403aaa:	495e      	ldr	r1, [pc, #376]	; (403c24 <_dtoa_r+0xda4>)
  403aac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403ab0:	462a      	mov	r2, r5
  403ab2:	4633      	mov	r3, r6
  403ab4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403ab8:	f001 fe1c 	bl	4056f4 <__aeabi_dmul>
  403abc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403ac0:	4638      	mov	r0, r7
  403ac2:	4641      	mov	r1, r8
  403ac4:	f002 f8c6 	bl	405c54 <__aeabi_d2iz>
  403ac8:	4605      	mov	r5, r0
  403aca:	f001 fdad 	bl	405628 <__aeabi_i2d>
  403ace:	460b      	mov	r3, r1
  403ad0:	4602      	mov	r2, r0
  403ad2:	4641      	mov	r1, r8
  403ad4:	4638      	mov	r0, r7
  403ad6:	f001 fc59 	bl	40538c <__aeabi_dsub>
  403ada:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403adc:	460f      	mov	r7, r1
  403ade:	9904      	ldr	r1, [sp, #16]
  403ae0:	3530      	adds	r5, #48	; 0x30
  403ae2:	2b01      	cmp	r3, #1
  403ae4:	700d      	strb	r5, [r1, #0]
  403ae6:	4606      	mov	r6, r0
  403ae8:	f101 0501 	add.w	r5, r1, #1
  403aec:	d026      	beq.n	403b3c <_dtoa_r+0xcbc>
  403aee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403af0:	9a04      	ldr	r2, [sp, #16]
  403af2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403c30 <_dtoa_r+0xdb0>
  403af6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403afa:	4413      	add	r3, r2
  403afc:	f04f 0a00 	mov.w	sl, #0
  403b00:	4699      	mov	r9, r3
  403b02:	4652      	mov	r2, sl
  403b04:	465b      	mov	r3, fp
  403b06:	4630      	mov	r0, r6
  403b08:	4639      	mov	r1, r7
  403b0a:	f001 fdf3 	bl	4056f4 <__aeabi_dmul>
  403b0e:	460f      	mov	r7, r1
  403b10:	4606      	mov	r6, r0
  403b12:	f002 f89f 	bl	405c54 <__aeabi_d2iz>
  403b16:	4680      	mov	r8, r0
  403b18:	f001 fd86 	bl	405628 <__aeabi_i2d>
  403b1c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403b20:	4602      	mov	r2, r0
  403b22:	460b      	mov	r3, r1
  403b24:	4630      	mov	r0, r6
  403b26:	4639      	mov	r1, r7
  403b28:	f001 fc30 	bl	40538c <__aeabi_dsub>
  403b2c:	f805 8b01 	strb.w	r8, [r5], #1
  403b30:	454d      	cmp	r5, r9
  403b32:	4606      	mov	r6, r0
  403b34:	460f      	mov	r7, r1
  403b36:	d1e4      	bne.n	403b02 <_dtoa_r+0xc82>
  403b38:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403b3c:	4b3b      	ldr	r3, [pc, #236]	; (403c2c <_dtoa_r+0xdac>)
  403b3e:	2200      	movs	r2, #0
  403b40:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403b44:	f001 fc24 	bl	405390 <__adddf3>
  403b48:	4632      	mov	r2, r6
  403b4a:	463b      	mov	r3, r7
  403b4c:	f002 f844 	bl	405bd8 <__aeabi_dcmplt>
  403b50:	2800      	cmp	r0, #0
  403b52:	d046      	beq.n	403be2 <_dtoa_r+0xd62>
  403b54:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403b56:	9302      	str	r3, [sp, #8]
  403b58:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403b5c:	f7ff bb43 	b.w	4031e6 <_dtoa_r+0x366>
  403b60:	f04f 0800 	mov.w	r8, #0
  403b64:	4646      	mov	r6, r8
  403b66:	e6a9      	b.n	4038bc <_dtoa_r+0xa3c>
  403b68:	9b08      	ldr	r3, [sp, #32]
  403b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b6c:	1a9d      	subs	r5, r3, r2
  403b6e:	2300      	movs	r3, #0
  403b70:	f7ff bb71 	b.w	403256 <_dtoa_r+0x3d6>
  403b74:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403b76:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403b78:	9d08      	ldr	r5, [sp, #32]
  403b7a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403b7e:	f7ff bb6a 	b.w	403256 <_dtoa_r+0x3d6>
  403b82:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403b86:	f04f 0a02 	mov.w	sl, #2
  403b8a:	e56e      	b.n	40366a <_dtoa_r+0x7ea>
  403b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b8e:	2b00      	cmp	r3, #0
  403b90:	f43f aeb8 	beq.w	403904 <_dtoa_r+0xa84>
  403b94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b96:	2b00      	cmp	r3, #0
  403b98:	f77f aede 	ble.w	403958 <_dtoa_r+0xad8>
  403b9c:	2200      	movs	r2, #0
  403b9e:	4b24      	ldr	r3, [pc, #144]	; (403c30 <_dtoa_r+0xdb0>)
  403ba0:	4638      	mov	r0, r7
  403ba2:	4641      	mov	r1, r8
  403ba4:	f001 fda6 	bl	4056f4 <__aeabi_dmul>
  403ba8:	4607      	mov	r7, r0
  403baa:	4688      	mov	r8, r1
  403bac:	f10a 0001 	add.w	r0, sl, #1
  403bb0:	f001 fd3a 	bl	405628 <__aeabi_i2d>
  403bb4:	463a      	mov	r2, r7
  403bb6:	4643      	mov	r3, r8
  403bb8:	f001 fd9c 	bl	4056f4 <__aeabi_dmul>
  403bbc:	2200      	movs	r2, #0
  403bbe:	4b17      	ldr	r3, [pc, #92]	; (403c1c <_dtoa_r+0xd9c>)
  403bc0:	f001 fbe6 	bl	405390 <__adddf3>
  403bc4:	9a02      	ldr	r2, [sp, #8]
  403bc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403bc8:	9312      	str	r3, [sp, #72]	; 0x48
  403bca:	3a01      	subs	r2, #1
  403bcc:	4605      	mov	r5, r0
  403bce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403bd2:	9215      	str	r2, [sp, #84]	; 0x54
  403bd4:	e56a      	b.n	4036ac <_dtoa_r+0x82c>
  403bd6:	2239      	movs	r2, #57	; 0x39
  403bd8:	46b3      	mov	fp, r6
  403bda:	703a      	strb	r2, [r7, #0]
  403bdc:	9e06      	ldr	r6, [sp, #24]
  403bde:	1c7d      	adds	r5, r7, #1
  403be0:	e4c0      	b.n	403564 <_dtoa_r+0x6e4>
  403be2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403be6:	2000      	movs	r0, #0
  403be8:	4910      	ldr	r1, [pc, #64]	; (403c2c <_dtoa_r+0xdac>)
  403bea:	f001 fbcf 	bl	40538c <__aeabi_dsub>
  403bee:	4632      	mov	r2, r6
  403bf0:	463b      	mov	r3, r7
  403bf2:	f002 f80f 	bl	405c14 <__aeabi_dcmpgt>
  403bf6:	b908      	cbnz	r0, 403bfc <_dtoa_r+0xd7c>
  403bf8:	e6ae      	b.n	403958 <_dtoa_r+0xad8>
  403bfa:	4615      	mov	r5, r2
  403bfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403c00:	2b30      	cmp	r3, #48	; 0x30
  403c02:	f105 32ff 	add.w	r2, r5, #4294967295
  403c06:	d0f8      	beq.n	403bfa <_dtoa_r+0xd7a>
  403c08:	e5d7      	b.n	4037ba <_dtoa_r+0x93a>
  403c0a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403c0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403c10:	9302      	str	r3, [sp, #8]
  403c12:	f7ff bae8 	b.w	4031e6 <_dtoa_r+0x366>
  403c16:	970c      	str	r7, [sp, #48]	; 0x30
  403c18:	f7ff bba5 	b.w	403366 <_dtoa_r+0x4e6>
  403c1c:	401c0000 	.word	0x401c0000
  403c20:	40140000 	.word	0x40140000
  403c24:	004067f8 	.word	0x004067f8
  403c28:	004067d0 	.word	0x004067d0
  403c2c:	3fe00000 	.word	0x3fe00000
  403c30:	40240000 	.word	0x40240000
  403c34:	2b39      	cmp	r3, #57	; 0x39
  403c36:	f8cd b018 	str.w	fp, [sp, #24]
  403c3a:	46d0      	mov	r8, sl
  403c3c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403c40:	469a      	mov	sl, r3
  403c42:	d0c8      	beq.n	403bd6 <_dtoa_r+0xd56>
  403c44:	f1bb 0f00 	cmp.w	fp, #0
  403c48:	f73f aebf 	bgt.w	4039ca <_dtoa_r+0xb4a>
  403c4c:	e6bf      	b.n	4039ce <_dtoa_r+0xb4e>
  403c4e:	f47f aebe 	bne.w	4039ce <_dtoa_r+0xb4e>
  403c52:	f01a 0f01 	tst.w	sl, #1
  403c56:	f43f aeba 	beq.w	4039ce <_dtoa_r+0xb4e>
  403c5a:	e6b2      	b.n	4039c2 <_dtoa_r+0xb42>
  403c5c:	f04f 0800 	mov.w	r8, #0
  403c60:	4646      	mov	r6, r8
  403c62:	e5e9      	b.n	403838 <_dtoa_r+0x9b8>
  403c64:	4631      	mov	r1, r6
  403c66:	2300      	movs	r3, #0
  403c68:	220a      	movs	r2, #10
  403c6a:	4620      	mov	r0, r4
  403c6c:	f000 fdea 	bl	404844 <__multadd>
  403c70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403c72:	2b00      	cmp	r3, #0
  403c74:	4606      	mov	r6, r0
  403c76:	dd0a      	ble.n	403c8e <_dtoa_r+0xe0e>
  403c78:	930a      	str	r3, [sp, #40]	; 0x28
  403c7a:	f7ff bbaa 	b.w	4033d2 <_dtoa_r+0x552>
  403c7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c80:	2b02      	cmp	r3, #2
  403c82:	dc23      	bgt.n	403ccc <_dtoa_r+0xe4c>
  403c84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403c86:	e43b      	b.n	403500 <_dtoa_r+0x680>
  403c88:	f04f 0a02 	mov.w	sl, #2
  403c8c:	e4ed      	b.n	40366a <_dtoa_r+0x7ea>
  403c8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c90:	2b02      	cmp	r3, #2
  403c92:	dc1b      	bgt.n	403ccc <_dtoa_r+0xe4c>
  403c94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403c96:	e7ef      	b.n	403c78 <_dtoa_r+0xdf8>
  403c98:	2500      	movs	r5, #0
  403c9a:	6465      	str	r5, [r4, #68]	; 0x44
  403c9c:	4629      	mov	r1, r5
  403c9e:	4620      	mov	r0, r4
  403ca0:	f000 fda0 	bl	4047e4 <_Balloc>
  403ca4:	f04f 33ff 	mov.w	r3, #4294967295
  403ca8:	930a      	str	r3, [sp, #40]	; 0x28
  403caa:	930f      	str	r3, [sp, #60]	; 0x3c
  403cac:	2301      	movs	r3, #1
  403cae:	9004      	str	r0, [sp, #16]
  403cb0:	9525      	str	r5, [sp, #148]	; 0x94
  403cb2:	6420      	str	r0, [r4, #64]	; 0x40
  403cb4:	930b      	str	r3, [sp, #44]	; 0x2c
  403cb6:	f7ff b9dd 	b.w	403074 <_dtoa_r+0x1f4>
  403cba:	2501      	movs	r5, #1
  403cbc:	f7ff b9a5 	b.w	40300a <_dtoa_r+0x18a>
  403cc0:	f43f ab69 	beq.w	403396 <_dtoa_r+0x516>
  403cc4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403cc8:	f7ff bbf9 	b.w	4034be <_dtoa_r+0x63e>
  403ccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403cce:	930a      	str	r3, [sp, #40]	; 0x28
  403cd0:	e5e5      	b.n	40389e <_dtoa_r+0xa1e>
  403cd2:	bf00      	nop

00403cd4 <__libc_fini_array>:
  403cd4:	b538      	push	{r3, r4, r5, lr}
  403cd6:	4c0a      	ldr	r4, [pc, #40]	; (403d00 <__libc_fini_array+0x2c>)
  403cd8:	4d0a      	ldr	r5, [pc, #40]	; (403d04 <__libc_fini_array+0x30>)
  403cda:	1b64      	subs	r4, r4, r5
  403cdc:	10a4      	asrs	r4, r4, #2
  403cde:	d00a      	beq.n	403cf6 <__libc_fini_array+0x22>
  403ce0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403ce4:	3b01      	subs	r3, #1
  403ce6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403cea:	3c01      	subs	r4, #1
  403cec:	f855 3904 	ldr.w	r3, [r5], #-4
  403cf0:	4798      	blx	r3
  403cf2:	2c00      	cmp	r4, #0
  403cf4:	d1f9      	bne.n	403cea <__libc_fini_array+0x16>
  403cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403cfa:	f002 be73 	b.w	4069e4 <_fini>
  403cfe:	bf00      	nop
  403d00:	004069f4 	.word	0x004069f4
  403d04:	004069f0 	.word	0x004069f0

00403d08 <_malloc_trim_r>:
  403d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d0a:	4f24      	ldr	r7, [pc, #144]	; (403d9c <_malloc_trim_r+0x94>)
  403d0c:	460c      	mov	r4, r1
  403d0e:	4606      	mov	r6, r0
  403d10:	f000 fd5c 	bl	4047cc <__malloc_lock>
  403d14:	68bb      	ldr	r3, [r7, #8]
  403d16:	685d      	ldr	r5, [r3, #4]
  403d18:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403d1c:	310f      	adds	r1, #15
  403d1e:	f025 0503 	bic.w	r5, r5, #3
  403d22:	4429      	add	r1, r5
  403d24:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403d28:	f021 010f 	bic.w	r1, r1, #15
  403d2c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403d30:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403d34:	db07      	blt.n	403d46 <_malloc_trim_r+0x3e>
  403d36:	2100      	movs	r1, #0
  403d38:	4630      	mov	r0, r6
  403d3a:	f001 f9f3 	bl	405124 <_sbrk_r>
  403d3e:	68bb      	ldr	r3, [r7, #8]
  403d40:	442b      	add	r3, r5
  403d42:	4298      	cmp	r0, r3
  403d44:	d004      	beq.n	403d50 <_malloc_trim_r+0x48>
  403d46:	4630      	mov	r0, r6
  403d48:	f000 fd46 	bl	4047d8 <__malloc_unlock>
  403d4c:	2000      	movs	r0, #0
  403d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d50:	4261      	negs	r1, r4
  403d52:	4630      	mov	r0, r6
  403d54:	f001 f9e6 	bl	405124 <_sbrk_r>
  403d58:	3001      	adds	r0, #1
  403d5a:	d00d      	beq.n	403d78 <_malloc_trim_r+0x70>
  403d5c:	4b10      	ldr	r3, [pc, #64]	; (403da0 <_malloc_trim_r+0x98>)
  403d5e:	68ba      	ldr	r2, [r7, #8]
  403d60:	6819      	ldr	r1, [r3, #0]
  403d62:	1b2d      	subs	r5, r5, r4
  403d64:	f045 0501 	orr.w	r5, r5, #1
  403d68:	4630      	mov	r0, r6
  403d6a:	1b09      	subs	r1, r1, r4
  403d6c:	6055      	str	r5, [r2, #4]
  403d6e:	6019      	str	r1, [r3, #0]
  403d70:	f000 fd32 	bl	4047d8 <__malloc_unlock>
  403d74:	2001      	movs	r0, #1
  403d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d78:	2100      	movs	r1, #0
  403d7a:	4630      	mov	r0, r6
  403d7c:	f001 f9d2 	bl	405124 <_sbrk_r>
  403d80:	68ba      	ldr	r2, [r7, #8]
  403d82:	1a83      	subs	r3, r0, r2
  403d84:	2b0f      	cmp	r3, #15
  403d86:	ddde      	ble.n	403d46 <_malloc_trim_r+0x3e>
  403d88:	4c06      	ldr	r4, [pc, #24]	; (403da4 <_malloc_trim_r+0x9c>)
  403d8a:	4905      	ldr	r1, [pc, #20]	; (403da0 <_malloc_trim_r+0x98>)
  403d8c:	6824      	ldr	r4, [r4, #0]
  403d8e:	f043 0301 	orr.w	r3, r3, #1
  403d92:	1b00      	subs	r0, r0, r4
  403d94:	6053      	str	r3, [r2, #4]
  403d96:	6008      	str	r0, [r1, #0]
  403d98:	e7d5      	b.n	403d46 <_malloc_trim_r+0x3e>
  403d9a:	bf00      	nop
  403d9c:	200005a8 	.word	0x200005a8
  403da0:	20000e14 	.word	0x20000e14
  403da4:	200009b0 	.word	0x200009b0

00403da8 <_free_r>:
  403da8:	2900      	cmp	r1, #0
  403daa:	d044      	beq.n	403e36 <_free_r+0x8e>
  403dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403db0:	460d      	mov	r5, r1
  403db2:	4680      	mov	r8, r0
  403db4:	f000 fd0a 	bl	4047cc <__malloc_lock>
  403db8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403dbc:	4969      	ldr	r1, [pc, #420]	; (403f64 <_free_r+0x1bc>)
  403dbe:	f027 0301 	bic.w	r3, r7, #1
  403dc2:	f1a5 0408 	sub.w	r4, r5, #8
  403dc6:	18e2      	adds	r2, r4, r3
  403dc8:	688e      	ldr	r6, [r1, #8]
  403dca:	6850      	ldr	r0, [r2, #4]
  403dcc:	42b2      	cmp	r2, r6
  403dce:	f020 0003 	bic.w	r0, r0, #3
  403dd2:	d05e      	beq.n	403e92 <_free_r+0xea>
  403dd4:	07fe      	lsls	r6, r7, #31
  403dd6:	6050      	str	r0, [r2, #4]
  403dd8:	d40b      	bmi.n	403df2 <_free_r+0x4a>
  403dda:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403dde:	1be4      	subs	r4, r4, r7
  403de0:	f101 0e08 	add.w	lr, r1, #8
  403de4:	68a5      	ldr	r5, [r4, #8]
  403de6:	4575      	cmp	r5, lr
  403de8:	443b      	add	r3, r7
  403dea:	d06d      	beq.n	403ec8 <_free_r+0x120>
  403dec:	68e7      	ldr	r7, [r4, #12]
  403dee:	60ef      	str	r7, [r5, #12]
  403df0:	60bd      	str	r5, [r7, #8]
  403df2:	1815      	adds	r5, r2, r0
  403df4:	686d      	ldr	r5, [r5, #4]
  403df6:	07ed      	lsls	r5, r5, #31
  403df8:	d53e      	bpl.n	403e78 <_free_r+0xd0>
  403dfa:	f043 0201 	orr.w	r2, r3, #1
  403dfe:	6062      	str	r2, [r4, #4]
  403e00:	50e3      	str	r3, [r4, r3]
  403e02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403e06:	d217      	bcs.n	403e38 <_free_r+0x90>
  403e08:	08db      	lsrs	r3, r3, #3
  403e0a:	1c58      	adds	r0, r3, #1
  403e0c:	109a      	asrs	r2, r3, #2
  403e0e:	684d      	ldr	r5, [r1, #4]
  403e10:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403e14:	60a7      	str	r7, [r4, #8]
  403e16:	2301      	movs	r3, #1
  403e18:	4093      	lsls	r3, r2
  403e1a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403e1e:	432b      	orrs	r3, r5
  403e20:	3a08      	subs	r2, #8
  403e22:	60e2      	str	r2, [r4, #12]
  403e24:	604b      	str	r3, [r1, #4]
  403e26:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403e2a:	60fc      	str	r4, [r7, #12]
  403e2c:	4640      	mov	r0, r8
  403e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e32:	f000 bcd1 	b.w	4047d8 <__malloc_unlock>
  403e36:	4770      	bx	lr
  403e38:	0a5a      	lsrs	r2, r3, #9
  403e3a:	2a04      	cmp	r2, #4
  403e3c:	d852      	bhi.n	403ee4 <_free_r+0x13c>
  403e3e:	099a      	lsrs	r2, r3, #6
  403e40:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403e44:	00ff      	lsls	r7, r7, #3
  403e46:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403e4a:	19c8      	adds	r0, r1, r7
  403e4c:	59ca      	ldr	r2, [r1, r7]
  403e4e:	3808      	subs	r0, #8
  403e50:	4290      	cmp	r0, r2
  403e52:	d04f      	beq.n	403ef4 <_free_r+0x14c>
  403e54:	6851      	ldr	r1, [r2, #4]
  403e56:	f021 0103 	bic.w	r1, r1, #3
  403e5a:	428b      	cmp	r3, r1
  403e5c:	d232      	bcs.n	403ec4 <_free_r+0x11c>
  403e5e:	6892      	ldr	r2, [r2, #8]
  403e60:	4290      	cmp	r0, r2
  403e62:	d1f7      	bne.n	403e54 <_free_r+0xac>
  403e64:	68c3      	ldr	r3, [r0, #12]
  403e66:	60a0      	str	r0, [r4, #8]
  403e68:	60e3      	str	r3, [r4, #12]
  403e6a:	609c      	str	r4, [r3, #8]
  403e6c:	60c4      	str	r4, [r0, #12]
  403e6e:	4640      	mov	r0, r8
  403e70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e74:	f000 bcb0 	b.w	4047d8 <__malloc_unlock>
  403e78:	6895      	ldr	r5, [r2, #8]
  403e7a:	4f3b      	ldr	r7, [pc, #236]	; (403f68 <_free_r+0x1c0>)
  403e7c:	42bd      	cmp	r5, r7
  403e7e:	4403      	add	r3, r0
  403e80:	d040      	beq.n	403f04 <_free_r+0x15c>
  403e82:	68d0      	ldr	r0, [r2, #12]
  403e84:	60e8      	str	r0, [r5, #12]
  403e86:	f043 0201 	orr.w	r2, r3, #1
  403e8a:	6085      	str	r5, [r0, #8]
  403e8c:	6062      	str	r2, [r4, #4]
  403e8e:	50e3      	str	r3, [r4, r3]
  403e90:	e7b7      	b.n	403e02 <_free_r+0x5a>
  403e92:	07ff      	lsls	r7, r7, #31
  403e94:	4403      	add	r3, r0
  403e96:	d407      	bmi.n	403ea8 <_free_r+0x100>
  403e98:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403e9c:	1aa4      	subs	r4, r4, r2
  403e9e:	4413      	add	r3, r2
  403ea0:	68a0      	ldr	r0, [r4, #8]
  403ea2:	68e2      	ldr	r2, [r4, #12]
  403ea4:	60c2      	str	r2, [r0, #12]
  403ea6:	6090      	str	r0, [r2, #8]
  403ea8:	4a30      	ldr	r2, [pc, #192]	; (403f6c <_free_r+0x1c4>)
  403eaa:	6812      	ldr	r2, [r2, #0]
  403eac:	f043 0001 	orr.w	r0, r3, #1
  403eb0:	4293      	cmp	r3, r2
  403eb2:	6060      	str	r0, [r4, #4]
  403eb4:	608c      	str	r4, [r1, #8]
  403eb6:	d3b9      	bcc.n	403e2c <_free_r+0x84>
  403eb8:	4b2d      	ldr	r3, [pc, #180]	; (403f70 <_free_r+0x1c8>)
  403eba:	4640      	mov	r0, r8
  403ebc:	6819      	ldr	r1, [r3, #0]
  403ebe:	f7ff ff23 	bl	403d08 <_malloc_trim_r>
  403ec2:	e7b3      	b.n	403e2c <_free_r+0x84>
  403ec4:	4610      	mov	r0, r2
  403ec6:	e7cd      	b.n	403e64 <_free_r+0xbc>
  403ec8:	1811      	adds	r1, r2, r0
  403eca:	6849      	ldr	r1, [r1, #4]
  403ecc:	07c9      	lsls	r1, r1, #31
  403ece:	d444      	bmi.n	403f5a <_free_r+0x1b2>
  403ed0:	6891      	ldr	r1, [r2, #8]
  403ed2:	68d2      	ldr	r2, [r2, #12]
  403ed4:	60ca      	str	r2, [r1, #12]
  403ed6:	4403      	add	r3, r0
  403ed8:	f043 0001 	orr.w	r0, r3, #1
  403edc:	6091      	str	r1, [r2, #8]
  403ede:	6060      	str	r0, [r4, #4]
  403ee0:	50e3      	str	r3, [r4, r3]
  403ee2:	e7a3      	b.n	403e2c <_free_r+0x84>
  403ee4:	2a14      	cmp	r2, #20
  403ee6:	d816      	bhi.n	403f16 <_free_r+0x16e>
  403ee8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403eec:	00ff      	lsls	r7, r7, #3
  403eee:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403ef2:	e7aa      	b.n	403e4a <_free_r+0xa2>
  403ef4:	10aa      	asrs	r2, r5, #2
  403ef6:	2301      	movs	r3, #1
  403ef8:	684d      	ldr	r5, [r1, #4]
  403efa:	4093      	lsls	r3, r2
  403efc:	432b      	orrs	r3, r5
  403efe:	604b      	str	r3, [r1, #4]
  403f00:	4603      	mov	r3, r0
  403f02:	e7b0      	b.n	403e66 <_free_r+0xbe>
  403f04:	f043 0201 	orr.w	r2, r3, #1
  403f08:	614c      	str	r4, [r1, #20]
  403f0a:	610c      	str	r4, [r1, #16]
  403f0c:	60e5      	str	r5, [r4, #12]
  403f0e:	60a5      	str	r5, [r4, #8]
  403f10:	6062      	str	r2, [r4, #4]
  403f12:	50e3      	str	r3, [r4, r3]
  403f14:	e78a      	b.n	403e2c <_free_r+0x84>
  403f16:	2a54      	cmp	r2, #84	; 0x54
  403f18:	d806      	bhi.n	403f28 <_free_r+0x180>
  403f1a:	0b1a      	lsrs	r2, r3, #12
  403f1c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403f20:	00ff      	lsls	r7, r7, #3
  403f22:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403f26:	e790      	b.n	403e4a <_free_r+0xa2>
  403f28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403f2c:	d806      	bhi.n	403f3c <_free_r+0x194>
  403f2e:	0bda      	lsrs	r2, r3, #15
  403f30:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403f34:	00ff      	lsls	r7, r7, #3
  403f36:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403f3a:	e786      	b.n	403e4a <_free_r+0xa2>
  403f3c:	f240 5054 	movw	r0, #1364	; 0x554
  403f40:	4282      	cmp	r2, r0
  403f42:	d806      	bhi.n	403f52 <_free_r+0x1aa>
  403f44:	0c9a      	lsrs	r2, r3, #18
  403f46:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403f4a:	00ff      	lsls	r7, r7, #3
  403f4c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403f50:	e77b      	b.n	403e4a <_free_r+0xa2>
  403f52:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  403f56:	257e      	movs	r5, #126	; 0x7e
  403f58:	e777      	b.n	403e4a <_free_r+0xa2>
  403f5a:	f043 0101 	orr.w	r1, r3, #1
  403f5e:	6061      	str	r1, [r4, #4]
  403f60:	6013      	str	r3, [r2, #0]
  403f62:	e763      	b.n	403e2c <_free_r+0x84>
  403f64:	200005a8 	.word	0x200005a8
  403f68:	200005b0 	.word	0x200005b0
  403f6c:	200009b4 	.word	0x200009b4
  403f70:	20000e44 	.word	0x20000e44

00403f74 <_localeconv_r>:
  403f74:	4a04      	ldr	r2, [pc, #16]	; (403f88 <_localeconv_r+0x14>)
  403f76:	4b05      	ldr	r3, [pc, #20]	; (403f8c <_localeconv_r+0x18>)
  403f78:	6812      	ldr	r2, [r2, #0]
  403f7a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  403f7c:	2800      	cmp	r0, #0
  403f7e:	bf08      	it	eq
  403f80:	4618      	moveq	r0, r3
  403f82:	30f0      	adds	r0, #240	; 0xf0
  403f84:	4770      	bx	lr
  403f86:	bf00      	nop
  403f88:	2000000c 	.word	0x2000000c
  403f8c:	2000043c 	.word	0x2000043c

00403f90 <__retarget_lock_acquire_recursive>:
  403f90:	4770      	bx	lr
  403f92:	bf00      	nop

00403f94 <__retarget_lock_release_recursive>:
  403f94:	4770      	bx	lr
  403f96:	bf00      	nop

00403f98 <_malloc_r>:
  403f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f9c:	f101 060b 	add.w	r6, r1, #11
  403fa0:	2e16      	cmp	r6, #22
  403fa2:	b083      	sub	sp, #12
  403fa4:	4605      	mov	r5, r0
  403fa6:	f240 809e 	bls.w	4040e6 <_malloc_r+0x14e>
  403faa:	f036 0607 	bics.w	r6, r6, #7
  403fae:	f100 80bd 	bmi.w	40412c <_malloc_r+0x194>
  403fb2:	42b1      	cmp	r1, r6
  403fb4:	f200 80ba 	bhi.w	40412c <_malloc_r+0x194>
  403fb8:	f000 fc08 	bl	4047cc <__malloc_lock>
  403fbc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403fc0:	f0c0 8293 	bcc.w	4044ea <_malloc_r+0x552>
  403fc4:	0a73      	lsrs	r3, r6, #9
  403fc6:	f000 80b8 	beq.w	40413a <_malloc_r+0x1a2>
  403fca:	2b04      	cmp	r3, #4
  403fcc:	f200 8179 	bhi.w	4042c2 <_malloc_r+0x32a>
  403fd0:	09b3      	lsrs	r3, r6, #6
  403fd2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403fd6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403fda:	00c3      	lsls	r3, r0, #3
  403fdc:	4fbf      	ldr	r7, [pc, #764]	; (4042dc <_malloc_r+0x344>)
  403fde:	443b      	add	r3, r7
  403fe0:	f1a3 0108 	sub.w	r1, r3, #8
  403fe4:	685c      	ldr	r4, [r3, #4]
  403fe6:	42a1      	cmp	r1, r4
  403fe8:	d106      	bne.n	403ff8 <_malloc_r+0x60>
  403fea:	e00c      	b.n	404006 <_malloc_r+0x6e>
  403fec:	2a00      	cmp	r2, #0
  403fee:	f280 80aa 	bge.w	404146 <_malloc_r+0x1ae>
  403ff2:	68e4      	ldr	r4, [r4, #12]
  403ff4:	42a1      	cmp	r1, r4
  403ff6:	d006      	beq.n	404006 <_malloc_r+0x6e>
  403ff8:	6863      	ldr	r3, [r4, #4]
  403ffa:	f023 0303 	bic.w	r3, r3, #3
  403ffe:	1b9a      	subs	r2, r3, r6
  404000:	2a0f      	cmp	r2, #15
  404002:	ddf3      	ble.n	403fec <_malloc_r+0x54>
  404004:	4670      	mov	r0, lr
  404006:	693c      	ldr	r4, [r7, #16]
  404008:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4042f0 <_malloc_r+0x358>
  40400c:	4574      	cmp	r4, lr
  40400e:	f000 81ab 	beq.w	404368 <_malloc_r+0x3d0>
  404012:	6863      	ldr	r3, [r4, #4]
  404014:	f023 0303 	bic.w	r3, r3, #3
  404018:	1b9a      	subs	r2, r3, r6
  40401a:	2a0f      	cmp	r2, #15
  40401c:	f300 8190 	bgt.w	404340 <_malloc_r+0x3a8>
  404020:	2a00      	cmp	r2, #0
  404022:	f8c7 e014 	str.w	lr, [r7, #20]
  404026:	f8c7 e010 	str.w	lr, [r7, #16]
  40402a:	f280 809d 	bge.w	404168 <_malloc_r+0x1d0>
  40402e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404032:	f080 8161 	bcs.w	4042f8 <_malloc_r+0x360>
  404036:	08db      	lsrs	r3, r3, #3
  404038:	f103 0c01 	add.w	ip, r3, #1
  40403c:	1099      	asrs	r1, r3, #2
  40403e:	687a      	ldr	r2, [r7, #4]
  404040:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404044:	f8c4 8008 	str.w	r8, [r4, #8]
  404048:	2301      	movs	r3, #1
  40404a:	408b      	lsls	r3, r1
  40404c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404050:	4313      	orrs	r3, r2
  404052:	3908      	subs	r1, #8
  404054:	60e1      	str	r1, [r4, #12]
  404056:	607b      	str	r3, [r7, #4]
  404058:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40405c:	f8c8 400c 	str.w	r4, [r8, #12]
  404060:	1082      	asrs	r2, r0, #2
  404062:	2401      	movs	r4, #1
  404064:	4094      	lsls	r4, r2
  404066:	429c      	cmp	r4, r3
  404068:	f200 808b 	bhi.w	404182 <_malloc_r+0x1ea>
  40406c:	421c      	tst	r4, r3
  40406e:	d106      	bne.n	40407e <_malloc_r+0xe6>
  404070:	f020 0003 	bic.w	r0, r0, #3
  404074:	0064      	lsls	r4, r4, #1
  404076:	421c      	tst	r4, r3
  404078:	f100 0004 	add.w	r0, r0, #4
  40407c:	d0fa      	beq.n	404074 <_malloc_r+0xdc>
  40407e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404082:	46cc      	mov	ip, r9
  404084:	4680      	mov	r8, r0
  404086:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40408a:	459c      	cmp	ip, r3
  40408c:	d107      	bne.n	40409e <_malloc_r+0x106>
  40408e:	e16d      	b.n	40436c <_malloc_r+0x3d4>
  404090:	2a00      	cmp	r2, #0
  404092:	f280 817b 	bge.w	40438c <_malloc_r+0x3f4>
  404096:	68db      	ldr	r3, [r3, #12]
  404098:	459c      	cmp	ip, r3
  40409a:	f000 8167 	beq.w	40436c <_malloc_r+0x3d4>
  40409e:	6859      	ldr	r1, [r3, #4]
  4040a0:	f021 0103 	bic.w	r1, r1, #3
  4040a4:	1b8a      	subs	r2, r1, r6
  4040a6:	2a0f      	cmp	r2, #15
  4040a8:	ddf2      	ble.n	404090 <_malloc_r+0xf8>
  4040aa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4040ae:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4040b2:	9300      	str	r3, [sp, #0]
  4040b4:	199c      	adds	r4, r3, r6
  4040b6:	4628      	mov	r0, r5
  4040b8:	f046 0601 	orr.w	r6, r6, #1
  4040bc:	f042 0501 	orr.w	r5, r2, #1
  4040c0:	605e      	str	r6, [r3, #4]
  4040c2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4040c6:	f8cc 8008 	str.w	r8, [ip, #8]
  4040ca:	617c      	str	r4, [r7, #20]
  4040cc:	613c      	str	r4, [r7, #16]
  4040ce:	f8c4 e00c 	str.w	lr, [r4, #12]
  4040d2:	f8c4 e008 	str.w	lr, [r4, #8]
  4040d6:	6065      	str	r5, [r4, #4]
  4040d8:	505a      	str	r2, [r3, r1]
  4040da:	f000 fb7d 	bl	4047d8 <__malloc_unlock>
  4040de:	9b00      	ldr	r3, [sp, #0]
  4040e0:	f103 0408 	add.w	r4, r3, #8
  4040e4:	e01e      	b.n	404124 <_malloc_r+0x18c>
  4040e6:	2910      	cmp	r1, #16
  4040e8:	d820      	bhi.n	40412c <_malloc_r+0x194>
  4040ea:	f000 fb6f 	bl	4047cc <__malloc_lock>
  4040ee:	2610      	movs	r6, #16
  4040f0:	2318      	movs	r3, #24
  4040f2:	2002      	movs	r0, #2
  4040f4:	4f79      	ldr	r7, [pc, #484]	; (4042dc <_malloc_r+0x344>)
  4040f6:	443b      	add	r3, r7
  4040f8:	f1a3 0208 	sub.w	r2, r3, #8
  4040fc:	685c      	ldr	r4, [r3, #4]
  4040fe:	4294      	cmp	r4, r2
  404100:	f000 813d 	beq.w	40437e <_malloc_r+0x3e6>
  404104:	6863      	ldr	r3, [r4, #4]
  404106:	68e1      	ldr	r1, [r4, #12]
  404108:	68a6      	ldr	r6, [r4, #8]
  40410a:	f023 0303 	bic.w	r3, r3, #3
  40410e:	4423      	add	r3, r4
  404110:	4628      	mov	r0, r5
  404112:	685a      	ldr	r2, [r3, #4]
  404114:	60f1      	str	r1, [r6, #12]
  404116:	f042 0201 	orr.w	r2, r2, #1
  40411a:	608e      	str	r6, [r1, #8]
  40411c:	605a      	str	r2, [r3, #4]
  40411e:	f000 fb5b 	bl	4047d8 <__malloc_unlock>
  404122:	3408      	adds	r4, #8
  404124:	4620      	mov	r0, r4
  404126:	b003      	add	sp, #12
  404128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40412c:	2400      	movs	r4, #0
  40412e:	230c      	movs	r3, #12
  404130:	4620      	mov	r0, r4
  404132:	602b      	str	r3, [r5, #0]
  404134:	b003      	add	sp, #12
  404136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40413a:	2040      	movs	r0, #64	; 0x40
  40413c:	f44f 7300 	mov.w	r3, #512	; 0x200
  404140:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404144:	e74a      	b.n	403fdc <_malloc_r+0x44>
  404146:	4423      	add	r3, r4
  404148:	68e1      	ldr	r1, [r4, #12]
  40414a:	685a      	ldr	r2, [r3, #4]
  40414c:	68a6      	ldr	r6, [r4, #8]
  40414e:	f042 0201 	orr.w	r2, r2, #1
  404152:	60f1      	str	r1, [r6, #12]
  404154:	4628      	mov	r0, r5
  404156:	608e      	str	r6, [r1, #8]
  404158:	605a      	str	r2, [r3, #4]
  40415a:	f000 fb3d 	bl	4047d8 <__malloc_unlock>
  40415e:	3408      	adds	r4, #8
  404160:	4620      	mov	r0, r4
  404162:	b003      	add	sp, #12
  404164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404168:	4423      	add	r3, r4
  40416a:	4628      	mov	r0, r5
  40416c:	685a      	ldr	r2, [r3, #4]
  40416e:	f042 0201 	orr.w	r2, r2, #1
  404172:	605a      	str	r2, [r3, #4]
  404174:	f000 fb30 	bl	4047d8 <__malloc_unlock>
  404178:	3408      	adds	r4, #8
  40417a:	4620      	mov	r0, r4
  40417c:	b003      	add	sp, #12
  40417e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404182:	68bc      	ldr	r4, [r7, #8]
  404184:	6863      	ldr	r3, [r4, #4]
  404186:	f023 0803 	bic.w	r8, r3, #3
  40418a:	45b0      	cmp	r8, r6
  40418c:	d304      	bcc.n	404198 <_malloc_r+0x200>
  40418e:	eba8 0306 	sub.w	r3, r8, r6
  404192:	2b0f      	cmp	r3, #15
  404194:	f300 8085 	bgt.w	4042a2 <_malloc_r+0x30a>
  404198:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4042f4 <_malloc_r+0x35c>
  40419c:	4b50      	ldr	r3, [pc, #320]	; (4042e0 <_malloc_r+0x348>)
  40419e:	f8d9 2000 	ldr.w	r2, [r9]
  4041a2:	681b      	ldr	r3, [r3, #0]
  4041a4:	3201      	adds	r2, #1
  4041a6:	4433      	add	r3, r6
  4041a8:	eb04 0a08 	add.w	sl, r4, r8
  4041ac:	f000 8155 	beq.w	40445a <_malloc_r+0x4c2>
  4041b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4041b4:	330f      	adds	r3, #15
  4041b6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4041ba:	f02b 0b0f 	bic.w	fp, fp, #15
  4041be:	4659      	mov	r1, fp
  4041c0:	4628      	mov	r0, r5
  4041c2:	f000 ffaf 	bl	405124 <_sbrk_r>
  4041c6:	1c41      	adds	r1, r0, #1
  4041c8:	4602      	mov	r2, r0
  4041ca:	f000 80fc 	beq.w	4043c6 <_malloc_r+0x42e>
  4041ce:	4582      	cmp	sl, r0
  4041d0:	f200 80f7 	bhi.w	4043c2 <_malloc_r+0x42a>
  4041d4:	4b43      	ldr	r3, [pc, #268]	; (4042e4 <_malloc_r+0x34c>)
  4041d6:	6819      	ldr	r1, [r3, #0]
  4041d8:	4459      	add	r1, fp
  4041da:	6019      	str	r1, [r3, #0]
  4041dc:	f000 814d 	beq.w	40447a <_malloc_r+0x4e2>
  4041e0:	f8d9 0000 	ldr.w	r0, [r9]
  4041e4:	3001      	adds	r0, #1
  4041e6:	bf1b      	ittet	ne
  4041e8:	eba2 0a0a 	subne.w	sl, r2, sl
  4041ec:	4451      	addne	r1, sl
  4041ee:	f8c9 2000 	streq.w	r2, [r9]
  4041f2:	6019      	strne	r1, [r3, #0]
  4041f4:	f012 0107 	ands.w	r1, r2, #7
  4041f8:	f000 8115 	beq.w	404426 <_malloc_r+0x48e>
  4041fc:	f1c1 0008 	rsb	r0, r1, #8
  404200:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404204:	4402      	add	r2, r0
  404206:	3108      	adds	r1, #8
  404208:	eb02 090b 	add.w	r9, r2, fp
  40420c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404210:	eba1 0909 	sub.w	r9, r1, r9
  404214:	4649      	mov	r1, r9
  404216:	4628      	mov	r0, r5
  404218:	9301      	str	r3, [sp, #4]
  40421a:	9200      	str	r2, [sp, #0]
  40421c:	f000 ff82 	bl	405124 <_sbrk_r>
  404220:	1c43      	adds	r3, r0, #1
  404222:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404226:	f000 8143 	beq.w	4044b0 <_malloc_r+0x518>
  40422a:	1a80      	subs	r0, r0, r2
  40422c:	4448      	add	r0, r9
  40422e:	f040 0001 	orr.w	r0, r0, #1
  404232:	6819      	ldr	r1, [r3, #0]
  404234:	60ba      	str	r2, [r7, #8]
  404236:	4449      	add	r1, r9
  404238:	42bc      	cmp	r4, r7
  40423a:	6050      	str	r0, [r2, #4]
  40423c:	6019      	str	r1, [r3, #0]
  40423e:	d017      	beq.n	404270 <_malloc_r+0x2d8>
  404240:	f1b8 0f0f 	cmp.w	r8, #15
  404244:	f240 80fb 	bls.w	40443e <_malloc_r+0x4a6>
  404248:	6860      	ldr	r0, [r4, #4]
  40424a:	f1a8 020c 	sub.w	r2, r8, #12
  40424e:	f022 0207 	bic.w	r2, r2, #7
  404252:	eb04 0e02 	add.w	lr, r4, r2
  404256:	f000 0001 	and.w	r0, r0, #1
  40425a:	f04f 0c05 	mov.w	ip, #5
  40425e:	4310      	orrs	r0, r2
  404260:	2a0f      	cmp	r2, #15
  404262:	6060      	str	r0, [r4, #4]
  404264:	f8ce c004 	str.w	ip, [lr, #4]
  404268:	f8ce c008 	str.w	ip, [lr, #8]
  40426c:	f200 8117 	bhi.w	40449e <_malloc_r+0x506>
  404270:	4b1d      	ldr	r3, [pc, #116]	; (4042e8 <_malloc_r+0x350>)
  404272:	68bc      	ldr	r4, [r7, #8]
  404274:	681a      	ldr	r2, [r3, #0]
  404276:	4291      	cmp	r1, r2
  404278:	bf88      	it	hi
  40427a:	6019      	strhi	r1, [r3, #0]
  40427c:	4b1b      	ldr	r3, [pc, #108]	; (4042ec <_malloc_r+0x354>)
  40427e:	681a      	ldr	r2, [r3, #0]
  404280:	4291      	cmp	r1, r2
  404282:	6862      	ldr	r2, [r4, #4]
  404284:	bf88      	it	hi
  404286:	6019      	strhi	r1, [r3, #0]
  404288:	f022 0203 	bic.w	r2, r2, #3
  40428c:	4296      	cmp	r6, r2
  40428e:	eba2 0306 	sub.w	r3, r2, r6
  404292:	d801      	bhi.n	404298 <_malloc_r+0x300>
  404294:	2b0f      	cmp	r3, #15
  404296:	dc04      	bgt.n	4042a2 <_malloc_r+0x30a>
  404298:	4628      	mov	r0, r5
  40429a:	f000 fa9d 	bl	4047d8 <__malloc_unlock>
  40429e:	2400      	movs	r4, #0
  4042a0:	e740      	b.n	404124 <_malloc_r+0x18c>
  4042a2:	19a2      	adds	r2, r4, r6
  4042a4:	f043 0301 	orr.w	r3, r3, #1
  4042a8:	f046 0601 	orr.w	r6, r6, #1
  4042ac:	6066      	str	r6, [r4, #4]
  4042ae:	4628      	mov	r0, r5
  4042b0:	60ba      	str	r2, [r7, #8]
  4042b2:	6053      	str	r3, [r2, #4]
  4042b4:	f000 fa90 	bl	4047d8 <__malloc_unlock>
  4042b8:	3408      	adds	r4, #8
  4042ba:	4620      	mov	r0, r4
  4042bc:	b003      	add	sp, #12
  4042be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042c2:	2b14      	cmp	r3, #20
  4042c4:	d971      	bls.n	4043aa <_malloc_r+0x412>
  4042c6:	2b54      	cmp	r3, #84	; 0x54
  4042c8:	f200 80a3 	bhi.w	404412 <_malloc_r+0x47a>
  4042cc:	0b33      	lsrs	r3, r6, #12
  4042ce:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4042d2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4042d6:	00c3      	lsls	r3, r0, #3
  4042d8:	e680      	b.n	403fdc <_malloc_r+0x44>
  4042da:	bf00      	nop
  4042dc:	200005a8 	.word	0x200005a8
  4042e0:	20000e44 	.word	0x20000e44
  4042e4:	20000e14 	.word	0x20000e14
  4042e8:	20000e3c 	.word	0x20000e3c
  4042ec:	20000e40 	.word	0x20000e40
  4042f0:	200005b0 	.word	0x200005b0
  4042f4:	200009b0 	.word	0x200009b0
  4042f8:	0a5a      	lsrs	r2, r3, #9
  4042fa:	2a04      	cmp	r2, #4
  4042fc:	d95b      	bls.n	4043b6 <_malloc_r+0x41e>
  4042fe:	2a14      	cmp	r2, #20
  404300:	f200 80ae 	bhi.w	404460 <_malloc_r+0x4c8>
  404304:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404308:	00c9      	lsls	r1, r1, #3
  40430a:	325b      	adds	r2, #91	; 0x5b
  40430c:	eb07 0c01 	add.w	ip, r7, r1
  404310:	5879      	ldr	r1, [r7, r1]
  404312:	f1ac 0c08 	sub.w	ip, ip, #8
  404316:	458c      	cmp	ip, r1
  404318:	f000 8088 	beq.w	40442c <_malloc_r+0x494>
  40431c:	684a      	ldr	r2, [r1, #4]
  40431e:	f022 0203 	bic.w	r2, r2, #3
  404322:	4293      	cmp	r3, r2
  404324:	d273      	bcs.n	40440e <_malloc_r+0x476>
  404326:	6889      	ldr	r1, [r1, #8]
  404328:	458c      	cmp	ip, r1
  40432a:	d1f7      	bne.n	40431c <_malloc_r+0x384>
  40432c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404330:	687b      	ldr	r3, [r7, #4]
  404332:	60e2      	str	r2, [r4, #12]
  404334:	f8c4 c008 	str.w	ip, [r4, #8]
  404338:	6094      	str	r4, [r2, #8]
  40433a:	f8cc 400c 	str.w	r4, [ip, #12]
  40433e:	e68f      	b.n	404060 <_malloc_r+0xc8>
  404340:	19a1      	adds	r1, r4, r6
  404342:	f046 0c01 	orr.w	ip, r6, #1
  404346:	f042 0601 	orr.w	r6, r2, #1
  40434a:	f8c4 c004 	str.w	ip, [r4, #4]
  40434e:	4628      	mov	r0, r5
  404350:	6179      	str	r1, [r7, #20]
  404352:	6139      	str	r1, [r7, #16]
  404354:	f8c1 e00c 	str.w	lr, [r1, #12]
  404358:	f8c1 e008 	str.w	lr, [r1, #8]
  40435c:	604e      	str	r6, [r1, #4]
  40435e:	50e2      	str	r2, [r4, r3]
  404360:	f000 fa3a 	bl	4047d8 <__malloc_unlock>
  404364:	3408      	adds	r4, #8
  404366:	e6dd      	b.n	404124 <_malloc_r+0x18c>
  404368:	687b      	ldr	r3, [r7, #4]
  40436a:	e679      	b.n	404060 <_malloc_r+0xc8>
  40436c:	f108 0801 	add.w	r8, r8, #1
  404370:	f018 0f03 	tst.w	r8, #3
  404374:	f10c 0c08 	add.w	ip, ip, #8
  404378:	f47f ae85 	bne.w	404086 <_malloc_r+0xee>
  40437c:	e02d      	b.n	4043da <_malloc_r+0x442>
  40437e:	68dc      	ldr	r4, [r3, #12]
  404380:	42a3      	cmp	r3, r4
  404382:	bf08      	it	eq
  404384:	3002      	addeq	r0, #2
  404386:	f43f ae3e 	beq.w	404006 <_malloc_r+0x6e>
  40438a:	e6bb      	b.n	404104 <_malloc_r+0x16c>
  40438c:	4419      	add	r1, r3
  40438e:	461c      	mov	r4, r3
  404390:	684a      	ldr	r2, [r1, #4]
  404392:	68db      	ldr	r3, [r3, #12]
  404394:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404398:	f042 0201 	orr.w	r2, r2, #1
  40439c:	604a      	str	r2, [r1, #4]
  40439e:	4628      	mov	r0, r5
  4043a0:	60f3      	str	r3, [r6, #12]
  4043a2:	609e      	str	r6, [r3, #8]
  4043a4:	f000 fa18 	bl	4047d8 <__malloc_unlock>
  4043a8:	e6bc      	b.n	404124 <_malloc_r+0x18c>
  4043aa:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4043ae:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4043b2:	00c3      	lsls	r3, r0, #3
  4043b4:	e612      	b.n	403fdc <_malloc_r+0x44>
  4043b6:	099a      	lsrs	r2, r3, #6
  4043b8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4043bc:	00c9      	lsls	r1, r1, #3
  4043be:	3238      	adds	r2, #56	; 0x38
  4043c0:	e7a4      	b.n	40430c <_malloc_r+0x374>
  4043c2:	42bc      	cmp	r4, r7
  4043c4:	d054      	beq.n	404470 <_malloc_r+0x4d8>
  4043c6:	68bc      	ldr	r4, [r7, #8]
  4043c8:	6862      	ldr	r2, [r4, #4]
  4043ca:	f022 0203 	bic.w	r2, r2, #3
  4043ce:	e75d      	b.n	40428c <_malloc_r+0x2f4>
  4043d0:	f859 3908 	ldr.w	r3, [r9], #-8
  4043d4:	4599      	cmp	r9, r3
  4043d6:	f040 8086 	bne.w	4044e6 <_malloc_r+0x54e>
  4043da:	f010 0f03 	tst.w	r0, #3
  4043de:	f100 30ff 	add.w	r0, r0, #4294967295
  4043e2:	d1f5      	bne.n	4043d0 <_malloc_r+0x438>
  4043e4:	687b      	ldr	r3, [r7, #4]
  4043e6:	ea23 0304 	bic.w	r3, r3, r4
  4043ea:	607b      	str	r3, [r7, #4]
  4043ec:	0064      	lsls	r4, r4, #1
  4043ee:	429c      	cmp	r4, r3
  4043f0:	f63f aec7 	bhi.w	404182 <_malloc_r+0x1ea>
  4043f4:	2c00      	cmp	r4, #0
  4043f6:	f43f aec4 	beq.w	404182 <_malloc_r+0x1ea>
  4043fa:	421c      	tst	r4, r3
  4043fc:	4640      	mov	r0, r8
  4043fe:	f47f ae3e 	bne.w	40407e <_malloc_r+0xe6>
  404402:	0064      	lsls	r4, r4, #1
  404404:	421c      	tst	r4, r3
  404406:	f100 0004 	add.w	r0, r0, #4
  40440a:	d0fa      	beq.n	404402 <_malloc_r+0x46a>
  40440c:	e637      	b.n	40407e <_malloc_r+0xe6>
  40440e:	468c      	mov	ip, r1
  404410:	e78c      	b.n	40432c <_malloc_r+0x394>
  404412:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404416:	d815      	bhi.n	404444 <_malloc_r+0x4ac>
  404418:	0bf3      	lsrs	r3, r6, #15
  40441a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40441e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404422:	00c3      	lsls	r3, r0, #3
  404424:	e5da      	b.n	403fdc <_malloc_r+0x44>
  404426:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40442a:	e6ed      	b.n	404208 <_malloc_r+0x270>
  40442c:	687b      	ldr	r3, [r7, #4]
  40442e:	1092      	asrs	r2, r2, #2
  404430:	2101      	movs	r1, #1
  404432:	fa01 f202 	lsl.w	r2, r1, r2
  404436:	4313      	orrs	r3, r2
  404438:	607b      	str	r3, [r7, #4]
  40443a:	4662      	mov	r2, ip
  40443c:	e779      	b.n	404332 <_malloc_r+0x39a>
  40443e:	2301      	movs	r3, #1
  404440:	6053      	str	r3, [r2, #4]
  404442:	e729      	b.n	404298 <_malloc_r+0x300>
  404444:	f240 5254 	movw	r2, #1364	; 0x554
  404448:	4293      	cmp	r3, r2
  40444a:	d822      	bhi.n	404492 <_malloc_r+0x4fa>
  40444c:	0cb3      	lsrs	r3, r6, #18
  40444e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404452:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404456:	00c3      	lsls	r3, r0, #3
  404458:	e5c0      	b.n	403fdc <_malloc_r+0x44>
  40445a:	f103 0b10 	add.w	fp, r3, #16
  40445e:	e6ae      	b.n	4041be <_malloc_r+0x226>
  404460:	2a54      	cmp	r2, #84	; 0x54
  404462:	d829      	bhi.n	4044b8 <_malloc_r+0x520>
  404464:	0b1a      	lsrs	r2, r3, #12
  404466:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40446a:	00c9      	lsls	r1, r1, #3
  40446c:	326e      	adds	r2, #110	; 0x6e
  40446e:	e74d      	b.n	40430c <_malloc_r+0x374>
  404470:	4b20      	ldr	r3, [pc, #128]	; (4044f4 <_malloc_r+0x55c>)
  404472:	6819      	ldr	r1, [r3, #0]
  404474:	4459      	add	r1, fp
  404476:	6019      	str	r1, [r3, #0]
  404478:	e6b2      	b.n	4041e0 <_malloc_r+0x248>
  40447a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40447e:	2800      	cmp	r0, #0
  404480:	f47f aeae 	bne.w	4041e0 <_malloc_r+0x248>
  404484:	eb08 030b 	add.w	r3, r8, fp
  404488:	68ba      	ldr	r2, [r7, #8]
  40448a:	f043 0301 	orr.w	r3, r3, #1
  40448e:	6053      	str	r3, [r2, #4]
  404490:	e6ee      	b.n	404270 <_malloc_r+0x2d8>
  404492:	207f      	movs	r0, #127	; 0x7f
  404494:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404498:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40449c:	e59e      	b.n	403fdc <_malloc_r+0x44>
  40449e:	f104 0108 	add.w	r1, r4, #8
  4044a2:	4628      	mov	r0, r5
  4044a4:	9300      	str	r3, [sp, #0]
  4044a6:	f7ff fc7f 	bl	403da8 <_free_r>
  4044aa:	9b00      	ldr	r3, [sp, #0]
  4044ac:	6819      	ldr	r1, [r3, #0]
  4044ae:	e6df      	b.n	404270 <_malloc_r+0x2d8>
  4044b0:	2001      	movs	r0, #1
  4044b2:	f04f 0900 	mov.w	r9, #0
  4044b6:	e6bc      	b.n	404232 <_malloc_r+0x29a>
  4044b8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4044bc:	d805      	bhi.n	4044ca <_malloc_r+0x532>
  4044be:	0bda      	lsrs	r2, r3, #15
  4044c0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4044c4:	00c9      	lsls	r1, r1, #3
  4044c6:	3277      	adds	r2, #119	; 0x77
  4044c8:	e720      	b.n	40430c <_malloc_r+0x374>
  4044ca:	f240 5154 	movw	r1, #1364	; 0x554
  4044ce:	428a      	cmp	r2, r1
  4044d0:	d805      	bhi.n	4044de <_malloc_r+0x546>
  4044d2:	0c9a      	lsrs	r2, r3, #18
  4044d4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4044d8:	00c9      	lsls	r1, r1, #3
  4044da:	327c      	adds	r2, #124	; 0x7c
  4044dc:	e716      	b.n	40430c <_malloc_r+0x374>
  4044de:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4044e2:	227e      	movs	r2, #126	; 0x7e
  4044e4:	e712      	b.n	40430c <_malloc_r+0x374>
  4044e6:	687b      	ldr	r3, [r7, #4]
  4044e8:	e780      	b.n	4043ec <_malloc_r+0x454>
  4044ea:	08f0      	lsrs	r0, r6, #3
  4044ec:	f106 0308 	add.w	r3, r6, #8
  4044f0:	e600      	b.n	4040f4 <_malloc_r+0x15c>
  4044f2:	bf00      	nop
  4044f4:	20000e14 	.word	0x20000e14

004044f8 <__ascii_mbtowc>:
  4044f8:	b082      	sub	sp, #8
  4044fa:	b149      	cbz	r1, 404510 <__ascii_mbtowc+0x18>
  4044fc:	b15a      	cbz	r2, 404516 <__ascii_mbtowc+0x1e>
  4044fe:	b16b      	cbz	r3, 40451c <__ascii_mbtowc+0x24>
  404500:	7813      	ldrb	r3, [r2, #0]
  404502:	600b      	str	r3, [r1, #0]
  404504:	7812      	ldrb	r2, [r2, #0]
  404506:	1c10      	adds	r0, r2, #0
  404508:	bf18      	it	ne
  40450a:	2001      	movne	r0, #1
  40450c:	b002      	add	sp, #8
  40450e:	4770      	bx	lr
  404510:	a901      	add	r1, sp, #4
  404512:	2a00      	cmp	r2, #0
  404514:	d1f3      	bne.n	4044fe <__ascii_mbtowc+0x6>
  404516:	4610      	mov	r0, r2
  404518:	b002      	add	sp, #8
  40451a:	4770      	bx	lr
  40451c:	f06f 0001 	mvn.w	r0, #1
  404520:	e7f4      	b.n	40450c <__ascii_mbtowc+0x14>
  404522:	bf00      	nop
	...

00404530 <memchr>:
  404530:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404534:	2a10      	cmp	r2, #16
  404536:	db2b      	blt.n	404590 <memchr+0x60>
  404538:	f010 0f07 	tst.w	r0, #7
  40453c:	d008      	beq.n	404550 <memchr+0x20>
  40453e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404542:	3a01      	subs	r2, #1
  404544:	428b      	cmp	r3, r1
  404546:	d02d      	beq.n	4045a4 <memchr+0x74>
  404548:	f010 0f07 	tst.w	r0, #7
  40454c:	b342      	cbz	r2, 4045a0 <memchr+0x70>
  40454e:	d1f6      	bne.n	40453e <memchr+0xe>
  404550:	b4f0      	push	{r4, r5, r6, r7}
  404552:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404556:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40455a:	f022 0407 	bic.w	r4, r2, #7
  40455e:	f07f 0700 	mvns.w	r7, #0
  404562:	2300      	movs	r3, #0
  404564:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404568:	3c08      	subs	r4, #8
  40456a:	ea85 0501 	eor.w	r5, r5, r1
  40456e:	ea86 0601 	eor.w	r6, r6, r1
  404572:	fa85 f547 	uadd8	r5, r5, r7
  404576:	faa3 f587 	sel	r5, r3, r7
  40457a:	fa86 f647 	uadd8	r6, r6, r7
  40457e:	faa5 f687 	sel	r6, r5, r7
  404582:	b98e      	cbnz	r6, 4045a8 <memchr+0x78>
  404584:	d1ee      	bne.n	404564 <memchr+0x34>
  404586:	bcf0      	pop	{r4, r5, r6, r7}
  404588:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40458c:	f002 0207 	and.w	r2, r2, #7
  404590:	b132      	cbz	r2, 4045a0 <memchr+0x70>
  404592:	f810 3b01 	ldrb.w	r3, [r0], #1
  404596:	3a01      	subs	r2, #1
  404598:	ea83 0301 	eor.w	r3, r3, r1
  40459c:	b113      	cbz	r3, 4045a4 <memchr+0x74>
  40459e:	d1f8      	bne.n	404592 <memchr+0x62>
  4045a0:	2000      	movs	r0, #0
  4045a2:	4770      	bx	lr
  4045a4:	3801      	subs	r0, #1
  4045a6:	4770      	bx	lr
  4045a8:	2d00      	cmp	r5, #0
  4045aa:	bf06      	itte	eq
  4045ac:	4635      	moveq	r5, r6
  4045ae:	3803      	subeq	r0, #3
  4045b0:	3807      	subne	r0, #7
  4045b2:	f015 0f01 	tst.w	r5, #1
  4045b6:	d107      	bne.n	4045c8 <memchr+0x98>
  4045b8:	3001      	adds	r0, #1
  4045ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4045be:	bf02      	ittt	eq
  4045c0:	3001      	addeq	r0, #1
  4045c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4045c6:	3001      	addeq	r0, #1
  4045c8:	bcf0      	pop	{r4, r5, r6, r7}
  4045ca:	3801      	subs	r0, #1
  4045cc:	4770      	bx	lr
  4045ce:	bf00      	nop

004045d0 <memcpy>:
  4045d0:	4684      	mov	ip, r0
  4045d2:	ea41 0300 	orr.w	r3, r1, r0
  4045d6:	f013 0303 	ands.w	r3, r3, #3
  4045da:	d16d      	bne.n	4046b8 <memcpy+0xe8>
  4045dc:	3a40      	subs	r2, #64	; 0x40
  4045de:	d341      	bcc.n	404664 <memcpy+0x94>
  4045e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045e4:	f840 3b04 	str.w	r3, [r0], #4
  4045e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045ec:	f840 3b04 	str.w	r3, [r0], #4
  4045f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045f4:	f840 3b04 	str.w	r3, [r0], #4
  4045f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045fc:	f840 3b04 	str.w	r3, [r0], #4
  404600:	f851 3b04 	ldr.w	r3, [r1], #4
  404604:	f840 3b04 	str.w	r3, [r0], #4
  404608:	f851 3b04 	ldr.w	r3, [r1], #4
  40460c:	f840 3b04 	str.w	r3, [r0], #4
  404610:	f851 3b04 	ldr.w	r3, [r1], #4
  404614:	f840 3b04 	str.w	r3, [r0], #4
  404618:	f851 3b04 	ldr.w	r3, [r1], #4
  40461c:	f840 3b04 	str.w	r3, [r0], #4
  404620:	f851 3b04 	ldr.w	r3, [r1], #4
  404624:	f840 3b04 	str.w	r3, [r0], #4
  404628:	f851 3b04 	ldr.w	r3, [r1], #4
  40462c:	f840 3b04 	str.w	r3, [r0], #4
  404630:	f851 3b04 	ldr.w	r3, [r1], #4
  404634:	f840 3b04 	str.w	r3, [r0], #4
  404638:	f851 3b04 	ldr.w	r3, [r1], #4
  40463c:	f840 3b04 	str.w	r3, [r0], #4
  404640:	f851 3b04 	ldr.w	r3, [r1], #4
  404644:	f840 3b04 	str.w	r3, [r0], #4
  404648:	f851 3b04 	ldr.w	r3, [r1], #4
  40464c:	f840 3b04 	str.w	r3, [r0], #4
  404650:	f851 3b04 	ldr.w	r3, [r1], #4
  404654:	f840 3b04 	str.w	r3, [r0], #4
  404658:	f851 3b04 	ldr.w	r3, [r1], #4
  40465c:	f840 3b04 	str.w	r3, [r0], #4
  404660:	3a40      	subs	r2, #64	; 0x40
  404662:	d2bd      	bcs.n	4045e0 <memcpy+0x10>
  404664:	3230      	adds	r2, #48	; 0x30
  404666:	d311      	bcc.n	40468c <memcpy+0xbc>
  404668:	f851 3b04 	ldr.w	r3, [r1], #4
  40466c:	f840 3b04 	str.w	r3, [r0], #4
  404670:	f851 3b04 	ldr.w	r3, [r1], #4
  404674:	f840 3b04 	str.w	r3, [r0], #4
  404678:	f851 3b04 	ldr.w	r3, [r1], #4
  40467c:	f840 3b04 	str.w	r3, [r0], #4
  404680:	f851 3b04 	ldr.w	r3, [r1], #4
  404684:	f840 3b04 	str.w	r3, [r0], #4
  404688:	3a10      	subs	r2, #16
  40468a:	d2ed      	bcs.n	404668 <memcpy+0x98>
  40468c:	320c      	adds	r2, #12
  40468e:	d305      	bcc.n	40469c <memcpy+0xcc>
  404690:	f851 3b04 	ldr.w	r3, [r1], #4
  404694:	f840 3b04 	str.w	r3, [r0], #4
  404698:	3a04      	subs	r2, #4
  40469a:	d2f9      	bcs.n	404690 <memcpy+0xc0>
  40469c:	3204      	adds	r2, #4
  40469e:	d008      	beq.n	4046b2 <memcpy+0xe2>
  4046a0:	07d2      	lsls	r2, r2, #31
  4046a2:	bf1c      	itt	ne
  4046a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4046a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4046ac:	d301      	bcc.n	4046b2 <memcpy+0xe2>
  4046ae:	880b      	ldrh	r3, [r1, #0]
  4046b0:	8003      	strh	r3, [r0, #0]
  4046b2:	4660      	mov	r0, ip
  4046b4:	4770      	bx	lr
  4046b6:	bf00      	nop
  4046b8:	2a08      	cmp	r2, #8
  4046ba:	d313      	bcc.n	4046e4 <memcpy+0x114>
  4046bc:	078b      	lsls	r3, r1, #30
  4046be:	d08d      	beq.n	4045dc <memcpy+0xc>
  4046c0:	f010 0303 	ands.w	r3, r0, #3
  4046c4:	d08a      	beq.n	4045dc <memcpy+0xc>
  4046c6:	f1c3 0304 	rsb	r3, r3, #4
  4046ca:	1ad2      	subs	r2, r2, r3
  4046cc:	07db      	lsls	r3, r3, #31
  4046ce:	bf1c      	itt	ne
  4046d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4046d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4046d8:	d380      	bcc.n	4045dc <memcpy+0xc>
  4046da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4046de:	f820 3b02 	strh.w	r3, [r0], #2
  4046e2:	e77b      	b.n	4045dc <memcpy+0xc>
  4046e4:	3a04      	subs	r2, #4
  4046e6:	d3d9      	bcc.n	40469c <memcpy+0xcc>
  4046e8:	3a01      	subs	r2, #1
  4046ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4046ee:	f800 3b01 	strb.w	r3, [r0], #1
  4046f2:	d2f9      	bcs.n	4046e8 <memcpy+0x118>
  4046f4:	780b      	ldrb	r3, [r1, #0]
  4046f6:	7003      	strb	r3, [r0, #0]
  4046f8:	784b      	ldrb	r3, [r1, #1]
  4046fa:	7043      	strb	r3, [r0, #1]
  4046fc:	788b      	ldrb	r3, [r1, #2]
  4046fe:	7083      	strb	r3, [r0, #2]
  404700:	4660      	mov	r0, ip
  404702:	4770      	bx	lr

00404704 <memmove>:
  404704:	4288      	cmp	r0, r1
  404706:	b5f0      	push	{r4, r5, r6, r7, lr}
  404708:	d90d      	bls.n	404726 <memmove+0x22>
  40470a:	188b      	adds	r3, r1, r2
  40470c:	4298      	cmp	r0, r3
  40470e:	d20a      	bcs.n	404726 <memmove+0x22>
  404710:	1884      	adds	r4, r0, r2
  404712:	2a00      	cmp	r2, #0
  404714:	d051      	beq.n	4047ba <memmove+0xb6>
  404716:	4622      	mov	r2, r4
  404718:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40471c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404720:	4299      	cmp	r1, r3
  404722:	d1f9      	bne.n	404718 <memmove+0x14>
  404724:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404726:	2a0f      	cmp	r2, #15
  404728:	d948      	bls.n	4047bc <memmove+0xb8>
  40472a:	ea41 0300 	orr.w	r3, r1, r0
  40472e:	079b      	lsls	r3, r3, #30
  404730:	d146      	bne.n	4047c0 <memmove+0xbc>
  404732:	f100 0410 	add.w	r4, r0, #16
  404736:	f101 0310 	add.w	r3, r1, #16
  40473a:	4615      	mov	r5, r2
  40473c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404740:	f844 6c10 	str.w	r6, [r4, #-16]
  404744:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404748:	f844 6c0c 	str.w	r6, [r4, #-12]
  40474c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404750:	f844 6c08 	str.w	r6, [r4, #-8]
  404754:	3d10      	subs	r5, #16
  404756:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40475a:	f844 6c04 	str.w	r6, [r4, #-4]
  40475e:	2d0f      	cmp	r5, #15
  404760:	f103 0310 	add.w	r3, r3, #16
  404764:	f104 0410 	add.w	r4, r4, #16
  404768:	d8e8      	bhi.n	40473c <memmove+0x38>
  40476a:	f1a2 0310 	sub.w	r3, r2, #16
  40476e:	f023 030f 	bic.w	r3, r3, #15
  404772:	f002 0e0f 	and.w	lr, r2, #15
  404776:	3310      	adds	r3, #16
  404778:	f1be 0f03 	cmp.w	lr, #3
  40477c:	4419      	add	r1, r3
  40477e:	4403      	add	r3, r0
  404780:	d921      	bls.n	4047c6 <memmove+0xc2>
  404782:	1f1e      	subs	r6, r3, #4
  404784:	460d      	mov	r5, r1
  404786:	4674      	mov	r4, lr
  404788:	3c04      	subs	r4, #4
  40478a:	f855 7b04 	ldr.w	r7, [r5], #4
  40478e:	f846 7f04 	str.w	r7, [r6, #4]!
  404792:	2c03      	cmp	r4, #3
  404794:	d8f8      	bhi.n	404788 <memmove+0x84>
  404796:	f1ae 0404 	sub.w	r4, lr, #4
  40479a:	f024 0403 	bic.w	r4, r4, #3
  40479e:	3404      	adds	r4, #4
  4047a0:	4421      	add	r1, r4
  4047a2:	4423      	add	r3, r4
  4047a4:	f002 0203 	and.w	r2, r2, #3
  4047a8:	b162      	cbz	r2, 4047c4 <memmove+0xc0>
  4047aa:	3b01      	subs	r3, #1
  4047ac:	440a      	add	r2, r1
  4047ae:	f811 4b01 	ldrb.w	r4, [r1], #1
  4047b2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4047b6:	428a      	cmp	r2, r1
  4047b8:	d1f9      	bne.n	4047ae <memmove+0xaa>
  4047ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4047bc:	4603      	mov	r3, r0
  4047be:	e7f3      	b.n	4047a8 <memmove+0xa4>
  4047c0:	4603      	mov	r3, r0
  4047c2:	e7f2      	b.n	4047aa <memmove+0xa6>
  4047c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4047c6:	4672      	mov	r2, lr
  4047c8:	e7ee      	b.n	4047a8 <memmove+0xa4>
  4047ca:	bf00      	nop

004047cc <__malloc_lock>:
  4047cc:	4801      	ldr	r0, [pc, #4]	; (4047d4 <__malloc_lock+0x8>)
  4047ce:	f7ff bbdf 	b.w	403f90 <__retarget_lock_acquire_recursive>
  4047d2:	bf00      	nop
  4047d4:	20000e6c 	.word	0x20000e6c

004047d8 <__malloc_unlock>:
  4047d8:	4801      	ldr	r0, [pc, #4]	; (4047e0 <__malloc_unlock+0x8>)
  4047da:	f7ff bbdb 	b.w	403f94 <__retarget_lock_release_recursive>
  4047de:	bf00      	nop
  4047e0:	20000e6c 	.word	0x20000e6c

004047e4 <_Balloc>:
  4047e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4047e6:	b570      	push	{r4, r5, r6, lr}
  4047e8:	4605      	mov	r5, r0
  4047ea:	460c      	mov	r4, r1
  4047ec:	b14b      	cbz	r3, 404802 <_Balloc+0x1e>
  4047ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4047f2:	b180      	cbz	r0, 404816 <_Balloc+0x32>
  4047f4:	6802      	ldr	r2, [r0, #0]
  4047f6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4047fa:	2300      	movs	r3, #0
  4047fc:	6103      	str	r3, [r0, #16]
  4047fe:	60c3      	str	r3, [r0, #12]
  404800:	bd70      	pop	{r4, r5, r6, pc}
  404802:	2221      	movs	r2, #33	; 0x21
  404804:	2104      	movs	r1, #4
  404806:	f000 fd8d 	bl	405324 <_calloc_r>
  40480a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40480c:	4603      	mov	r3, r0
  40480e:	2800      	cmp	r0, #0
  404810:	d1ed      	bne.n	4047ee <_Balloc+0xa>
  404812:	2000      	movs	r0, #0
  404814:	bd70      	pop	{r4, r5, r6, pc}
  404816:	2101      	movs	r1, #1
  404818:	fa01 f604 	lsl.w	r6, r1, r4
  40481c:	1d72      	adds	r2, r6, #5
  40481e:	4628      	mov	r0, r5
  404820:	0092      	lsls	r2, r2, #2
  404822:	f000 fd7f 	bl	405324 <_calloc_r>
  404826:	2800      	cmp	r0, #0
  404828:	d0f3      	beq.n	404812 <_Balloc+0x2e>
  40482a:	6044      	str	r4, [r0, #4]
  40482c:	6086      	str	r6, [r0, #8]
  40482e:	e7e4      	b.n	4047fa <_Balloc+0x16>

00404830 <_Bfree>:
  404830:	b131      	cbz	r1, 404840 <_Bfree+0x10>
  404832:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404834:	684a      	ldr	r2, [r1, #4]
  404836:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40483a:	6008      	str	r0, [r1, #0]
  40483c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404840:	4770      	bx	lr
  404842:	bf00      	nop

00404844 <__multadd>:
  404844:	b5f0      	push	{r4, r5, r6, r7, lr}
  404846:	690c      	ldr	r4, [r1, #16]
  404848:	b083      	sub	sp, #12
  40484a:	460d      	mov	r5, r1
  40484c:	4606      	mov	r6, r0
  40484e:	f101 0e14 	add.w	lr, r1, #20
  404852:	2700      	movs	r7, #0
  404854:	f8de 0000 	ldr.w	r0, [lr]
  404858:	b281      	uxth	r1, r0
  40485a:	fb02 3301 	mla	r3, r2, r1, r3
  40485e:	0c01      	lsrs	r1, r0, #16
  404860:	0c18      	lsrs	r0, r3, #16
  404862:	fb02 0101 	mla	r1, r2, r1, r0
  404866:	b29b      	uxth	r3, r3
  404868:	3701      	adds	r7, #1
  40486a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40486e:	42bc      	cmp	r4, r7
  404870:	f84e 3b04 	str.w	r3, [lr], #4
  404874:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404878:	dcec      	bgt.n	404854 <__multadd+0x10>
  40487a:	b13b      	cbz	r3, 40488c <__multadd+0x48>
  40487c:	68aa      	ldr	r2, [r5, #8]
  40487e:	4294      	cmp	r4, r2
  404880:	da07      	bge.n	404892 <__multadd+0x4e>
  404882:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404886:	3401      	adds	r4, #1
  404888:	6153      	str	r3, [r2, #20]
  40488a:	612c      	str	r4, [r5, #16]
  40488c:	4628      	mov	r0, r5
  40488e:	b003      	add	sp, #12
  404890:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404892:	6869      	ldr	r1, [r5, #4]
  404894:	9301      	str	r3, [sp, #4]
  404896:	3101      	adds	r1, #1
  404898:	4630      	mov	r0, r6
  40489a:	f7ff ffa3 	bl	4047e4 <_Balloc>
  40489e:	692a      	ldr	r2, [r5, #16]
  4048a0:	3202      	adds	r2, #2
  4048a2:	f105 010c 	add.w	r1, r5, #12
  4048a6:	4607      	mov	r7, r0
  4048a8:	0092      	lsls	r2, r2, #2
  4048aa:	300c      	adds	r0, #12
  4048ac:	f7ff fe90 	bl	4045d0 <memcpy>
  4048b0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4048b2:	6869      	ldr	r1, [r5, #4]
  4048b4:	9b01      	ldr	r3, [sp, #4]
  4048b6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4048ba:	6028      	str	r0, [r5, #0]
  4048bc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4048c0:	463d      	mov	r5, r7
  4048c2:	e7de      	b.n	404882 <__multadd+0x3e>

004048c4 <__hi0bits>:
  4048c4:	0c02      	lsrs	r2, r0, #16
  4048c6:	0412      	lsls	r2, r2, #16
  4048c8:	4603      	mov	r3, r0
  4048ca:	b9b2      	cbnz	r2, 4048fa <__hi0bits+0x36>
  4048cc:	0403      	lsls	r3, r0, #16
  4048ce:	2010      	movs	r0, #16
  4048d0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4048d4:	bf04      	itt	eq
  4048d6:	021b      	lsleq	r3, r3, #8
  4048d8:	3008      	addeq	r0, #8
  4048da:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4048de:	bf04      	itt	eq
  4048e0:	011b      	lsleq	r3, r3, #4
  4048e2:	3004      	addeq	r0, #4
  4048e4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4048e8:	bf04      	itt	eq
  4048ea:	009b      	lsleq	r3, r3, #2
  4048ec:	3002      	addeq	r0, #2
  4048ee:	2b00      	cmp	r3, #0
  4048f0:	db02      	blt.n	4048f8 <__hi0bits+0x34>
  4048f2:	005b      	lsls	r3, r3, #1
  4048f4:	d403      	bmi.n	4048fe <__hi0bits+0x3a>
  4048f6:	2020      	movs	r0, #32
  4048f8:	4770      	bx	lr
  4048fa:	2000      	movs	r0, #0
  4048fc:	e7e8      	b.n	4048d0 <__hi0bits+0xc>
  4048fe:	3001      	adds	r0, #1
  404900:	4770      	bx	lr
  404902:	bf00      	nop

00404904 <__lo0bits>:
  404904:	6803      	ldr	r3, [r0, #0]
  404906:	f013 0207 	ands.w	r2, r3, #7
  40490a:	4601      	mov	r1, r0
  40490c:	d007      	beq.n	40491e <__lo0bits+0x1a>
  40490e:	07da      	lsls	r2, r3, #31
  404910:	d421      	bmi.n	404956 <__lo0bits+0x52>
  404912:	0798      	lsls	r0, r3, #30
  404914:	d421      	bmi.n	40495a <__lo0bits+0x56>
  404916:	089b      	lsrs	r3, r3, #2
  404918:	600b      	str	r3, [r1, #0]
  40491a:	2002      	movs	r0, #2
  40491c:	4770      	bx	lr
  40491e:	b298      	uxth	r0, r3
  404920:	b198      	cbz	r0, 40494a <__lo0bits+0x46>
  404922:	4610      	mov	r0, r2
  404924:	f013 0fff 	tst.w	r3, #255	; 0xff
  404928:	bf04      	itt	eq
  40492a:	0a1b      	lsreq	r3, r3, #8
  40492c:	3008      	addeq	r0, #8
  40492e:	071a      	lsls	r2, r3, #28
  404930:	bf04      	itt	eq
  404932:	091b      	lsreq	r3, r3, #4
  404934:	3004      	addeq	r0, #4
  404936:	079a      	lsls	r2, r3, #30
  404938:	bf04      	itt	eq
  40493a:	089b      	lsreq	r3, r3, #2
  40493c:	3002      	addeq	r0, #2
  40493e:	07da      	lsls	r2, r3, #31
  404940:	d407      	bmi.n	404952 <__lo0bits+0x4e>
  404942:	085b      	lsrs	r3, r3, #1
  404944:	d104      	bne.n	404950 <__lo0bits+0x4c>
  404946:	2020      	movs	r0, #32
  404948:	4770      	bx	lr
  40494a:	0c1b      	lsrs	r3, r3, #16
  40494c:	2010      	movs	r0, #16
  40494e:	e7e9      	b.n	404924 <__lo0bits+0x20>
  404950:	3001      	adds	r0, #1
  404952:	600b      	str	r3, [r1, #0]
  404954:	4770      	bx	lr
  404956:	2000      	movs	r0, #0
  404958:	4770      	bx	lr
  40495a:	085b      	lsrs	r3, r3, #1
  40495c:	600b      	str	r3, [r1, #0]
  40495e:	2001      	movs	r0, #1
  404960:	4770      	bx	lr
  404962:	bf00      	nop

00404964 <__i2b>:
  404964:	b510      	push	{r4, lr}
  404966:	460c      	mov	r4, r1
  404968:	2101      	movs	r1, #1
  40496a:	f7ff ff3b 	bl	4047e4 <_Balloc>
  40496e:	2201      	movs	r2, #1
  404970:	6144      	str	r4, [r0, #20]
  404972:	6102      	str	r2, [r0, #16]
  404974:	bd10      	pop	{r4, pc}
  404976:	bf00      	nop

00404978 <__multiply>:
  404978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40497c:	690c      	ldr	r4, [r1, #16]
  40497e:	6915      	ldr	r5, [r2, #16]
  404980:	42ac      	cmp	r4, r5
  404982:	b083      	sub	sp, #12
  404984:	468b      	mov	fp, r1
  404986:	4616      	mov	r6, r2
  404988:	da04      	bge.n	404994 <__multiply+0x1c>
  40498a:	4622      	mov	r2, r4
  40498c:	46b3      	mov	fp, r6
  40498e:	462c      	mov	r4, r5
  404990:	460e      	mov	r6, r1
  404992:	4615      	mov	r5, r2
  404994:	f8db 3008 	ldr.w	r3, [fp, #8]
  404998:	f8db 1004 	ldr.w	r1, [fp, #4]
  40499c:	eb04 0805 	add.w	r8, r4, r5
  4049a0:	4598      	cmp	r8, r3
  4049a2:	bfc8      	it	gt
  4049a4:	3101      	addgt	r1, #1
  4049a6:	f7ff ff1d 	bl	4047e4 <_Balloc>
  4049aa:	f100 0914 	add.w	r9, r0, #20
  4049ae:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4049b2:	45d1      	cmp	r9, sl
  4049b4:	9000      	str	r0, [sp, #0]
  4049b6:	d205      	bcs.n	4049c4 <__multiply+0x4c>
  4049b8:	464b      	mov	r3, r9
  4049ba:	2100      	movs	r1, #0
  4049bc:	f843 1b04 	str.w	r1, [r3], #4
  4049c0:	459a      	cmp	sl, r3
  4049c2:	d8fb      	bhi.n	4049bc <__multiply+0x44>
  4049c4:	f106 0c14 	add.w	ip, r6, #20
  4049c8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4049cc:	f10b 0b14 	add.w	fp, fp, #20
  4049d0:	459c      	cmp	ip, r3
  4049d2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4049d6:	d24c      	bcs.n	404a72 <__multiply+0xfa>
  4049d8:	f8cd a004 	str.w	sl, [sp, #4]
  4049dc:	469a      	mov	sl, r3
  4049de:	f8dc 5000 	ldr.w	r5, [ip]
  4049e2:	b2af      	uxth	r7, r5
  4049e4:	b1ef      	cbz	r7, 404a22 <__multiply+0xaa>
  4049e6:	2100      	movs	r1, #0
  4049e8:	464d      	mov	r5, r9
  4049ea:	465e      	mov	r6, fp
  4049ec:	460c      	mov	r4, r1
  4049ee:	f856 2b04 	ldr.w	r2, [r6], #4
  4049f2:	6828      	ldr	r0, [r5, #0]
  4049f4:	b293      	uxth	r3, r2
  4049f6:	b281      	uxth	r1, r0
  4049f8:	fb07 1303 	mla	r3, r7, r3, r1
  4049fc:	0c12      	lsrs	r2, r2, #16
  4049fe:	0c01      	lsrs	r1, r0, #16
  404a00:	4423      	add	r3, r4
  404a02:	fb07 1102 	mla	r1, r7, r2, r1
  404a06:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404a0a:	b29b      	uxth	r3, r3
  404a0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404a10:	45b6      	cmp	lr, r6
  404a12:	f845 3b04 	str.w	r3, [r5], #4
  404a16:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404a1a:	d8e8      	bhi.n	4049ee <__multiply+0x76>
  404a1c:	602c      	str	r4, [r5, #0]
  404a1e:	f8dc 5000 	ldr.w	r5, [ip]
  404a22:	0c2d      	lsrs	r5, r5, #16
  404a24:	d01d      	beq.n	404a62 <__multiply+0xea>
  404a26:	f8d9 3000 	ldr.w	r3, [r9]
  404a2a:	4648      	mov	r0, r9
  404a2c:	461c      	mov	r4, r3
  404a2e:	4659      	mov	r1, fp
  404a30:	2200      	movs	r2, #0
  404a32:	880e      	ldrh	r6, [r1, #0]
  404a34:	0c24      	lsrs	r4, r4, #16
  404a36:	fb05 4406 	mla	r4, r5, r6, r4
  404a3a:	4422      	add	r2, r4
  404a3c:	b29b      	uxth	r3, r3
  404a3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404a42:	f840 3b04 	str.w	r3, [r0], #4
  404a46:	f851 3b04 	ldr.w	r3, [r1], #4
  404a4a:	6804      	ldr	r4, [r0, #0]
  404a4c:	0c1b      	lsrs	r3, r3, #16
  404a4e:	b2a6      	uxth	r6, r4
  404a50:	fb05 6303 	mla	r3, r5, r3, r6
  404a54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404a58:	458e      	cmp	lr, r1
  404a5a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404a5e:	d8e8      	bhi.n	404a32 <__multiply+0xba>
  404a60:	6003      	str	r3, [r0, #0]
  404a62:	f10c 0c04 	add.w	ip, ip, #4
  404a66:	45e2      	cmp	sl, ip
  404a68:	f109 0904 	add.w	r9, r9, #4
  404a6c:	d8b7      	bhi.n	4049de <__multiply+0x66>
  404a6e:	f8dd a004 	ldr.w	sl, [sp, #4]
  404a72:	f1b8 0f00 	cmp.w	r8, #0
  404a76:	dd0b      	ble.n	404a90 <__multiply+0x118>
  404a78:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404a7c:	f1aa 0a04 	sub.w	sl, sl, #4
  404a80:	b11b      	cbz	r3, 404a8a <__multiply+0x112>
  404a82:	e005      	b.n	404a90 <__multiply+0x118>
  404a84:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404a88:	b913      	cbnz	r3, 404a90 <__multiply+0x118>
  404a8a:	f1b8 0801 	subs.w	r8, r8, #1
  404a8e:	d1f9      	bne.n	404a84 <__multiply+0x10c>
  404a90:	9800      	ldr	r0, [sp, #0]
  404a92:	f8c0 8010 	str.w	r8, [r0, #16]
  404a96:	b003      	add	sp, #12
  404a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404a9c <__pow5mult>:
  404a9c:	f012 0303 	ands.w	r3, r2, #3
  404aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404aa4:	4614      	mov	r4, r2
  404aa6:	4607      	mov	r7, r0
  404aa8:	d12e      	bne.n	404b08 <__pow5mult+0x6c>
  404aaa:	460d      	mov	r5, r1
  404aac:	10a4      	asrs	r4, r4, #2
  404aae:	d01c      	beq.n	404aea <__pow5mult+0x4e>
  404ab0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404ab2:	b396      	cbz	r6, 404b1a <__pow5mult+0x7e>
  404ab4:	07e3      	lsls	r3, r4, #31
  404ab6:	f04f 0800 	mov.w	r8, #0
  404aba:	d406      	bmi.n	404aca <__pow5mult+0x2e>
  404abc:	1064      	asrs	r4, r4, #1
  404abe:	d014      	beq.n	404aea <__pow5mult+0x4e>
  404ac0:	6830      	ldr	r0, [r6, #0]
  404ac2:	b1a8      	cbz	r0, 404af0 <__pow5mult+0x54>
  404ac4:	4606      	mov	r6, r0
  404ac6:	07e3      	lsls	r3, r4, #31
  404ac8:	d5f8      	bpl.n	404abc <__pow5mult+0x20>
  404aca:	4632      	mov	r2, r6
  404acc:	4629      	mov	r1, r5
  404ace:	4638      	mov	r0, r7
  404ad0:	f7ff ff52 	bl	404978 <__multiply>
  404ad4:	b1b5      	cbz	r5, 404b04 <__pow5mult+0x68>
  404ad6:	686a      	ldr	r2, [r5, #4]
  404ad8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404ada:	1064      	asrs	r4, r4, #1
  404adc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404ae0:	6029      	str	r1, [r5, #0]
  404ae2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404ae6:	4605      	mov	r5, r0
  404ae8:	d1ea      	bne.n	404ac0 <__pow5mult+0x24>
  404aea:	4628      	mov	r0, r5
  404aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404af0:	4632      	mov	r2, r6
  404af2:	4631      	mov	r1, r6
  404af4:	4638      	mov	r0, r7
  404af6:	f7ff ff3f 	bl	404978 <__multiply>
  404afa:	6030      	str	r0, [r6, #0]
  404afc:	f8c0 8000 	str.w	r8, [r0]
  404b00:	4606      	mov	r6, r0
  404b02:	e7e0      	b.n	404ac6 <__pow5mult+0x2a>
  404b04:	4605      	mov	r5, r0
  404b06:	e7d9      	b.n	404abc <__pow5mult+0x20>
  404b08:	1e5a      	subs	r2, r3, #1
  404b0a:	4d0b      	ldr	r5, [pc, #44]	; (404b38 <__pow5mult+0x9c>)
  404b0c:	2300      	movs	r3, #0
  404b0e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404b12:	f7ff fe97 	bl	404844 <__multadd>
  404b16:	4605      	mov	r5, r0
  404b18:	e7c8      	b.n	404aac <__pow5mult+0x10>
  404b1a:	2101      	movs	r1, #1
  404b1c:	4638      	mov	r0, r7
  404b1e:	f7ff fe61 	bl	4047e4 <_Balloc>
  404b22:	f240 2171 	movw	r1, #625	; 0x271
  404b26:	2201      	movs	r2, #1
  404b28:	2300      	movs	r3, #0
  404b2a:	6141      	str	r1, [r0, #20]
  404b2c:	6102      	str	r2, [r0, #16]
  404b2e:	4606      	mov	r6, r0
  404b30:	64b8      	str	r0, [r7, #72]	; 0x48
  404b32:	6003      	str	r3, [r0, #0]
  404b34:	e7be      	b.n	404ab4 <__pow5mult+0x18>
  404b36:	bf00      	nop
  404b38:	004068c0 	.word	0x004068c0

00404b3c <__lshift>:
  404b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404b40:	4691      	mov	r9, r2
  404b42:	690a      	ldr	r2, [r1, #16]
  404b44:	688b      	ldr	r3, [r1, #8]
  404b46:	ea4f 1469 	mov.w	r4, r9, asr #5
  404b4a:	eb04 0802 	add.w	r8, r4, r2
  404b4e:	f108 0501 	add.w	r5, r8, #1
  404b52:	429d      	cmp	r5, r3
  404b54:	460e      	mov	r6, r1
  404b56:	4607      	mov	r7, r0
  404b58:	6849      	ldr	r1, [r1, #4]
  404b5a:	dd04      	ble.n	404b66 <__lshift+0x2a>
  404b5c:	005b      	lsls	r3, r3, #1
  404b5e:	429d      	cmp	r5, r3
  404b60:	f101 0101 	add.w	r1, r1, #1
  404b64:	dcfa      	bgt.n	404b5c <__lshift+0x20>
  404b66:	4638      	mov	r0, r7
  404b68:	f7ff fe3c 	bl	4047e4 <_Balloc>
  404b6c:	2c00      	cmp	r4, #0
  404b6e:	f100 0314 	add.w	r3, r0, #20
  404b72:	dd06      	ble.n	404b82 <__lshift+0x46>
  404b74:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404b78:	2100      	movs	r1, #0
  404b7a:	f843 1b04 	str.w	r1, [r3], #4
  404b7e:	429a      	cmp	r2, r3
  404b80:	d1fb      	bne.n	404b7a <__lshift+0x3e>
  404b82:	6934      	ldr	r4, [r6, #16]
  404b84:	f106 0114 	add.w	r1, r6, #20
  404b88:	f019 091f 	ands.w	r9, r9, #31
  404b8c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404b90:	d01d      	beq.n	404bce <__lshift+0x92>
  404b92:	f1c9 0c20 	rsb	ip, r9, #32
  404b96:	2200      	movs	r2, #0
  404b98:	680c      	ldr	r4, [r1, #0]
  404b9a:	fa04 f409 	lsl.w	r4, r4, r9
  404b9e:	4314      	orrs	r4, r2
  404ba0:	f843 4b04 	str.w	r4, [r3], #4
  404ba4:	f851 2b04 	ldr.w	r2, [r1], #4
  404ba8:	458e      	cmp	lr, r1
  404baa:	fa22 f20c 	lsr.w	r2, r2, ip
  404bae:	d8f3      	bhi.n	404b98 <__lshift+0x5c>
  404bb0:	601a      	str	r2, [r3, #0]
  404bb2:	b10a      	cbz	r2, 404bb8 <__lshift+0x7c>
  404bb4:	f108 0502 	add.w	r5, r8, #2
  404bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404bba:	6872      	ldr	r2, [r6, #4]
  404bbc:	3d01      	subs	r5, #1
  404bbe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404bc2:	6105      	str	r5, [r0, #16]
  404bc4:	6031      	str	r1, [r6, #0]
  404bc6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404bce:	3b04      	subs	r3, #4
  404bd0:	f851 2b04 	ldr.w	r2, [r1], #4
  404bd4:	f843 2f04 	str.w	r2, [r3, #4]!
  404bd8:	458e      	cmp	lr, r1
  404bda:	d8f9      	bhi.n	404bd0 <__lshift+0x94>
  404bdc:	e7ec      	b.n	404bb8 <__lshift+0x7c>
  404bde:	bf00      	nop

00404be0 <__mcmp>:
  404be0:	b430      	push	{r4, r5}
  404be2:	690b      	ldr	r3, [r1, #16]
  404be4:	4605      	mov	r5, r0
  404be6:	6900      	ldr	r0, [r0, #16]
  404be8:	1ac0      	subs	r0, r0, r3
  404bea:	d10f      	bne.n	404c0c <__mcmp+0x2c>
  404bec:	009b      	lsls	r3, r3, #2
  404bee:	3514      	adds	r5, #20
  404bf0:	3114      	adds	r1, #20
  404bf2:	4419      	add	r1, r3
  404bf4:	442b      	add	r3, r5
  404bf6:	e001      	b.n	404bfc <__mcmp+0x1c>
  404bf8:	429d      	cmp	r5, r3
  404bfa:	d207      	bcs.n	404c0c <__mcmp+0x2c>
  404bfc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404c00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404c04:	4294      	cmp	r4, r2
  404c06:	d0f7      	beq.n	404bf8 <__mcmp+0x18>
  404c08:	d302      	bcc.n	404c10 <__mcmp+0x30>
  404c0a:	2001      	movs	r0, #1
  404c0c:	bc30      	pop	{r4, r5}
  404c0e:	4770      	bx	lr
  404c10:	f04f 30ff 	mov.w	r0, #4294967295
  404c14:	e7fa      	b.n	404c0c <__mcmp+0x2c>
  404c16:	bf00      	nop

00404c18 <__mdiff>:
  404c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404c1c:	690f      	ldr	r7, [r1, #16]
  404c1e:	460e      	mov	r6, r1
  404c20:	6911      	ldr	r1, [r2, #16]
  404c22:	1a7f      	subs	r7, r7, r1
  404c24:	2f00      	cmp	r7, #0
  404c26:	4690      	mov	r8, r2
  404c28:	d117      	bne.n	404c5a <__mdiff+0x42>
  404c2a:	0089      	lsls	r1, r1, #2
  404c2c:	f106 0514 	add.w	r5, r6, #20
  404c30:	f102 0e14 	add.w	lr, r2, #20
  404c34:	186b      	adds	r3, r5, r1
  404c36:	4471      	add	r1, lr
  404c38:	e001      	b.n	404c3e <__mdiff+0x26>
  404c3a:	429d      	cmp	r5, r3
  404c3c:	d25c      	bcs.n	404cf8 <__mdiff+0xe0>
  404c3e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404c42:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404c46:	42a2      	cmp	r2, r4
  404c48:	d0f7      	beq.n	404c3a <__mdiff+0x22>
  404c4a:	d25e      	bcs.n	404d0a <__mdiff+0xf2>
  404c4c:	4633      	mov	r3, r6
  404c4e:	462c      	mov	r4, r5
  404c50:	4646      	mov	r6, r8
  404c52:	4675      	mov	r5, lr
  404c54:	4698      	mov	r8, r3
  404c56:	2701      	movs	r7, #1
  404c58:	e005      	b.n	404c66 <__mdiff+0x4e>
  404c5a:	db58      	blt.n	404d0e <__mdiff+0xf6>
  404c5c:	f106 0514 	add.w	r5, r6, #20
  404c60:	f108 0414 	add.w	r4, r8, #20
  404c64:	2700      	movs	r7, #0
  404c66:	6871      	ldr	r1, [r6, #4]
  404c68:	f7ff fdbc 	bl	4047e4 <_Balloc>
  404c6c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404c70:	6936      	ldr	r6, [r6, #16]
  404c72:	60c7      	str	r7, [r0, #12]
  404c74:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404c78:	46a6      	mov	lr, r4
  404c7a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404c7e:	f100 0414 	add.w	r4, r0, #20
  404c82:	2300      	movs	r3, #0
  404c84:	f85e 1b04 	ldr.w	r1, [lr], #4
  404c88:	f855 8b04 	ldr.w	r8, [r5], #4
  404c8c:	b28a      	uxth	r2, r1
  404c8e:	fa13 f388 	uxtah	r3, r3, r8
  404c92:	0c09      	lsrs	r1, r1, #16
  404c94:	1a9a      	subs	r2, r3, r2
  404c96:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404c9a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404c9e:	b292      	uxth	r2, r2
  404ca0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404ca4:	45f4      	cmp	ip, lr
  404ca6:	f844 2b04 	str.w	r2, [r4], #4
  404caa:	ea4f 4323 	mov.w	r3, r3, asr #16
  404cae:	d8e9      	bhi.n	404c84 <__mdiff+0x6c>
  404cb0:	42af      	cmp	r7, r5
  404cb2:	d917      	bls.n	404ce4 <__mdiff+0xcc>
  404cb4:	46a4      	mov	ip, r4
  404cb6:	46ae      	mov	lr, r5
  404cb8:	f85e 2b04 	ldr.w	r2, [lr], #4
  404cbc:	fa13 f382 	uxtah	r3, r3, r2
  404cc0:	1419      	asrs	r1, r3, #16
  404cc2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404cc6:	b29b      	uxth	r3, r3
  404cc8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404ccc:	4577      	cmp	r7, lr
  404cce:	f84c 2b04 	str.w	r2, [ip], #4
  404cd2:	ea4f 4321 	mov.w	r3, r1, asr #16
  404cd6:	d8ef      	bhi.n	404cb8 <__mdiff+0xa0>
  404cd8:	43ed      	mvns	r5, r5
  404cda:	442f      	add	r7, r5
  404cdc:	f027 0703 	bic.w	r7, r7, #3
  404ce0:	3704      	adds	r7, #4
  404ce2:	443c      	add	r4, r7
  404ce4:	3c04      	subs	r4, #4
  404ce6:	b922      	cbnz	r2, 404cf2 <__mdiff+0xda>
  404ce8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404cec:	3e01      	subs	r6, #1
  404cee:	2b00      	cmp	r3, #0
  404cf0:	d0fa      	beq.n	404ce8 <__mdiff+0xd0>
  404cf2:	6106      	str	r6, [r0, #16]
  404cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404cf8:	2100      	movs	r1, #0
  404cfa:	f7ff fd73 	bl	4047e4 <_Balloc>
  404cfe:	2201      	movs	r2, #1
  404d00:	2300      	movs	r3, #0
  404d02:	6102      	str	r2, [r0, #16]
  404d04:	6143      	str	r3, [r0, #20]
  404d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d0a:	4674      	mov	r4, lr
  404d0c:	e7ab      	b.n	404c66 <__mdiff+0x4e>
  404d0e:	4633      	mov	r3, r6
  404d10:	f106 0414 	add.w	r4, r6, #20
  404d14:	f102 0514 	add.w	r5, r2, #20
  404d18:	4616      	mov	r6, r2
  404d1a:	2701      	movs	r7, #1
  404d1c:	4698      	mov	r8, r3
  404d1e:	e7a2      	b.n	404c66 <__mdiff+0x4e>

00404d20 <__d2b>:
  404d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d24:	b082      	sub	sp, #8
  404d26:	2101      	movs	r1, #1
  404d28:	461c      	mov	r4, r3
  404d2a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404d2e:	4615      	mov	r5, r2
  404d30:	9e08      	ldr	r6, [sp, #32]
  404d32:	f7ff fd57 	bl	4047e4 <_Balloc>
  404d36:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404d3a:	4680      	mov	r8, r0
  404d3c:	b10f      	cbz	r7, 404d42 <__d2b+0x22>
  404d3e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404d42:	9401      	str	r4, [sp, #4]
  404d44:	b31d      	cbz	r5, 404d8e <__d2b+0x6e>
  404d46:	a802      	add	r0, sp, #8
  404d48:	f840 5d08 	str.w	r5, [r0, #-8]!
  404d4c:	f7ff fdda 	bl	404904 <__lo0bits>
  404d50:	2800      	cmp	r0, #0
  404d52:	d134      	bne.n	404dbe <__d2b+0x9e>
  404d54:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404d58:	f8c8 2014 	str.w	r2, [r8, #20]
  404d5c:	2b00      	cmp	r3, #0
  404d5e:	bf0c      	ite	eq
  404d60:	2101      	moveq	r1, #1
  404d62:	2102      	movne	r1, #2
  404d64:	f8c8 3018 	str.w	r3, [r8, #24]
  404d68:	f8c8 1010 	str.w	r1, [r8, #16]
  404d6c:	b9df      	cbnz	r7, 404da6 <__d2b+0x86>
  404d6e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404d72:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404d76:	6030      	str	r0, [r6, #0]
  404d78:	6918      	ldr	r0, [r3, #16]
  404d7a:	f7ff fda3 	bl	4048c4 <__hi0bits>
  404d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d80:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404d84:	6018      	str	r0, [r3, #0]
  404d86:	4640      	mov	r0, r8
  404d88:	b002      	add	sp, #8
  404d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d8e:	a801      	add	r0, sp, #4
  404d90:	f7ff fdb8 	bl	404904 <__lo0bits>
  404d94:	9b01      	ldr	r3, [sp, #4]
  404d96:	f8c8 3014 	str.w	r3, [r8, #20]
  404d9a:	2101      	movs	r1, #1
  404d9c:	3020      	adds	r0, #32
  404d9e:	f8c8 1010 	str.w	r1, [r8, #16]
  404da2:	2f00      	cmp	r7, #0
  404da4:	d0e3      	beq.n	404d6e <__d2b+0x4e>
  404da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404da8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404dac:	4407      	add	r7, r0
  404dae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404db2:	6037      	str	r7, [r6, #0]
  404db4:	6018      	str	r0, [r3, #0]
  404db6:	4640      	mov	r0, r8
  404db8:	b002      	add	sp, #8
  404dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dbe:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404dc2:	f1c0 0220 	rsb	r2, r0, #32
  404dc6:	fa03 f202 	lsl.w	r2, r3, r2
  404dca:	430a      	orrs	r2, r1
  404dcc:	40c3      	lsrs	r3, r0
  404dce:	9301      	str	r3, [sp, #4]
  404dd0:	f8c8 2014 	str.w	r2, [r8, #20]
  404dd4:	e7c2      	b.n	404d5c <__d2b+0x3c>
  404dd6:	bf00      	nop

00404dd8 <_realloc_r>:
  404dd8:	2900      	cmp	r1, #0
  404dda:	f000 8095 	beq.w	404f08 <_realloc_r+0x130>
  404dde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404de2:	460d      	mov	r5, r1
  404de4:	4616      	mov	r6, r2
  404de6:	b083      	sub	sp, #12
  404de8:	4680      	mov	r8, r0
  404dea:	f106 070b 	add.w	r7, r6, #11
  404dee:	f7ff fced 	bl	4047cc <__malloc_lock>
  404df2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404df6:	2f16      	cmp	r7, #22
  404df8:	f02e 0403 	bic.w	r4, lr, #3
  404dfc:	f1a5 0908 	sub.w	r9, r5, #8
  404e00:	d83c      	bhi.n	404e7c <_realloc_r+0xa4>
  404e02:	2210      	movs	r2, #16
  404e04:	4617      	mov	r7, r2
  404e06:	42be      	cmp	r6, r7
  404e08:	d83d      	bhi.n	404e86 <_realloc_r+0xae>
  404e0a:	4294      	cmp	r4, r2
  404e0c:	da43      	bge.n	404e96 <_realloc_r+0xbe>
  404e0e:	4bc4      	ldr	r3, [pc, #784]	; (405120 <_realloc_r+0x348>)
  404e10:	6899      	ldr	r1, [r3, #8]
  404e12:	eb09 0004 	add.w	r0, r9, r4
  404e16:	4288      	cmp	r0, r1
  404e18:	f000 80b4 	beq.w	404f84 <_realloc_r+0x1ac>
  404e1c:	6843      	ldr	r3, [r0, #4]
  404e1e:	f023 0101 	bic.w	r1, r3, #1
  404e22:	4401      	add	r1, r0
  404e24:	6849      	ldr	r1, [r1, #4]
  404e26:	07c9      	lsls	r1, r1, #31
  404e28:	d54c      	bpl.n	404ec4 <_realloc_r+0xec>
  404e2a:	f01e 0f01 	tst.w	lr, #1
  404e2e:	f000 809b 	beq.w	404f68 <_realloc_r+0x190>
  404e32:	4631      	mov	r1, r6
  404e34:	4640      	mov	r0, r8
  404e36:	f7ff f8af 	bl	403f98 <_malloc_r>
  404e3a:	4606      	mov	r6, r0
  404e3c:	2800      	cmp	r0, #0
  404e3e:	d03a      	beq.n	404eb6 <_realloc_r+0xde>
  404e40:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404e44:	f023 0301 	bic.w	r3, r3, #1
  404e48:	444b      	add	r3, r9
  404e4a:	f1a0 0208 	sub.w	r2, r0, #8
  404e4e:	429a      	cmp	r2, r3
  404e50:	f000 8121 	beq.w	405096 <_realloc_r+0x2be>
  404e54:	1f22      	subs	r2, r4, #4
  404e56:	2a24      	cmp	r2, #36	; 0x24
  404e58:	f200 8107 	bhi.w	40506a <_realloc_r+0x292>
  404e5c:	2a13      	cmp	r2, #19
  404e5e:	f200 80db 	bhi.w	405018 <_realloc_r+0x240>
  404e62:	4603      	mov	r3, r0
  404e64:	462a      	mov	r2, r5
  404e66:	6811      	ldr	r1, [r2, #0]
  404e68:	6019      	str	r1, [r3, #0]
  404e6a:	6851      	ldr	r1, [r2, #4]
  404e6c:	6059      	str	r1, [r3, #4]
  404e6e:	6892      	ldr	r2, [r2, #8]
  404e70:	609a      	str	r2, [r3, #8]
  404e72:	4629      	mov	r1, r5
  404e74:	4640      	mov	r0, r8
  404e76:	f7fe ff97 	bl	403da8 <_free_r>
  404e7a:	e01c      	b.n	404eb6 <_realloc_r+0xde>
  404e7c:	f027 0707 	bic.w	r7, r7, #7
  404e80:	2f00      	cmp	r7, #0
  404e82:	463a      	mov	r2, r7
  404e84:	dabf      	bge.n	404e06 <_realloc_r+0x2e>
  404e86:	2600      	movs	r6, #0
  404e88:	230c      	movs	r3, #12
  404e8a:	4630      	mov	r0, r6
  404e8c:	f8c8 3000 	str.w	r3, [r8]
  404e90:	b003      	add	sp, #12
  404e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e96:	462e      	mov	r6, r5
  404e98:	1be3      	subs	r3, r4, r7
  404e9a:	2b0f      	cmp	r3, #15
  404e9c:	d81e      	bhi.n	404edc <_realloc_r+0x104>
  404e9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404ea2:	f003 0301 	and.w	r3, r3, #1
  404ea6:	4323      	orrs	r3, r4
  404ea8:	444c      	add	r4, r9
  404eaa:	f8c9 3004 	str.w	r3, [r9, #4]
  404eae:	6863      	ldr	r3, [r4, #4]
  404eb0:	f043 0301 	orr.w	r3, r3, #1
  404eb4:	6063      	str	r3, [r4, #4]
  404eb6:	4640      	mov	r0, r8
  404eb8:	f7ff fc8e 	bl	4047d8 <__malloc_unlock>
  404ebc:	4630      	mov	r0, r6
  404ebe:	b003      	add	sp, #12
  404ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ec4:	f023 0303 	bic.w	r3, r3, #3
  404ec8:	18e1      	adds	r1, r4, r3
  404eca:	4291      	cmp	r1, r2
  404ecc:	db1f      	blt.n	404f0e <_realloc_r+0x136>
  404ece:	68c3      	ldr	r3, [r0, #12]
  404ed0:	6882      	ldr	r2, [r0, #8]
  404ed2:	462e      	mov	r6, r5
  404ed4:	60d3      	str	r3, [r2, #12]
  404ed6:	460c      	mov	r4, r1
  404ed8:	609a      	str	r2, [r3, #8]
  404eda:	e7dd      	b.n	404e98 <_realloc_r+0xc0>
  404edc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404ee0:	eb09 0107 	add.w	r1, r9, r7
  404ee4:	f002 0201 	and.w	r2, r2, #1
  404ee8:	444c      	add	r4, r9
  404eea:	f043 0301 	orr.w	r3, r3, #1
  404eee:	4317      	orrs	r7, r2
  404ef0:	f8c9 7004 	str.w	r7, [r9, #4]
  404ef4:	604b      	str	r3, [r1, #4]
  404ef6:	6863      	ldr	r3, [r4, #4]
  404ef8:	f043 0301 	orr.w	r3, r3, #1
  404efc:	3108      	adds	r1, #8
  404efe:	6063      	str	r3, [r4, #4]
  404f00:	4640      	mov	r0, r8
  404f02:	f7fe ff51 	bl	403da8 <_free_r>
  404f06:	e7d6      	b.n	404eb6 <_realloc_r+0xde>
  404f08:	4611      	mov	r1, r2
  404f0a:	f7ff b845 	b.w	403f98 <_malloc_r>
  404f0e:	f01e 0f01 	tst.w	lr, #1
  404f12:	d18e      	bne.n	404e32 <_realloc_r+0x5a>
  404f14:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404f18:	eba9 0a01 	sub.w	sl, r9, r1
  404f1c:	f8da 1004 	ldr.w	r1, [sl, #4]
  404f20:	f021 0103 	bic.w	r1, r1, #3
  404f24:	440b      	add	r3, r1
  404f26:	4423      	add	r3, r4
  404f28:	4293      	cmp	r3, r2
  404f2a:	db25      	blt.n	404f78 <_realloc_r+0x1a0>
  404f2c:	68c2      	ldr	r2, [r0, #12]
  404f2e:	6881      	ldr	r1, [r0, #8]
  404f30:	4656      	mov	r6, sl
  404f32:	60ca      	str	r2, [r1, #12]
  404f34:	6091      	str	r1, [r2, #8]
  404f36:	f8da 100c 	ldr.w	r1, [sl, #12]
  404f3a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404f3e:	1f22      	subs	r2, r4, #4
  404f40:	2a24      	cmp	r2, #36	; 0x24
  404f42:	60c1      	str	r1, [r0, #12]
  404f44:	6088      	str	r0, [r1, #8]
  404f46:	f200 8094 	bhi.w	405072 <_realloc_r+0x29a>
  404f4a:	2a13      	cmp	r2, #19
  404f4c:	d96f      	bls.n	40502e <_realloc_r+0x256>
  404f4e:	6829      	ldr	r1, [r5, #0]
  404f50:	f8ca 1008 	str.w	r1, [sl, #8]
  404f54:	6869      	ldr	r1, [r5, #4]
  404f56:	f8ca 100c 	str.w	r1, [sl, #12]
  404f5a:	2a1b      	cmp	r2, #27
  404f5c:	f200 80a2 	bhi.w	4050a4 <_realloc_r+0x2cc>
  404f60:	3508      	adds	r5, #8
  404f62:	f10a 0210 	add.w	r2, sl, #16
  404f66:	e063      	b.n	405030 <_realloc_r+0x258>
  404f68:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404f6c:	eba9 0a03 	sub.w	sl, r9, r3
  404f70:	f8da 1004 	ldr.w	r1, [sl, #4]
  404f74:	f021 0103 	bic.w	r1, r1, #3
  404f78:	1863      	adds	r3, r4, r1
  404f7a:	4293      	cmp	r3, r2
  404f7c:	f6ff af59 	blt.w	404e32 <_realloc_r+0x5a>
  404f80:	4656      	mov	r6, sl
  404f82:	e7d8      	b.n	404f36 <_realloc_r+0x15e>
  404f84:	6841      	ldr	r1, [r0, #4]
  404f86:	f021 0b03 	bic.w	fp, r1, #3
  404f8a:	44a3      	add	fp, r4
  404f8c:	f107 0010 	add.w	r0, r7, #16
  404f90:	4583      	cmp	fp, r0
  404f92:	da56      	bge.n	405042 <_realloc_r+0x26a>
  404f94:	f01e 0f01 	tst.w	lr, #1
  404f98:	f47f af4b 	bne.w	404e32 <_realloc_r+0x5a>
  404f9c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404fa0:	eba9 0a01 	sub.w	sl, r9, r1
  404fa4:	f8da 1004 	ldr.w	r1, [sl, #4]
  404fa8:	f021 0103 	bic.w	r1, r1, #3
  404fac:	448b      	add	fp, r1
  404fae:	4558      	cmp	r0, fp
  404fb0:	dce2      	bgt.n	404f78 <_realloc_r+0x1a0>
  404fb2:	4656      	mov	r6, sl
  404fb4:	f8da 100c 	ldr.w	r1, [sl, #12]
  404fb8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404fbc:	1f22      	subs	r2, r4, #4
  404fbe:	2a24      	cmp	r2, #36	; 0x24
  404fc0:	60c1      	str	r1, [r0, #12]
  404fc2:	6088      	str	r0, [r1, #8]
  404fc4:	f200 808f 	bhi.w	4050e6 <_realloc_r+0x30e>
  404fc8:	2a13      	cmp	r2, #19
  404fca:	f240 808a 	bls.w	4050e2 <_realloc_r+0x30a>
  404fce:	6829      	ldr	r1, [r5, #0]
  404fd0:	f8ca 1008 	str.w	r1, [sl, #8]
  404fd4:	6869      	ldr	r1, [r5, #4]
  404fd6:	f8ca 100c 	str.w	r1, [sl, #12]
  404fda:	2a1b      	cmp	r2, #27
  404fdc:	f200 808a 	bhi.w	4050f4 <_realloc_r+0x31c>
  404fe0:	3508      	adds	r5, #8
  404fe2:	f10a 0210 	add.w	r2, sl, #16
  404fe6:	6829      	ldr	r1, [r5, #0]
  404fe8:	6011      	str	r1, [r2, #0]
  404fea:	6869      	ldr	r1, [r5, #4]
  404fec:	6051      	str	r1, [r2, #4]
  404fee:	68a9      	ldr	r1, [r5, #8]
  404ff0:	6091      	str	r1, [r2, #8]
  404ff2:	eb0a 0107 	add.w	r1, sl, r7
  404ff6:	ebab 0207 	sub.w	r2, fp, r7
  404ffa:	f042 0201 	orr.w	r2, r2, #1
  404ffe:	6099      	str	r1, [r3, #8]
  405000:	604a      	str	r2, [r1, #4]
  405002:	f8da 3004 	ldr.w	r3, [sl, #4]
  405006:	f003 0301 	and.w	r3, r3, #1
  40500a:	431f      	orrs	r7, r3
  40500c:	4640      	mov	r0, r8
  40500e:	f8ca 7004 	str.w	r7, [sl, #4]
  405012:	f7ff fbe1 	bl	4047d8 <__malloc_unlock>
  405016:	e751      	b.n	404ebc <_realloc_r+0xe4>
  405018:	682b      	ldr	r3, [r5, #0]
  40501a:	6003      	str	r3, [r0, #0]
  40501c:	686b      	ldr	r3, [r5, #4]
  40501e:	6043      	str	r3, [r0, #4]
  405020:	2a1b      	cmp	r2, #27
  405022:	d82d      	bhi.n	405080 <_realloc_r+0x2a8>
  405024:	f100 0308 	add.w	r3, r0, #8
  405028:	f105 0208 	add.w	r2, r5, #8
  40502c:	e71b      	b.n	404e66 <_realloc_r+0x8e>
  40502e:	4632      	mov	r2, r6
  405030:	6829      	ldr	r1, [r5, #0]
  405032:	6011      	str	r1, [r2, #0]
  405034:	6869      	ldr	r1, [r5, #4]
  405036:	6051      	str	r1, [r2, #4]
  405038:	68a9      	ldr	r1, [r5, #8]
  40503a:	6091      	str	r1, [r2, #8]
  40503c:	461c      	mov	r4, r3
  40503e:	46d1      	mov	r9, sl
  405040:	e72a      	b.n	404e98 <_realloc_r+0xc0>
  405042:	eb09 0107 	add.w	r1, r9, r7
  405046:	ebab 0b07 	sub.w	fp, fp, r7
  40504a:	f04b 0201 	orr.w	r2, fp, #1
  40504e:	6099      	str	r1, [r3, #8]
  405050:	604a      	str	r2, [r1, #4]
  405052:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405056:	f003 0301 	and.w	r3, r3, #1
  40505a:	431f      	orrs	r7, r3
  40505c:	4640      	mov	r0, r8
  40505e:	f845 7c04 	str.w	r7, [r5, #-4]
  405062:	f7ff fbb9 	bl	4047d8 <__malloc_unlock>
  405066:	462e      	mov	r6, r5
  405068:	e728      	b.n	404ebc <_realloc_r+0xe4>
  40506a:	4629      	mov	r1, r5
  40506c:	f7ff fb4a 	bl	404704 <memmove>
  405070:	e6ff      	b.n	404e72 <_realloc_r+0x9a>
  405072:	4629      	mov	r1, r5
  405074:	4630      	mov	r0, r6
  405076:	461c      	mov	r4, r3
  405078:	46d1      	mov	r9, sl
  40507a:	f7ff fb43 	bl	404704 <memmove>
  40507e:	e70b      	b.n	404e98 <_realloc_r+0xc0>
  405080:	68ab      	ldr	r3, [r5, #8]
  405082:	6083      	str	r3, [r0, #8]
  405084:	68eb      	ldr	r3, [r5, #12]
  405086:	60c3      	str	r3, [r0, #12]
  405088:	2a24      	cmp	r2, #36	; 0x24
  40508a:	d017      	beq.n	4050bc <_realloc_r+0x2e4>
  40508c:	f100 0310 	add.w	r3, r0, #16
  405090:	f105 0210 	add.w	r2, r5, #16
  405094:	e6e7      	b.n	404e66 <_realloc_r+0x8e>
  405096:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40509a:	f023 0303 	bic.w	r3, r3, #3
  40509e:	441c      	add	r4, r3
  4050a0:	462e      	mov	r6, r5
  4050a2:	e6f9      	b.n	404e98 <_realloc_r+0xc0>
  4050a4:	68a9      	ldr	r1, [r5, #8]
  4050a6:	f8ca 1010 	str.w	r1, [sl, #16]
  4050aa:	68e9      	ldr	r1, [r5, #12]
  4050ac:	f8ca 1014 	str.w	r1, [sl, #20]
  4050b0:	2a24      	cmp	r2, #36	; 0x24
  4050b2:	d00c      	beq.n	4050ce <_realloc_r+0x2f6>
  4050b4:	3510      	adds	r5, #16
  4050b6:	f10a 0218 	add.w	r2, sl, #24
  4050ba:	e7b9      	b.n	405030 <_realloc_r+0x258>
  4050bc:	692b      	ldr	r3, [r5, #16]
  4050be:	6103      	str	r3, [r0, #16]
  4050c0:	696b      	ldr	r3, [r5, #20]
  4050c2:	6143      	str	r3, [r0, #20]
  4050c4:	f105 0218 	add.w	r2, r5, #24
  4050c8:	f100 0318 	add.w	r3, r0, #24
  4050cc:	e6cb      	b.n	404e66 <_realloc_r+0x8e>
  4050ce:	692a      	ldr	r2, [r5, #16]
  4050d0:	f8ca 2018 	str.w	r2, [sl, #24]
  4050d4:	696a      	ldr	r2, [r5, #20]
  4050d6:	f8ca 201c 	str.w	r2, [sl, #28]
  4050da:	3518      	adds	r5, #24
  4050dc:	f10a 0220 	add.w	r2, sl, #32
  4050e0:	e7a6      	b.n	405030 <_realloc_r+0x258>
  4050e2:	4632      	mov	r2, r6
  4050e4:	e77f      	b.n	404fe6 <_realloc_r+0x20e>
  4050e6:	4629      	mov	r1, r5
  4050e8:	4630      	mov	r0, r6
  4050ea:	9301      	str	r3, [sp, #4]
  4050ec:	f7ff fb0a 	bl	404704 <memmove>
  4050f0:	9b01      	ldr	r3, [sp, #4]
  4050f2:	e77e      	b.n	404ff2 <_realloc_r+0x21a>
  4050f4:	68a9      	ldr	r1, [r5, #8]
  4050f6:	f8ca 1010 	str.w	r1, [sl, #16]
  4050fa:	68e9      	ldr	r1, [r5, #12]
  4050fc:	f8ca 1014 	str.w	r1, [sl, #20]
  405100:	2a24      	cmp	r2, #36	; 0x24
  405102:	d003      	beq.n	40510c <_realloc_r+0x334>
  405104:	3510      	adds	r5, #16
  405106:	f10a 0218 	add.w	r2, sl, #24
  40510a:	e76c      	b.n	404fe6 <_realloc_r+0x20e>
  40510c:	692a      	ldr	r2, [r5, #16]
  40510e:	f8ca 2018 	str.w	r2, [sl, #24]
  405112:	696a      	ldr	r2, [r5, #20]
  405114:	f8ca 201c 	str.w	r2, [sl, #28]
  405118:	3518      	adds	r5, #24
  40511a:	f10a 0220 	add.w	r2, sl, #32
  40511e:	e762      	b.n	404fe6 <_realloc_r+0x20e>
  405120:	200005a8 	.word	0x200005a8

00405124 <_sbrk_r>:
  405124:	b538      	push	{r3, r4, r5, lr}
  405126:	4c07      	ldr	r4, [pc, #28]	; (405144 <_sbrk_r+0x20>)
  405128:	2300      	movs	r3, #0
  40512a:	4605      	mov	r5, r0
  40512c:	4608      	mov	r0, r1
  40512e:	6023      	str	r3, [r4, #0]
  405130:	f7fc f95c 	bl	4013ec <_sbrk>
  405134:	1c43      	adds	r3, r0, #1
  405136:	d000      	beq.n	40513a <_sbrk_r+0x16>
  405138:	bd38      	pop	{r3, r4, r5, pc}
  40513a:	6823      	ldr	r3, [r4, #0]
  40513c:	2b00      	cmp	r3, #0
  40513e:	d0fb      	beq.n	405138 <_sbrk_r+0x14>
  405140:	602b      	str	r3, [r5, #0]
  405142:	bd38      	pop	{r3, r4, r5, pc}
  405144:	20000e80 	.word	0x20000e80

00405148 <__ssprint_r>:
  405148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40514c:	6893      	ldr	r3, [r2, #8]
  40514e:	b083      	sub	sp, #12
  405150:	4690      	mov	r8, r2
  405152:	2b00      	cmp	r3, #0
  405154:	d070      	beq.n	405238 <__ssprint_r+0xf0>
  405156:	4682      	mov	sl, r0
  405158:	460c      	mov	r4, r1
  40515a:	6817      	ldr	r7, [r2, #0]
  40515c:	688d      	ldr	r5, [r1, #8]
  40515e:	6808      	ldr	r0, [r1, #0]
  405160:	e042      	b.n	4051e8 <__ssprint_r+0xa0>
  405162:	89a3      	ldrh	r3, [r4, #12]
  405164:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405168:	d02e      	beq.n	4051c8 <__ssprint_r+0x80>
  40516a:	6965      	ldr	r5, [r4, #20]
  40516c:	6921      	ldr	r1, [r4, #16]
  40516e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405172:	eba0 0b01 	sub.w	fp, r0, r1
  405176:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40517a:	f10b 0001 	add.w	r0, fp, #1
  40517e:	106d      	asrs	r5, r5, #1
  405180:	4430      	add	r0, r6
  405182:	42a8      	cmp	r0, r5
  405184:	462a      	mov	r2, r5
  405186:	bf84      	itt	hi
  405188:	4605      	movhi	r5, r0
  40518a:	462a      	movhi	r2, r5
  40518c:	055b      	lsls	r3, r3, #21
  40518e:	d538      	bpl.n	405202 <__ssprint_r+0xba>
  405190:	4611      	mov	r1, r2
  405192:	4650      	mov	r0, sl
  405194:	f7fe ff00 	bl	403f98 <_malloc_r>
  405198:	2800      	cmp	r0, #0
  40519a:	d03c      	beq.n	405216 <__ssprint_r+0xce>
  40519c:	465a      	mov	r2, fp
  40519e:	6921      	ldr	r1, [r4, #16]
  4051a0:	9001      	str	r0, [sp, #4]
  4051a2:	f7ff fa15 	bl	4045d0 <memcpy>
  4051a6:	89a2      	ldrh	r2, [r4, #12]
  4051a8:	9b01      	ldr	r3, [sp, #4]
  4051aa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4051ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4051b2:	81a2      	strh	r2, [r4, #12]
  4051b4:	eba5 020b 	sub.w	r2, r5, fp
  4051b8:	eb03 000b 	add.w	r0, r3, fp
  4051bc:	6165      	str	r5, [r4, #20]
  4051be:	6123      	str	r3, [r4, #16]
  4051c0:	6020      	str	r0, [r4, #0]
  4051c2:	60a2      	str	r2, [r4, #8]
  4051c4:	4635      	mov	r5, r6
  4051c6:	46b3      	mov	fp, r6
  4051c8:	465a      	mov	r2, fp
  4051ca:	4649      	mov	r1, r9
  4051cc:	f7ff fa9a 	bl	404704 <memmove>
  4051d0:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4051d4:	68a2      	ldr	r2, [r4, #8]
  4051d6:	6820      	ldr	r0, [r4, #0]
  4051d8:	1b55      	subs	r5, r2, r5
  4051da:	4458      	add	r0, fp
  4051dc:	1b9e      	subs	r6, r3, r6
  4051de:	60a5      	str	r5, [r4, #8]
  4051e0:	6020      	str	r0, [r4, #0]
  4051e2:	f8c8 6008 	str.w	r6, [r8, #8]
  4051e6:	b33e      	cbz	r6, 405238 <__ssprint_r+0xf0>
  4051e8:	687e      	ldr	r6, [r7, #4]
  4051ea:	463b      	mov	r3, r7
  4051ec:	3708      	adds	r7, #8
  4051ee:	2e00      	cmp	r6, #0
  4051f0:	d0fa      	beq.n	4051e8 <__ssprint_r+0xa0>
  4051f2:	42ae      	cmp	r6, r5
  4051f4:	f8d3 9000 	ldr.w	r9, [r3]
  4051f8:	46ab      	mov	fp, r5
  4051fa:	d2b2      	bcs.n	405162 <__ssprint_r+0x1a>
  4051fc:	4635      	mov	r5, r6
  4051fe:	46b3      	mov	fp, r6
  405200:	e7e2      	b.n	4051c8 <__ssprint_r+0x80>
  405202:	4650      	mov	r0, sl
  405204:	f7ff fde8 	bl	404dd8 <_realloc_r>
  405208:	4603      	mov	r3, r0
  40520a:	2800      	cmp	r0, #0
  40520c:	d1d2      	bne.n	4051b4 <__ssprint_r+0x6c>
  40520e:	6921      	ldr	r1, [r4, #16]
  405210:	4650      	mov	r0, sl
  405212:	f7fe fdc9 	bl	403da8 <_free_r>
  405216:	230c      	movs	r3, #12
  405218:	f8ca 3000 	str.w	r3, [sl]
  40521c:	89a3      	ldrh	r3, [r4, #12]
  40521e:	2200      	movs	r2, #0
  405220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405224:	f04f 30ff 	mov.w	r0, #4294967295
  405228:	81a3      	strh	r3, [r4, #12]
  40522a:	f8c8 2008 	str.w	r2, [r8, #8]
  40522e:	f8c8 2004 	str.w	r2, [r8, #4]
  405232:	b003      	add	sp, #12
  405234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405238:	2000      	movs	r0, #0
  40523a:	f8c8 0004 	str.w	r0, [r8, #4]
  40523e:	b003      	add	sp, #12
  405240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405244 <__ascii_wctomb>:
  405244:	b121      	cbz	r1, 405250 <__ascii_wctomb+0xc>
  405246:	2aff      	cmp	r2, #255	; 0xff
  405248:	d804      	bhi.n	405254 <__ascii_wctomb+0x10>
  40524a:	700a      	strb	r2, [r1, #0]
  40524c:	2001      	movs	r0, #1
  40524e:	4770      	bx	lr
  405250:	4608      	mov	r0, r1
  405252:	4770      	bx	lr
  405254:	238a      	movs	r3, #138	; 0x8a
  405256:	6003      	str	r3, [r0, #0]
  405258:	f04f 30ff 	mov.w	r0, #4294967295
  40525c:	4770      	bx	lr
  40525e:	bf00      	nop

00405260 <__register_exitproc>:
  405260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405264:	4d2c      	ldr	r5, [pc, #176]	; (405318 <__register_exitproc+0xb8>)
  405266:	4606      	mov	r6, r0
  405268:	6828      	ldr	r0, [r5, #0]
  40526a:	4698      	mov	r8, r3
  40526c:	460f      	mov	r7, r1
  40526e:	4691      	mov	r9, r2
  405270:	f7fe fe8e 	bl	403f90 <__retarget_lock_acquire_recursive>
  405274:	4b29      	ldr	r3, [pc, #164]	; (40531c <__register_exitproc+0xbc>)
  405276:	681c      	ldr	r4, [r3, #0]
  405278:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40527c:	2b00      	cmp	r3, #0
  40527e:	d03e      	beq.n	4052fe <__register_exitproc+0x9e>
  405280:	685a      	ldr	r2, [r3, #4]
  405282:	2a1f      	cmp	r2, #31
  405284:	dc1c      	bgt.n	4052c0 <__register_exitproc+0x60>
  405286:	f102 0e01 	add.w	lr, r2, #1
  40528a:	b176      	cbz	r6, 4052aa <__register_exitproc+0x4a>
  40528c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405290:	2401      	movs	r4, #1
  405292:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405296:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40529a:	4094      	lsls	r4, r2
  40529c:	4320      	orrs	r0, r4
  40529e:	2e02      	cmp	r6, #2
  4052a0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4052a4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4052a8:	d023      	beq.n	4052f2 <__register_exitproc+0x92>
  4052aa:	3202      	adds	r2, #2
  4052ac:	f8c3 e004 	str.w	lr, [r3, #4]
  4052b0:	6828      	ldr	r0, [r5, #0]
  4052b2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4052b6:	f7fe fe6d 	bl	403f94 <__retarget_lock_release_recursive>
  4052ba:	2000      	movs	r0, #0
  4052bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4052c0:	4b17      	ldr	r3, [pc, #92]	; (405320 <__register_exitproc+0xc0>)
  4052c2:	b30b      	cbz	r3, 405308 <__register_exitproc+0xa8>
  4052c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4052c8:	f3af 8000 	nop.w
  4052cc:	4603      	mov	r3, r0
  4052ce:	b1d8      	cbz	r0, 405308 <__register_exitproc+0xa8>
  4052d0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4052d4:	6002      	str	r2, [r0, #0]
  4052d6:	2100      	movs	r1, #0
  4052d8:	6041      	str	r1, [r0, #4]
  4052da:	460a      	mov	r2, r1
  4052dc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4052e0:	f04f 0e01 	mov.w	lr, #1
  4052e4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4052e8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4052ec:	2e00      	cmp	r6, #0
  4052ee:	d0dc      	beq.n	4052aa <__register_exitproc+0x4a>
  4052f0:	e7cc      	b.n	40528c <__register_exitproc+0x2c>
  4052f2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4052f6:	430c      	orrs	r4, r1
  4052f8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4052fc:	e7d5      	b.n	4052aa <__register_exitproc+0x4a>
  4052fe:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405302:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405306:	e7bb      	b.n	405280 <__register_exitproc+0x20>
  405308:	6828      	ldr	r0, [r5, #0]
  40530a:	f7fe fe43 	bl	403f94 <__retarget_lock_release_recursive>
  40530e:	f04f 30ff 	mov.w	r0, #4294967295
  405312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405316:	bf00      	nop
  405318:	20000438 	.word	0x20000438
  40531c:	00406744 	.word	0x00406744
  405320:	00000000 	.word	0x00000000

00405324 <_calloc_r>:
  405324:	b510      	push	{r4, lr}
  405326:	fb02 f101 	mul.w	r1, r2, r1
  40532a:	f7fe fe35 	bl	403f98 <_malloc_r>
  40532e:	4604      	mov	r4, r0
  405330:	b1d8      	cbz	r0, 40536a <_calloc_r+0x46>
  405332:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405336:	f022 0203 	bic.w	r2, r2, #3
  40533a:	3a04      	subs	r2, #4
  40533c:	2a24      	cmp	r2, #36	; 0x24
  40533e:	d818      	bhi.n	405372 <_calloc_r+0x4e>
  405340:	2a13      	cmp	r2, #19
  405342:	d914      	bls.n	40536e <_calloc_r+0x4a>
  405344:	2300      	movs	r3, #0
  405346:	2a1b      	cmp	r2, #27
  405348:	6003      	str	r3, [r0, #0]
  40534a:	6043      	str	r3, [r0, #4]
  40534c:	d916      	bls.n	40537c <_calloc_r+0x58>
  40534e:	2a24      	cmp	r2, #36	; 0x24
  405350:	6083      	str	r3, [r0, #8]
  405352:	60c3      	str	r3, [r0, #12]
  405354:	bf11      	iteee	ne
  405356:	f100 0210 	addne.w	r2, r0, #16
  40535a:	6103      	streq	r3, [r0, #16]
  40535c:	6143      	streq	r3, [r0, #20]
  40535e:	f100 0218 	addeq.w	r2, r0, #24
  405362:	2300      	movs	r3, #0
  405364:	6013      	str	r3, [r2, #0]
  405366:	6053      	str	r3, [r2, #4]
  405368:	6093      	str	r3, [r2, #8]
  40536a:	4620      	mov	r0, r4
  40536c:	bd10      	pop	{r4, pc}
  40536e:	4602      	mov	r2, r0
  405370:	e7f7      	b.n	405362 <_calloc_r+0x3e>
  405372:	2100      	movs	r1, #0
  405374:	f7fc f9b4 	bl	4016e0 <memset>
  405378:	4620      	mov	r0, r4
  40537a:	bd10      	pop	{r4, pc}
  40537c:	f100 0208 	add.w	r2, r0, #8
  405380:	e7ef      	b.n	405362 <_calloc_r+0x3e>
  405382:	bf00      	nop

00405384 <__aeabi_drsub>:
  405384:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405388:	e002      	b.n	405390 <__adddf3>
  40538a:	bf00      	nop

0040538c <__aeabi_dsub>:
  40538c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405390 <__adddf3>:
  405390:	b530      	push	{r4, r5, lr}
  405392:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405396:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40539a:	ea94 0f05 	teq	r4, r5
  40539e:	bf08      	it	eq
  4053a0:	ea90 0f02 	teqeq	r0, r2
  4053a4:	bf1f      	itttt	ne
  4053a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4053aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4053ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4053b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4053b6:	f000 80e2 	beq.w	40557e <__adddf3+0x1ee>
  4053ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4053be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4053c2:	bfb8      	it	lt
  4053c4:	426d      	neglt	r5, r5
  4053c6:	dd0c      	ble.n	4053e2 <__adddf3+0x52>
  4053c8:	442c      	add	r4, r5
  4053ca:	ea80 0202 	eor.w	r2, r0, r2
  4053ce:	ea81 0303 	eor.w	r3, r1, r3
  4053d2:	ea82 0000 	eor.w	r0, r2, r0
  4053d6:	ea83 0101 	eor.w	r1, r3, r1
  4053da:	ea80 0202 	eor.w	r2, r0, r2
  4053de:	ea81 0303 	eor.w	r3, r1, r3
  4053e2:	2d36      	cmp	r5, #54	; 0x36
  4053e4:	bf88      	it	hi
  4053e6:	bd30      	pophi	{r4, r5, pc}
  4053e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4053ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4053f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4053f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4053f8:	d002      	beq.n	405400 <__adddf3+0x70>
  4053fa:	4240      	negs	r0, r0
  4053fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405400:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405404:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405408:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40540c:	d002      	beq.n	405414 <__adddf3+0x84>
  40540e:	4252      	negs	r2, r2
  405410:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405414:	ea94 0f05 	teq	r4, r5
  405418:	f000 80a7 	beq.w	40556a <__adddf3+0x1da>
  40541c:	f1a4 0401 	sub.w	r4, r4, #1
  405420:	f1d5 0e20 	rsbs	lr, r5, #32
  405424:	db0d      	blt.n	405442 <__adddf3+0xb2>
  405426:	fa02 fc0e 	lsl.w	ip, r2, lr
  40542a:	fa22 f205 	lsr.w	r2, r2, r5
  40542e:	1880      	adds	r0, r0, r2
  405430:	f141 0100 	adc.w	r1, r1, #0
  405434:	fa03 f20e 	lsl.w	r2, r3, lr
  405438:	1880      	adds	r0, r0, r2
  40543a:	fa43 f305 	asr.w	r3, r3, r5
  40543e:	4159      	adcs	r1, r3
  405440:	e00e      	b.n	405460 <__adddf3+0xd0>
  405442:	f1a5 0520 	sub.w	r5, r5, #32
  405446:	f10e 0e20 	add.w	lr, lr, #32
  40544a:	2a01      	cmp	r2, #1
  40544c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405450:	bf28      	it	cs
  405452:	f04c 0c02 	orrcs.w	ip, ip, #2
  405456:	fa43 f305 	asr.w	r3, r3, r5
  40545a:	18c0      	adds	r0, r0, r3
  40545c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405464:	d507      	bpl.n	405476 <__adddf3+0xe6>
  405466:	f04f 0e00 	mov.w	lr, #0
  40546a:	f1dc 0c00 	rsbs	ip, ip, #0
  40546e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405472:	eb6e 0101 	sbc.w	r1, lr, r1
  405476:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40547a:	d31b      	bcc.n	4054b4 <__adddf3+0x124>
  40547c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405480:	d30c      	bcc.n	40549c <__adddf3+0x10c>
  405482:	0849      	lsrs	r1, r1, #1
  405484:	ea5f 0030 	movs.w	r0, r0, rrx
  405488:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40548c:	f104 0401 	add.w	r4, r4, #1
  405490:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405494:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405498:	f080 809a 	bcs.w	4055d0 <__adddf3+0x240>
  40549c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4054a0:	bf08      	it	eq
  4054a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4054a6:	f150 0000 	adcs.w	r0, r0, #0
  4054aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4054ae:	ea41 0105 	orr.w	r1, r1, r5
  4054b2:	bd30      	pop	{r4, r5, pc}
  4054b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4054b8:	4140      	adcs	r0, r0
  4054ba:	eb41 0101 	adc.w	r1, r1, r1
  4054be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4054c2:	f1a4 0401 	sub.w	r4, r4, #1
  4054c6:	d1e9      	bne.n	40549c <__adddf3+0x10c>
  4054c8:	f091 0f00 	teq	r1, #0
  4054cc:	bf04      	itt	eq
  4054ce:	4601      	moveq	r1, r0
  4054d0:	2000      	moveq	r0, #0
  4054d2:	fab1 f381 	clz	r3, r1
  4054d6:	bf08      	it	eq
  4054d8:	3320      	addeq	r3, #32
  4054da:	f1a3 030b 	sub.w	r3, r3, #11
  4054de:	f1b3 0220 	subs.w	r2, r3, #32
  4054e2:	da0c      	bge.n	4054fe <__adddf3+0x16e>
  4054e4:	320c      	adds	r2, #12
  4054e6:	dd08      	ble.n	4054fa <__adddf3+0x16a>
  4054e8:	f102 0c14 	add.w	ip, r2, #20
  4054ec:	f1c2 020c 	rsb	r2, r2, #12
  4054f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4054f4:	fa21 f102 	lsr.w	r1, r1, r2
  4054f8:	e00c      	b.n	405514 <__adddf3+0x184>
  4054fa:	f102 0214 	add.w	r2, r2, #20
  4054fe:	bfd8      	it	le
  405500:	f1c2 0c20 	rsble	ip, r2, #32
  405504:	fa01 f102 	lsl.w	r1, r1, r2
  405508:	fa20 fc0c 	lsr.w	ip, r0, ip
  40550c:	bfdc      	itt	le
  40550e:	ea41 010c 	orrle.w	r1, r1, ip
  405512:	4090      	lslle	r0, r2
  405514:	1ae4      	subs	r4, r4, r3
  405516:	bfa2      	ittt	ge
  405518:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40551c:	4329      	orrge	r1, r5
  40551e:	bd30      	popge	{r4, r5, pc}
  405520:	ea6f 0404 	mvn.w	r4, r4
  405524:	3c1f      	subs	r4, #31
  405526:	da1c      	bge.n	405562 <__adddf3+0x1d2>
  405528:	340c      	adds	r4, #12
  40552a:	dc0e      	bgt.n	40554a <__adddf3+0x1ba>
  40552c:	f104 0414 	add.w	r4, r4, #20
  405530:	f1c4 0220 	rsb	r2, r4, #32
  405534:	fa20 f004 	lsr.w	r0, r0, r4
  405538:	fa01 f302 	lsl.w	r3, r1, r2
  40553c:	ea40 0003 	orr.w	r0, r0, r3
  405540:	fa21 f304 	lsr.w	r3, r1, r4
  405544:	ea45 0103 	orr.w	r1, r5, r3
  405548:	bd30      	pop	{r4, r5, pc}
  40554a:	f1c4 040c 	rsb	r4, r4, #12
  40554e:	f1c4 0220 	rsb	r2, r4, #32
  405552:	fa20 f002 	lsr.w	r0, r0, r2
  405556:	fa01 f304 	lsl.w	r3, r1, r4
  40555a:	ea40 0003 	orr.w	r0, r0, r3
  40555e:	4629      	mov	r1, r5
  405560:	bd30      	pop	{r4, r5, pc}
  405562:	fa21 f004 	lsr.w	r0, r1, r4
  405566:	4629      	mov	r1, r5
  405568:	bd30      	pop	{r4, r5, pc}
  40556a:	f094 0f00 	teq	r4, #0
  40556e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405572:	bf06      	itte	eq
  405574:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405578:	3401      	addeq	r4, #1
  40557a:	3d01      	subne	r5, #1
  40557c:	e74e      	b.n	40541c <__adddf3+0x8c>
  40557e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405582:	bf18      	it	ne
  405584:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405588:	d029      	beq.n	4055de <__adddf3+0x24e>
  40558a:	ea94 0f05 	teq	r4, r5
  40558e:	bf08      	it	eq
  405590:	ea90 0f02 	teqeq	r0, r2
  405594:	d005      	beq.n	4055a2 <__adddf3+0x212>
  405596:	ea54 0c00 	orrs.w	ip, r4, r0
  40559a:	bf04      	itt	eq
  40559c:	4619      	moveq	r1, r3
  40559e:	4610      	moveq	r0, r2
  4055a0:	bd30      	pop	{r4, r5, pc}
  4055a2:	ea91 0f03 	teq	r1, r3
  4055a6:	bf1e      	ittt	ne
  4055a8:	2100      	movne	r1, #0
  4055aa:	2000      	movne	r0, #0
  4055ac:	bd30      	popne	{r4, r5, pc}
  4055ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4055b2:	d105      	bne.n	4055c0 <__adddf3+0x230>
  4055b4:	0040      	lsls	r0, r0, #1
  4055b6:	4149      	adcs	r1, r1
  4055b8:	bf28      	it	cs
  4055ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4055be:	bd30      	pop	{r4, r5, pc}
  4055c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4055c4:	bf3c      	itt	cc
  4055c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4055ca:	bd30      	popcc	{r4, r5, pc}
  4055cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4055d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4055d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4055d8:	f04f 0000 	mov.w	r0, #0
  4055dc:	bd30      	pop	{r4, r5, pc}
  4055de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4055e2:	bf1a      	itte	ne
  4055e4:	4619      	movne	r1, r3
  4055e6:	4610      	movne	r0, r2
  4055e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4055ec:	bf1c      	itt	ne
  4055ee:	460b      	movne	r3, r1
  4055f0:	4602      	movne	r2, r0
  4055f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4055f6:	bf06      	itte	eq
  4055f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4055fc:	ea91 0f03 	teqeq	r1, r3
  405600:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405604:	bd30      	pop	{r4, r5, pc}
  405606:	bf00      	nop

00405608 <__aeabi_ui2d>:
  405608:	f090 0f00 	teq	r0, #0
  40560c:	bf04      	itt	eq
  40560e:	2100      	moveq	r1, #0
  405610:	4770      	bxeq	lr
  405612:	b530      	push	{r4, r5, lr}
  405614:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405618:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40561c:	f04f 0500 	mov.w	r5, #0
  405620:	f04f 0100 	mov.w	r1, #0
  405624:	e750      	b.n	4054c8 <__adddf3+0x138>
  405626:	bf00      	nop

00405628 <__aeabi_i2d>:
  405628:	f090 0f00 	teq	r0, #0
  40562c:	bf04      	itt	eq
  40562e:	2100      	moveq	r1, #0
  405630:	4770      	bxeq	lr
  405632:	b530      	push	{r4, r5, lr}
  405634:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405638:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40563c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405640:	bf48      	it	mi
  405642:	4240      	negmi	r0, r0
  405644:	f04f 0100 	mov.w	r1, #0
  405648:	e73e      	b.n	4054c8 <__adddf3+0x138>
  40564a:	bf00      	nop

0040564c <__aeabi_f2d>:
  40564c:	0042      	lsls	r2, r0, #1
  40564e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405652:	ea4f 0131 	mov.w	r1, r1, rrx
  405656:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40565a:	bf1f      	itttt	ne
  40565c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405660:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405664:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405668:	4770      	bxne	lr
  40566a:	f092 0f00 	teq	r2, #0
  40566e:	bf14      	ite	ne
  405670:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405674:	4770      	bxeq	lr
  405676:	b530      	push	{r4, r5, lr}
  405678:	f44f 7460 	mov.w	r4, #896	; 0x380
  40567c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405684:	e720      	b.n	4054c8 <__adddf3+0x138>
  405686:	bf00      	nop

00405688 <__aeabi_ul2d>:
  405688:	ea50 0201 	orrs.w	r2, r0, r1
  40568c:	bf08      	it	eq
  40568e:	4770      	bxeq	lr
  405690:	b530      	push	{r4, r5, lr}
  405692:	f04f 0500 	mov.w	r5, #0
  405696:	e00a      	b.n	4056ae <__aeabi_l2d+0x16>

00405698 <__aeabi_l2d>:
  405698:	ea50 0201 	orrs.w	r2, r0, r1
  40569c:	bf08      	it	eq
  40569e:	4770      	bxeq	lr
  4056a0:	b530      	push	{r4, r5, lr}
  4056a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4056a6:	d502      	bpl.n	4056ae <__aeabi_l2d+0x16>
  4056a8:	4240      	negs	r0, r0
  4056aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4056ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4056b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4056b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4056ba:	f43f aedc 	beq.w	405476 <__adddf3+0xe6>
  4056be:	f04f 0203 	mov.w	r2, #3
  4056c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4056c6:	bf18      	it	ne
  4056c8:	3203      	addne	r2, #3
  4056ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4056ce:	bf18      	it	ne
  4056d0:	3203      	addne	r2, #3
  4056d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4056d6:	f1c2 0320 	rsb	r3, r2, #32
  4056da:	fa00 fc03 	lsl.w	ip, r0, r3
  4056de:	fa20 f002 	lsr.w	r0, r0, r2
  4056e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4056e6:	ea40 000e 	orr.w	r0, r0, lr
  4056ea:	fa21 f102 	lsr.w	r1, r1, r2
  4056ee:	4414      	add	r4, r2
  4056f0:	e6c1      	b.n	405476 <__adddf3+0xe6>
  4056f2:	bf00      	nop

004056f4 <__aeabi_dmul>:
  4056f4:	b570      	push	{r4, r5, r6, lr}
  4056f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4056fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4056fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405702:	bf1d      	ittte	ne
  405704:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405708:	ea94 0f0c 	teqne	r4, ip
  40570c:	ea95 0f0c 	teqne	r5, ip
  405710:	f000 f8de 	bleq	4058d0 <__aeabi_dmul+0x1dc>
  405714:	442c      	add	r4, r5
  405716:	ea81 0603 	eor.w	r6, r1, r3
  40571a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40571e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405722:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405726:	bf18      	it	ne
  405728:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40572c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405730:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405734:	d038      	beq.n	4057a8 <__aeabi_dmul+0xb4>
  405736:	fba0 ce02 	umull	ip, lr, r0, r2
  40573a:	f04f 0500 	mov.w	r5, #0
  40573e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405742:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405746:	fbe0 e503 	umlal	lr, r5, r0, r3
  40574a:	f04f 0600 	mov.w	r6, #0
  40574e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405752:	f09c 0f00 	teq	ip, #0
  405756:	bf18      	it	ne
  405758:	f04e 0e01 	orrne.w	lr, lr, #1
  40575c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405760:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405764:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405768:	d204      	bcs.n	405774 <__aeabi_dmul+0x80>
  40576a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40576e:	416d      	adcs	r5, r5
  405770:	eb46 0606 	adc.w	r6, r6, r6
  405774:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405778:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40577c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405780:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405784:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405788:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40578c:	bf88      	it	hi
  40578e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405792:	d81e      	bhi.n	4057d2 <__aeabi_dmul+0xde>
  405794:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405798:	bf08      	it	eq
  40579a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40579e:	f150 0000 	adcs.w	r0, r0, #0
  4057a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4057a6:	bd70      	pop	{r4, r5, r6, pc}
  4057a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4057ac:	ea46 0101 	orr.w	r1, r6, r1
  4057b0:	ea40 0002 	orr.w	r0, r0, r2
  4057b4:	ea81 0103 	eor.w	r1, r1, r3
  4057b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4057bc:	bfc2      	ittt	gt
  4057be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4057c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4057c6:	bd70      	popgt	{r4, r5, r6, pc}
  4057c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4057cc:	f04f 0e00 	mov.w	lr, #0
  4057d0:	3c01      	subs	r4, #1
  4057d2:	f300 80ab 	bgt.w	40592c <__aeabi_dmul+0x238>
  4057d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4057da:	bfde      	ittt	le
  4057dc:	2000      	movle	r0, #0
  4057de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4057e2:	bd70      	pople	{r4, r5, r6, pc}
  4057e4:	f1c4 0400 	rsb	r4, r4, #0
  4057e8:	3c20      	subs	r4, #32
  4057ea:	da35      	bge.n	405858 <__aeabi_dmul+0x164>
  4057ec:	340c      	adds	r4, #12
  4057ee:	dc1b      	bgt.n	405828 <__aeabi_dmul+0x134>
  4057f0:	f104 0414 	add.w	r4, r4, #20
  4057f4:	f1c4 0520 	rsb	r5, r4, #32
  4057f8:	fa00 f305 	lsl.w	r3, r0, r5
  4057fc:	fa20 f004 	lsr.w	r0, r0, r4
  405800:	fa01 f205 	lsl.w	r2, r1, r5
  405804:	ea40 0002 	orr.w	r0, r0, r2
  405808:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40580c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405810:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405814:	fa21 f604 	lsr.w	r6, r1, r4
  405818:	eb42 0106 	adc.w	r1, r2, r6
  40581c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405820:	bf08      	it	eq
  405822:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405826:	bd70      	pop	{r4, r5, r6, pc}
  405828:	f1c4 040c 	rsb	r4, r4, #12
  40582c:	f1c4 0520 	rsb	r5, r4, #32
  405830:	fa00 f304 	lsl.w	r3, r0, r4
  405834:	fa20 f005 	lsr.w	r0, r0, r5
  405838:	fa01 f204 	lsl.w	r2, r1, r4
  40583c:	ea40 0002 	orr.w	r0, r0, r2
  405840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405848:	f141 0100 	adc.w	r1, r1, #0
  40584c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405850:	bf08      	it	eq
  405852:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405856:	bd70      	pop	{r4, r5, r6, pc}
  405858:	f1c4 0520 	rsb	r5, r4, #32
  40585c:	fa00 f205 	lsl.w	r2, r0, r5
  405860:	ea4e 0e02 	orr.w	lr, lr, r2
  405864:	fa20 f304 	lsr.w	r3, r0, r4
  405868:	fa01 f205 	lsl.w	r2, r1, r5
  40586c:	ea43 0302 	orr.w	r3, r3, r2
  405870:	fa21 f004 	lsr.w	r0, r1, r4
  405874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405878:	fa21 f204 	lsr.w	r2, r1, r4
  40587c:	ea20 0002 	bic.w	r0, r0, r2
  405880:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405884:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405888:	bf08      	it	eq
  40588a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40588e:	bd70      	pop	{r4, r5, r6, pc}
  405890:	f094 0f00 	teq	r4, #0
  405894:	d10f      	bne.n	4058b6 <__aeabi_dmul+0x1c2>
  405896:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40589a:	0040      	lsls	r0, r0, #1
  40589c:	eb41 0101 	adc.w	r1, r1, r1
  4058a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4058a4:	bf08      	it	eq
  4058a6:	3c01      	subeq	r4, #1
  4058a8:	d0f7      	beq.n	40589a <__aeabi_dmul+0x1a6>
  4058aa:	ea41 0106 	orr.w	r1, r1, r6
  4058ae:	f095 0f00 	teq	r5, #0
  4058b2:	bf18      	it	ne
  4058b4:	4770      	bxne	lr
  4058b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4058ba:	0052      	lsls	r2, r2, #1
  4058bc:	eb43 0303 	adc.w	r3, r3, r3
  4058c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4058c4:	bf08      	it	eq
  4058c6:	3d01      	subeq	r5, #1
  4058c8:	d0f7      	beq.n	4058ba <__aeabi_dmul+0x1c6>
  4058ca:	ea43 0306 	orr.w	r3, r3, r6
  4058ce:	4770      	bx	lr
  4058d0:	ea94 0f0c 	teq	r4, ip
  4058d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4058d8:	bf18      	it	ne
  4058da:	ea95 0f0c 	teqne	r5, ip
  4058de:	d00c      	beq.n	4058fa <__aeabi_dmul+0x206>
  4058e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058e4:	bf18      	it	ne
  4058e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4058ea:	d1d1      	bne.n	405890 <__aeabi_dmul+0x19c>
  4058ec:	ea81 0103 	eor.w	r1, r1, r3
  4058f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4058f4:	f04f 0000 	mov.w	r0, #0
  4058f8:	bd70      	pop	{r4, r5, r6, pc}
  4058fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058fe:	bf06      	itte	eq
  405900:	4610      	moveq	r0, r2
  405902:	4619      	moveq	r1, r3
  405904:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405908:	d019      	beq.n	40593e <__aeabi_dmul+0x24a>
  40590a:	ea94 0f0c 	teq	r4, ip
  40590e:	d102      	bne.n	405916 <__aeabi_dmul+0x222>
  405910:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405914:	d113      	bne.n	40593e <__aeabi_dmul+0x24a>
  405916:	ea95 0f0c 	teq	r5, ip
  40591a:	d105      	bne.n	405928 <__aeabi_dmul+0x234>
  40591c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405920:	bf1c      	itt	ne
  405922:	4610      	movne	r0, r2
  405924:	4619      	movne	r1, r3
  405926:	d10a      	bne.n	40593e <__aeabi_dmul+0x24a>
  405928:	ea81 0103 	eor.w	r1, r1, r3
  40592c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405930:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405934:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405938:	f04f 0000 	mov.w	r0, #0
  40593c:	bd70      	pop	{r4, r5, r6, pc}
  40593e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405942:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405946:	bd70      	pop	{r4, r5, r6, pc}

00405948 <__aeabi_ddiv>:
  405948:	b570      	push	{r4, r5, r6, lr}
  40594a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40594e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405952:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405956:	bf1d      	ittte	ne
  405958:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40595c:	ea94 0f0c 	teqne	r4, ip
  405960:	ea95 0f0c 	teqne	r5, ip
  405964:	f000 f8a7 	bleq	405ab6 <__aeabi_ddiv+0x16e>
  405968:	eba4 0405 	sub.w	r4, r4, r5
  40596c:	ea81 0e03 	eor.w	lr, r1, r3
  405970:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405974:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405978:	f000 8088 	beq.w	405a8c <__aeabi_ddiv+0x144>
  40597c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405980:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405984:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405988:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40598c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405990:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405994:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405998:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40599c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4059a0:	429d      	cmp	r5, r3
  4059a2:	bf08      	it	eq
  4059a4:	4296      	cmpeq	r6, r2
  4059a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4059aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4059ae:	d202      	bcs.n	4059b6 <__aeabi_ddiv+0x6e>
  4059b0:	085b      	lsrs	r3, r3, #1
  4059b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4059b6:	1ab6      	subs	r6, r6, r2
  4059b8:	eb65 0503 	sbc.w	r5, r5, r3
  4059bc:	085b      	lsrs	r3, r3, #1
  4059be:	ea4f 0232 	mov.w	r2, r2, rrx
  4059c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4059c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4059ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4059ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059d2:	bf22      	ittt	cs
  4059d4:	1ab6      	subcs	r6, r6, r2
  4059d6:	4675      	movcs	r5, lr
  4059d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4059dc:	085b      	lsrs	r3, r3, #1
  4059de:	ea4f 0232 	mov.w	r2, r2, rrx
  4059e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4059e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059ea:	bf22      	ittt	cs
  4059ec:	1ab6      	subcs	r6, r6, r2
  4059ee:	4675      	movcs	r5, lr
  4059f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4059f4:	085b      	lsrs	r3, r3, #1
  4059f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4059fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4059fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  405a02:	bf22      	ittt	cs
  405a04:	1ab6      	subcs	r6, r6, r2
  405a06:	4675      	movcs	r5, lr
  405a08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405a0c:	085b      	lsrs	r3, r3, #1
  405a0e:	ea4f 0232 	mov.w	r2, r2, rrx
  405a12:	ebb6 0e02 	subs.w	lr, r6, r2
  405a16:	eb75 0e03 	sbcs.w	lr, r5, r3
  405a1a:	bf22      	ittt	cs
  405a1c:	1ab6      	subcs	r6, r6, r2
  405a1e:	4675      	movcs	r5, lr
  405a20:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405a24:	ea55 0e06 	orrs.w	lr, r5, r6
  405a28:	d018      	beq.n	405a5c <__aeabi_ddiv+0x114>
  405a2a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405a2e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405a32:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405a36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405a3a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405a3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405a42:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405a46:	d1c0      	bne.n	4059ca <__aeabi_ddiv+0x82>
  405a48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a4c:	d10b      	bne.n	405a66 <__aeabi_ddiv+0x11e>
  405a4e:	ea41 0100 	orr.w	r1, r1, r0
  405a52:	f04f 0000 	mov.w	r0, #0
  405a56:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405a5a:	e7b6      	b.n	4059ca <__aeabi_ddiv+0x82>
  405a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a60:	bf04      	itt	eq
  405a62:	4301      	orreq	r1, r0
  405a64:	2000      	moveq	r0, #0
  405a66:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405a6a:	bf88      	it	hi
  405a6c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405a70:	f63f aeaf 	bhi.w	4057d2 <__aeabi_dmul+0xde>
  405a74:	ebb5 0c03 	subs.w	ip, r5, r3
  405a78:	bf04      	itt	eq
  405a7a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405a7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405a82:	f150 0000 	adcs.w	r0, r0, #0
  405a86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a8a:	bd70      	pop	{r4, r5, r6, pc}
  405a8c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405a90:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405a94:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405a98:	bfc2      	ittt	gt
  405a9a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405a9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405aa2:	bd70      	popgt	{r4, r5, r6, pc}
  405aa4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405aa8:	f04f 0e00 	mov.w	lr, #0
  405aac:	3c01      	subs	r4, #1
  405aae:	e690      	b.n	4057d2 <__aeabi_dmul+0xde>
  405ab0:	ea45 0e06 	orr.w	lr, r5, r6
  405ab4:	e68d      	b.n	4057d2 <__aeabi_dmul+0xde>
  405ab6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405aba:	ea94 0f0c 	teq	r4, ip
  405abe:	bf08      	it	eq
  405ac0:	ea95 0f0c 	teqeq	r5, ip
  405ac4:	f43f af3b 	beq.w	40593e <__aeabi_dmul+0x24a>
  405ac8:	ea94 0f0c 	teq	r4, ip
  405acc:	d10a      	bne.n	405ae4 <__aeabi_ddiv+0x19c>
  405ace:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405ad2:	f47f af34 	bne.w	40593e <__aeabi_dmul+0x24a>
  405ad6:	ea95 0f0c 	teq	r5, ip
  405ada:	f47f af25 	bne.w	405928 <__aeabi_dmul+0x234>
  405ade:	4610      	mov	r0, r2
  405ae0:	4619      	mov	r1, r3
  405ae2:	e72c      	b.n	40593e <__aeabi_dmul+0x24a>
  405ae4:	ea95 0f0c 	teq	r5, ip
  405ae8:	d106      	bne.n	405af8 <__aeabi_ddiv+0x1b0>
  405aea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405aee:	f43f aefd 	beq.w	4058ec <__aeabi_dmul+0x1f8>
  405af2:	4610      	mov	r0, r2
  405af4:	4619      	mov	r1, r3
  405af6:	e722      	b.n	40593e <__aeabi_dmul+0x24a>
  405af8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405afc:	bf18      	it	ne
  405afe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405b02:	f47f aec5 	bne.w	405890 <__aeabi_dmul+0x19c>
  405b06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405b0a:	f47f af0d 	bne.w	405928 <__aeabi_dmul+0x234>
  405b0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405b12:	f47f aeeb 	bne.w	4058ec <__aeabi_dmul+0x1f8>
  405b16:	e712      	b.n	40593e <__aeabi_dmul+0x24a>

00405b18 <__gedf2>:
  405b18:	f04f 3cff 	mov.w	ip, #4294967295
  405b1c:	e006      	b.n	405b2c <__cmpdf2+0x4>
  405b1e:	bf00      	nop

00405b20 <__ledf2>:
  405b20:	f04f 0c01 	mov.w	ip, #1
  405b24:	e002      	b.n	405b2c <__cmpdf2+0x4>
  405b26:	bf00      	nop

00405b28 <__cmpdf2>:
  405b28:	f04f 0c01 	mov.w	ip, #1
  405b2c:	f84d cd04 	str.w	ip, [sp, #-4]!
  405b30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b3c:	bf18      	it	ne
  405b3e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405b42:	d01b      	beq.n	405b7c <__cmpdf2+0x54>
  405b44:	b001      	add	sp, #4
  405b46:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405b4a:	bf0c      	ite	eq
  405b4c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405b50:	ea91 0f03 	teqne	r1, r3
  405b54:	bf02      	ittt	eq
  405b56:	ea90 0f02 	teqeq	r0, r2
  405b5a:	2000      	moveq	r0, #0
  405b5c:	4770      	bxeq	lr
  405b5e:	f110 0f00 	cmn.w	r0, #0
  405b62:	ea91 0f03 	teq	r1, r3
  405b66:	bf58      	it	pl
  405b68:	4299      	cmppl	r1, r3
  405b6a:	bf08      	it	eq
  405b6c:	4290      	cmpeq	r0, r2
  405b6e:	bf2c      	ite	cs
  405b70:	17d8      	asrcs	r0, r3, #31
  405b72:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405b76:	f040 0001 	orr.w	r0, r0, #1
  405b7a:	4770      	bx	lr
  405b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b84:	d102      	bne.n	405b8c <__cmpdf2+0x64>
  405b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405b8a:	d107      	bne.n	405b9c <__cmpdf2+0x74>
  405b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b94:	d1d6      	bne.n	405b44 <__cmpdf2+0x1c>
  405b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405b9a:	d0d3      	beq.n	405b44 <__cmpdf2+0x1c>
  405b9c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405ba0:	4770      	bx	lr
  405ba2:	bf00      	nop

00405ba4 <__aeabi_cdrcmple>:
  405ba4:	4684      	mov	ip, r0
  405ba6:	4610      	mov	r0, r2
  405ba8:	4662      	mov	r2, ip
  405baa:	468c      	mov	ip, r1
  405bac:	4619      	mov	r1, r3
  405bae:	4663      	mov	r3, ip
  405bb0:	e000      	b.n	405bb4 <__aeabi_cdcmpeq>
  405bb2:	bf00      	nop

00405bb4 <__aeabi_cdcmpeq>:
  405bb4:	b501      	push	{r0, lr}
  405bb6:	f7ff ffb7 	bl	405b28 <__cmpdf2>
  405bba:	2800      	cmp	r0, #0
  405bbc:	bf48      	it	mi
  405bbe:	f110 0f00 	cmnmi.w	r0, #0
  405bc2:	bd01      	pop	{r0, pc}

00405bc4 <__aeabi_dcmpeq>:
  405bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bc8:	f7ff fff4 	bl	405bb4 <__aeabi_cdcmpeq>
  405bcc:	bf0c      	ite	eq
  405bce:	2001      	moveq	r0, #1
  405bd0:	2000      	movne	r0, #0
  405bd2:	f85d fb08 	ldr.w	pc, [sp], #8
  405bd6:	bf00      	nop

00405bd8 <__aeabi_dcmplt>:
  405bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bdc:	f7ff ffea 	bl	405bb4 <__aeabi_cdcmpeq>
  405be0:	bf34      	ite	cc
  405be2:	2001      	movcc	r0, #1
  405be4:	2000      	movcs	r0, #0
  405be6:	f85d fb08 	ldr.w	pc, [sp], #8
  405bea:	bf00      	nop

00405bec <__aeabi_dcmple>:
  405bec:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bf0:	f7ff ffe0 	bl	405bb4 <__aeabi_cdcmpeq>
  405bf4:	bf94      	ite	ls
  405bf6:	2001      	movls	r0, #1
  405bf8:	2000      	movhi	r0, #0
  405bfa:	f85d fb08 	ldr.w	pc, [sp], #8
  405bfe:	bf00      	nop

00405c00 <__aeabi_dcmpge>:
  405c00:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c04:	f7ff ffce 	bl	405ba4 <__aeabi_cdrcmple>
  405c08:	bf94      	ite	ls
  405c0a:	2001      	movls	r0, #1
  405c0c:	2000      	movhi	r0, #0
  405c0e:	f85d fb08 	ldr.w	pc, [sp], #8
  405c12:	bf00      	nop

00405c14 <__aeabi_dcmpgt>:
  405c14:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c18:	f7ff ffc4 	bl	405ba4 <__aeabi_cdrcmple>
  405c1c:	bf34      	ite	cc
  405c1e:	2001      	movcc	r0, #1
  405c20:	2000      	movcs	r0, #0
  405c22:	f85d fb08 	ldr.w	pc, [sp], #8
  405c26:	bf00      	nop

00405c28 <__aeabi_dcmpun>:
  405c28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405c2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405c30:	d102      	bne.n	405c38 <__aeabi_dcmpun+0x10>
  405c32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405c36:	d10a      	bne.n	405c4e <__aeabi_dcmpun+0x26>
  405c38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405c3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405c40:	d102      	bne.n	405c48 <__aeabi_dcmpun+0x20>
  405c42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405c46:	d102      	bne.n	405c4e <__aeabi_dcmpun+0x26>
  405c48:	f04f 0000 	mov.w	r0, #0
  405c4c:	4770      	bx	lr
  405c4e:	f04f 0001 	mov.w	r0, #1
  405c52:	4770      	bx	lr

00405c54 <__aeabi_d2iz>:
  405c54:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405c58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405c5c:	d215      	bcs.n	405c8a <__aeabi_d2iz+0x36>
  405c5e:	d511      	bpl.n	405c84 <__aeabi_d2iz+0x30>
  405c60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405c64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405c68:	d912      	bls.n	405c90 <__aeabi_d2iz+0x3c>
  405c6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405c6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405c72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405c76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405c7a:	fa23 f002 	lsr.w	r0, r3, r2
  405c7e:	bf18      	it	ne
  405c80:	4240      	negne	r0, r0
  405c82:	4770      	bx	lr
  405c84:	f04f 0000 	mov.w	r0, #0
  405c88:	4770      	bx	lr
  405c8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405c8e:	d105      	bne.n	405c9c <__aeabi_d2iz+0x48>
  405c90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405c94:	bf08      	it	eq
  405c96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405c9a:	4770      	bx	lr
  405c9c:	f04f 0000 	mov.w	r0, #0
  405ca0:	4770      	bx	lr
  405ca2:	bf00      	nop

00405ca4 <__aeabi_uldivmod>:
  405ca4:	b953      	cbnz	r3, 405cbc <__aeabi_uldivmod+0x18>
  405ca6:	b94a      	cbnz	r2, 405cbc <__aeabi_uldivmod+0x18>
  405ca8:	2900      	cmp	r1, #0
  405caa:	bf08      	it	eq
  405cac:	2800      	cmpeq	r0, #0
  405cae:	bf1c      	itt	ne
  405cb0:	f04f 31ff 	movne.w	r1, #4294967295
  405cb4:	f04f 30ff 	movne.w	r0, #4294967295
  405cb8:	f000 b97a 	b.w	405fb0 <__aeabi_idiv0>
  405cbc:	f1ad 0c08 	sub.w	ip, sp, #8
  405cc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405cc4:	f000 f806 	bl	405cd4 <__udivmoddi4>
  405cc8:	f8dd e004 	ldr.w	lr, [sp, #4]
  405ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405cd0:	b004      	add	sp, #16
  405cd2:	4770      	bx	lr

00405cd4 <__udivmoddi4>:
  405cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405cd8:	468c      	mov	ip, r1
  405cda:	460d      	mov	r5, r1
  405cdc:	4604      	mov	r4, r0
  405cde:	9e08      	ldr	r6, [sp, #32]
  405ce0:	2b00      	cmp	r3, #0
  405ce2:	d151      	bne.n	405d88 <__udivmoddi4+0xb4>
  405ce4:	428a      	cmp	r2, r1
  405ce6:	4617      	mov	r7, r2
  405ce8:	d96d      	bls.n	405dc6 <__udivmoddi4+0xf2>
  405cea:	fab2 fe82 	clz	lr, r2
  405cee:	f1be 0f00 	cmp.w	lr, #0
  405cf2:	d00b      	beq.n	405d0c <__udivmoddi4+0x38>
  405cf4:	f1ce 0c20 	rsb	ip, lr, #32
  405cf8:	fa01 f50e 	lsl.w	r5, r1, lr
  405cfc:	fa20 fc0c 	lsr.w	ip, r0, ip
  405d00:	fa02 f70e 	lsl.w	r7, r2, lr
  405d04:	ea4c 0c05 	orr.w	ip, ip, r5
  405d08:	fa00 f40e 	lsl.w	r4, r0, lr
  405d0c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405d10:	0c25      	lsrs	r5, r4, #16
  405d12:	fbbc f8fa 	udiv	r8, ip, sl
  405d16:	fa1f f987 	uxth.w	r9, r7
  405d1a:	fb0a cc18 	mls	ip, sl, r8, ip
  405d1e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405d22:	fb08 f309 	mul.w	r3, r8, r9
  405d26:	42ab      	cmp	r3, r5
  405d28:	d90a      	bls.n	405d40 <__udivmoddi4+0x6c>
  405d2a:	19ed      	adds	r5, r5, r7
  405d2c:	f108 32ff 	add.w	r2, r8, #4294967295
  405d30:	f080 8123 	bcs.w	405f7a <__udivmoddi4+0x2a6>
  405d34:	42ab      	cmp	r3, r5
  405d36:	f240 8120 	bls.w	405f7a <__udivmoddi4+0x2a6>
  405d3a:	f1a8 0802 	sub.w	r8, r8, #2
  405d3e:	443d      	add	r5, r7
  405d40:	1aed      	subs	r5, r5, r3
  405d42:	b2a4      	uxth	r4, r4
  405d44:	fbb5 f0fa 	udiv	r0, r5, sl
  405d48:	fb0a 5510 	mls	r5, sl, r0, r5
  405d4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405d50:	fb00 f909 	mul.w	r9, r0, r9
  405d54:	45a1      	cmp	r9, r4
  405d56:	d909      	bls.n	405d6c <__udivmoddi4+0x98>
  405d58:	19e4      	adds	r4, r4, r7
  405d5a:	f100 33ff 	add.w	r3, r0, #4294967295
  405d5e:	f080 810a 	bcs.w	405f76 <__udivmoddi4+0x2a2>
  405d62:	45a1      	cmp	r9, r4
  405d64:	f240 8107 	bls.w	405f76 <__udivmoddi4+0x2a2>
  405d68:	3802      	subs	r0, #2
  405d6a:	443c      	add	r4, r7
  405d6c:	eba4 0409 	sub.w	r4, r4, r9
  405d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405d74:	2100      	movs	r1, #0
  405d76:	2e00      	cmp	r6, #0
  405d78:	d061      	beq.n	405e3e <__udivmoddi4+0x16a>
  405d7a:	fa24 f40e 	lsr.w	r4, r4, lr
  405d7e:	2300      	movs	r3, #0
  405d80:	6034      	str	r4, [r6, #0]
  405d82:	6073      	str	r3, [r6, #4]
  405d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d88:	428b      	cmp	r3, r1
  405d8a:	d907      	bls.n	405d9c <__udivmoddi4+0xc8>
  405d8c:	2e00      	cmp	r6, #0
  405d8e:	d054      	beq.n	405e3a <__udivmoddi4+0x166>
  405d90:	2100      	movs	r1, #0
  405d92:	e886 0021 	stmia.w	r6, {r0, r5}
  405d96:	4608      	mov	r0, r1
  405d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d9c:	fab3 f183 	clz	r1, r3
  405da0:	2900      	cmp	r1, #0
  405da2:	f040 808e 	bne.w	405ec2 <__udivmoddi4+0x1ee>
  405da6:	42ab      	cmp	r3, r5
  405da8:	d302      	bcc.n	405db0 <__udivmoddi4+0xdc>
  405daa:	4282      	cmp	r2, r0
  405dac:	f200 80fa 	bhi.w	405fa4 <__udivmoddi4+0x2d0>
  405db0:	1a84      	subs	r4, r0, r2
  405db2:	eb65 0503 	sbc.w	r5, r5, r3
  405db6:	2001      	movs	r0, #1
  405db8:	46ac      	mov	ip, r5
  405dba:	2e00      	cmp	r6, #0
  405dbc:	d03f      	beq.n	405e3e <__udivmoddi4+0x16a>
  405dbe:	e886 1010 	stmia.w	r6, {r4, ip}
  405dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405dc6:	b912      	cbnz	r2, 405dce <__udivmoddi4+0xfa>
  405dc8:	2701      	movs	r7, #1
  405dca:	fbb7 f7f2 	udiv	r7, r7, r2
  405dce:	fab7 fe87 	clz	lr, r7
  405dd2:	f1be 0f00 	cmp.w	lr, #0
  405dd6:	d134      	bne.n	405e42 <__udivmoddi4+0x16e>
  405dd8:	1beb      	subs	r3, r5, r7
  405dda:	0c3a      	lsrs	r2, r7, #16
  405ddc:	fa1f fc87 	uxth.w	ip, r7
  405de0:	2101      	movs	r1, #1
  405de2:	fbb3 f8f2 	udiv	r8, r3, r2
  405de6:	0c25      	lsrs	r5, r4, #16
  405de8:	fb02 3318 	mls	r3, r2, r8, r3
  405dec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405df0:	fb0c f308 	mul.w	r3, ip, r8
  405df4:	42ab      	cmp	r3, r5
  405df6:	d907      	bls.n	405e08 <__udivmoddi4+0x134>
  405df8:	19ed      	adds	r5, r5, r7
  405dfa:	f108 30ff 	add.w	r0, r8, #4294967295
  405dfe:	d202      	bcs.n	405e06 <__udivmoddi4+0x132>
  405e00:	42ab      	cmp	r3, r5
  405e02:	f200 80d1 	bhi.w	405fa8 <__udivmoddi4+0x2d4>
  405e06:	4680      	mov	r8, r0
  405e08:	1aed      	subs	r5, r5, r3
  405e0a:	b2a3      	uxth	r3, r4
  405e0c:	fbb5 f0f2 	udiv	r0, r5, r2
  405e10:	fb02 5510 	mls	r5, r2, r0, r5
  405e14:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405e18:	fb0c fc00 	mul.w	ip, ip, r0
  405e1c:	45a4      	cmp	ip, r4
  405e1e:	d907      	bls.n	405e30 <__udivmoddi4+0x15c>
  405e20:	19e4      	adds	r4, r4, r7
  405e22:	f100 33ff 	add.w	r3, r0, #4294967295
  405e26:	d202      	bcs.n	405e2e <__udivmoddi4+0x15a>
  405e28:	45a4      	cmp	ip, r4
  405e2a:	f200 80b8 	bhi.w	405f9e <__udivmoddi4+0x2ca>
  405e2e:	4618      	mov	r0, r3
  405e30:	eba4 040c 	sub.w	r4, r4, ip
  405e34:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405e38:	e79d      	b.n	405d76 <__udivmoddi4+0xa2>
  405e3a:	4631      	mov	r1, r6
  405e3c:	4630      	mov	r0, r6
  405e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e42:	f1ce 0420 	rsb	r4, lr, #32
  405e46:	fa05 f30e 	lsl.w	r3, r5, lr
  405e4a:	fa07 f70e 	lsl.w	r7, r7, lr
  405e4e:	fa20 f804 	lsr.w	r8, r0, r4
  405e52:	0c3a      	lsrs	r2, r7, #16
  405e54:	fa25 f404 	lsr.w	r4, r5, r4
  405e58:	ea48 0803 	orr.w	r8, r8, r3
  405e5c:	fbb4 f1f2 	udiv	r1, r4, r2
  405e60:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405e64:	fb02 4411 	mls	r4, r2, r1, r4
  405e68:	fa1f fc87 	uxth.w	ip, r7
  405e6c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405e70:	fb01 f30c 	mul.w	r3, r1, ip
  405e74:	42ab      	cmp	r3, r5
  405e76:	fa00 f40e 	lsl.w	r4, r0, lr
  405e7a:	d909      	bls.n	405e90 <__udivmoddi4+0x1bc>
  405e7c:	19ed      	adds	r5, r5, r7
  405e7e:	f101 30ff 	add.w	r0, r1, #4294967295
  405e82:	f080 808a 	bcs.w	405f9a <__udivmoddi4+0x2c6>
  405e86:	42ab      	cmp	r3, r5
  405e88:	f240 8087 	bls.w	405f9a <__udivmoddi4+0x2c6>
  405e8c:	3902      	subs	r1, #2
  405e8e:	443d      	add	r5, r7
  405e90:	1aeb      	subs	r3, r5, r3
  405e92:	fa1f f588 	uxth.w	r5, r8
  405e96:	fbb3 f0f2 	udiv	r0, r3, r2
  405e9a:	fb02 3310 	mls	r3, r2, r0, r3
  405e9e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405ea2:	fb00 f30c 	mul.w	r3, r0, ip
  405ea6:	42ab      	cmp	r3, r5
  405ea8:	d907      	bls.n	405eba <__udivmoddi4+0x1e6>
  405eaa:	19ed      	adds	r5, r5, r7
  405eac:	f100 38ff 	add.w	r8, r0, #4294967295
  405eb0:	d26f      	bcs.n	405f92 <__udivmoddi4+0x2be>
  405eb2:	42ab      	cmp	r3, r5
  405eb4:	d96d      	bls.n	405f92 <__udivmoddi4+0x2be>
  405eb6:	3802      	subs	r0, #2
  405eb8:	443d      	add	r5, r7
  405eba:	1aeb      	subs	r3, r5, r3
  405ebc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405ec0:	e78f      	b.n	405de2 <__udivmoddi4+0x10e>
  405ec2:	f1c1 0720 	rsb	r7, r1, #32
  405ec6:	fa22 f807 	lsr.w	r8, r2, r7
  405eca:	408b      	lsls	r3, r1
  405ecc:	fa05 f401 	lsl.w	r4, r5, r1
  405ed0:	ea48 0303 	orr.w	r3, r8, r3
  405ed4:	fa20 fe07 	lsr.w	lr, r0, r7
  405ed8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405edc:	40fd      	lsrs	r5, r7
  405ede:	ea4e 0e04 	orr.w	lr, lr, r4
  405ee2:	fbb5 f9fc 	udiv	r9, r5, ip
  405ee6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405eea:	fb0c 5519 	mls	r5, ip, r9, r5
  405eee:	fa1f f883 	uxth.w	r8, r3
  405ef2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405ef6:	fb09 f408 	mul.w	r4, r9, r8
  405efa:	42ac      	cmp	r4, r5
  405efc:	fa02 f201 	lsl.w	r2, r2, r1
  405f00:	fa00 fa01 	lsl.w	sl, r0, r1
  405f04:	d908      	bls.n	405f18 <__udivmoddi4+0x244>
  405f06:	18ed      	adds	r5, r5, r3
  405f08:	f109 30ff 	add.w	r0, r9, #4294967295
  405f0c:	d243      	bcs.n	405f96 <__udivmoddi4+0x2c2>
  405f0e:	42ac      	cmp	r4, r5
  405f10:	d941      	bls.n	405f96 <__udivmoddi4+0x2c2>
  405f12:	f1a9 0902 	sub.w	r9, r9, #2
  405f16:	441d      	add	r5, r3
  405f18:	1b2d      	subs	r5, r5, r4
  405f1a:	fa1f fe8e 	uxth.w	lr, lr
  405f1e:	fbb5 f0fc 	udiv	r0, r5, ip
  405f22:	fb0c 5510 	mls	r5, ip, r0, r5
  405f26:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405f2a:	fb00 f808 	mul.w	r8, r0, r8
  405f2e:	45a0      	cmp	r8, r4
  405f30:	d907      	bls.n	405f42 <__udivmoddi4+0x26e>
  405f32:	18e4      	adds	r4, r4, r3
  405f34:	f100 35ff 	add.w	r5, r0, #4294967295
  405f38:	d229      	bcs.n	405f8e <__udivmoddi4+0x2ba>
  405f3a:	45a0      	cmp	r8, r4
  405f3c:	d927      	bls.n	405f8e <__udivmoddi4+0x2ba>
  405f3e:	3802      	subs	r0, #2
  405f40:	441c      	add	r4, r3
  405f42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405f46:	eba4 0408 	sub.w	r4, r4, r8
  405f4a:	fba0 8902 	umull	r8, r9, r0, r2
  405f4e:	454c      	cmp	r4, r9
  405f50:	46c6      	mov	lr, r8
  405f52:	464d      	mov	r5, r9
  405f54:	d315      	bcc.n	405f82 <__udivmoddi4+0x2ae>
  405f56:	d012      	beq.n	405f7e <__udivmoddi4+0x2aa>
  405f58:	b156      	cbz	r6, 405f70 <__udivmoddi4+0x29c>
  405f5a:	ebba 030e 	subs.w	r3, sl, lr
  405f5e:	eb64 0405 	sbc.w	r4, r4, r5
  405f62:	fa04 f707 	lsl.w	r7, r4, r7
  405f66:	40cb      	lsrs	r3, r1
  405f68:	431f      	orrs	r7, r3
  405f6a:	40cc      	lsrs	r4, r1
  405f6c:	6037      	str	r7, [r6, #0]
  405f6e:	6074      	str	r4, [r6, #4]
  405f70:	2100      	movs	r1, #0
  405f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f76:	4618      	mov	r0, r3
  405f78:	e6f8      	b.n	405d6c <__udivmoddi4+0x98>
  405f7a:	4690      	mov	r8, r2
  405f7c:	e6e0      	b.n	405d40 <__udivmoddi4+0x6c>
  405f7e:	45c2      	cmp	sl, r8
  405f80:	d2ea      	bcs.n	405f58 <__udivmoddi4+0x284>
  405f82:	ebb8 0e02 	subs.w	lr, r8, r2
  405f86:	eb69 0503 	sbc.w	r5, r9, r3
  405f8a:	3801      	subs	r0, #1
  405f8c:	e7e4      	b.n	405f58 <__udivmoddi4+0x284>
  405f8e:	4628      	mov	r0, r5
  405f90:	e7d7      	b.n	405f42 <__udivmoddi4+0x26e>
  405f92:	4640      	mov	r0, r8
  405f94:	e791      	b.n	405eba <__udivmoddi4+0x1e6>
  405f96:	4681      	mov	r9, r0
  405f98:	e7be      	b.n	405f18 <__udivmoddi4+0x244>
  405f9a:	4601      	mov	r1, r0
  405f9c:	e778      	b.n	405e90 <__udivmoddi4+0x1bc>
  405f9e:	3802      	subs	r0, #2
  405fa0:	443c      	add	r4, r7
  405fa2:	e745      	b.n	405e30 <__udivmoddi4+0x15c>
  405fa4:	4608      	mov	r0, r1
  405fa6:	e708      	b.n	405dba <__udivmoddi4+0xe6>
  405fa8:	f1a8 0802 	sub.w	r8, r8, #2
  405fac:	443d      	add	r5, r7
  405fae:	e72b      	b.n	405e08 <__udivmoddi4+0x134>

00405fb0 <__aeabi_idiv0>:
  405fb0:	4770      	bx	lr
  405fb2:	bf00      	nop

00405fb4 <p_uc_charset10x14>:
	...
  405fd0:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  405fe0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  405ff0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406000:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406010:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406020:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406030:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406040:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406058:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406068:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406078:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406088:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406098:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4060a8:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4060b8:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4060c8:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4060e0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4060f0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406100:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406110:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  406120:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  406130:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406140:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406150:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406160:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406170:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406180:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406190:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4061a0:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4061b0:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4061c0:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4061d0:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4061e0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4061f0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406200:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406210:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  406220:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  406230:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406240:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406250:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406260:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406270:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406280:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406290:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4062a0:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4062b0:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4062c0:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4062d0:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4062e0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4062f0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  406300:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  406310:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  406320:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  406330:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  406340:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  406350:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  406360:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406370:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  406380:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  406390:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4063a0:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4063b0:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4063c0:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4063d0:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4063e0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4063f0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  406400:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  406410:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  406420:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  406430:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  406440:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  406450:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  406460:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  406470:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  406480:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  406490:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4064a0:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4064b0:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4064c0:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4064d0:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4064e0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4064f0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406500:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  406510:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  406520:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  406530:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  406540:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  406550:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  406560:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  406570:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  406580:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  406590:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4065a0:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4065b0:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4065c0:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4065d0:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4065e0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4065f0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  406600:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  406610:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  406620:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  406630:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  406640:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  406650:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  406660:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  406670:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  406680:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  406690:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4066a0:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4066b0:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4066c0:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4066d0:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4066e0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4066f0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  406700:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  406710:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  406720:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  406730:	fcff fcff 6425 0000 7541 616c 2d20 4120     ....%d..Aula - A
  406740:	4344 0000                                   DC..

00406744 <_global_impure_ptr>:
  406744:	0010 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  406754:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406764:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406774:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406784:	296c 0000 0030 0000                         l)..0...

0040678c <blanks.7223>:
  40678c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040679c <zeroes.7224>:
  40679c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4067ac:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4067bc:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  4067cc:	0000 0000                                   ....

004067d0 <__mprec_bigtens>:
  4067d0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4067e0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4067f0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004067f8 <__mprec_tens>:
  4067f8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406808:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406818:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406828:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406838:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406848:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406858:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406868:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406878:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406888:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406898:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4068a8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4068b8:	9db4 79d9 7843 44ea                         ...yCx.D

004068c0 <p05.6055>:
  4068c0:	0005 0000 0019 0000 007d 0000               ........}...

004068cc <_ctype_>:
  4068cc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4068dc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4068ec:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4068fc:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40690c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40691c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40692c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40693c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40694c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004069d0 <_init>:
  4069d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069d2:	bf00      	nop
  4069d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4069d6:	bc08      	pop	{r3}
  4069d8:	469e      	mov	lr, r3
  4069da:	4770      	bx	lr

004069dc <__init_array_start>:
  4069dc:	00402d39 	.word	0x00402d39

004069e0 <__frame_dummy_init_array_entry>:
  4069e0:	004000f1                                ..@.

004069e4 <_fini>:
  4069e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069e6:	bf00      	nop
  4069e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4069ea:	bc08      	pop	{r3}
  4069ec:	469e      	mov	lr, r3
  4069ee:	4770      	bx	lr

004069f0 <__fini_array_start>:
  4069f0:	004000cd 	.word	0x004000cd
