/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 100000.0;
	SIMULATION_TIME = 100000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

USER_TYPE("__hsync")
{
	VALUES = "Undefined";
}

SIGNAL("btn_rst_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("clk_100m")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("vga_b")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 4;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("vga_b[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_b";
}

SIGNAL("vga_b[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_b";
}

SIGNAL("vga_b[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_b";
}

SIGNAL("vga_b[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_b";
}

SIGNAL("vga_g")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 4;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("vga_g[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_g";
}

SIGNAL("vga_g[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_g";
}

SIGNAL("vga_g[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_g";
}

SIGNAL("vga_g[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_g";
}

SIGNAL("vga_hsync")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("vga_r")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 4;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("vga_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_r";
}

SIGNAL("vga_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_r";
}

SIGNAL("vga_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_r";
}

SIGNAL("vga_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "vga_r";
}

SIGNAL("vga_vsync")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("TESTE")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 10;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("TESTE[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

SIGNAL("TESTE[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "TESTE";
}

TRANSITION_LIST("btn_rst_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("clk_100m")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1000000;
			LEVEL 0 FOR 0.05;
			LEVEL 1 FOR 0.05;
		}
	}
}

TRANSITION_LIST("vga_b[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 44.25;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 7320.2;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 75.95;
	}
}

TRANSITION_LIST("vga_b[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 7232.0;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 31.95;
	}
}

TRANSITION_LIST("vga_b[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 7232.0;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 31.95;
	}
}

TRANSITION_LIST("vga_b[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 7232.0;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 31.95;
	}
}

TRANSITION_LIST("vga_g[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 44.25;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 7320.2;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 75.95;
	}
}

TRANSITION_LIST("vga_g[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 44.25;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 7320.2;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 75.95;
	}
}

TRANSITION_LIST("vga_g[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 7232.0;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 31.95;
	}
}

TRANSITION_LIST("vga_g[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 7232.0;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 31.95;
	}
}

TRANSITION_LIST("vga_hsync")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		LEVEL 1 FOR 131.0;
		NODE
		{
			REPEAT = 624;
			LEVEL 0 FOR 19.2;
			LEVEL 1 FOR 140.8;
		}
		LEVEL 0 FOR 19.2;
		LEVEL 1 FOR 9.75;
	}
}

TRANSITION_LIST("vga_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 44.25;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 7320.2;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 75.95;
	}
}

TRANSITION_LIST("vga_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 44.25;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 7320.2;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 75.95;
	}
}

TRANSITION_LIST("vga_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 44.25;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 7320.2;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 39.8;
			LEVEL 0 FOR 120.2;
		}
		LEVEL 1 FOR 39.8;
		LEVEL 0 FOR 75.95;
	}
}

TRANSITION_LIST("vga_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		NODE
		{
			REPEAT = 479;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 7232.0;
		NODE
		{
			REPEAT = 99;
			LEVEL 1 FOR 128.0;
			LEVEL 0 FOR 32.0;
		}
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 31.95;
	}
}

TRANSITION_LIST("vga_vsync")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.05;
		LEVEL 1 FOR 78240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 21439.95;
	}
}

TRANSITION_LIST("TESTE[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 81920.05;
		LEVEL 1 FOR 2080.0;
		LEVEL 0 FOR 15999.95;
	}
}

TRANSITION_LIST("TESTE[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40960.05;
		LEVEL 1 FOR 40960.0;
		LEVEL 0 FOR 18079.95;
	}
}

TRANSITION_LIST("TESTE[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20480.05;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 20480.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 18079.95;
	}
}

TRANSITION_LIST("TESTE[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10240.05;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 10240.0;
			LEVEL 0 FOR 10240.0;
		}
		LEVEL 1 FOR 10240.0;
		LEVEL 0 FOR 12320.0;
		LEVEL 1 FOR 5759.95;
	}
}

TRANSITION_LIST("TESTE[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5120.05;
		NODE
		{
			REPEAT = 7;
			LEVEL 1 FOR 5120.0;
			LEVEL 0 FOR 5120.0;
		}
		LEVEL 1 FOR 5120.0;
		LEVEL 0 FOR 7200.0;
		LEVEL 1 FOR 5120.0;
		LEVEL 0 FOR 5120.0;
		LEVEL 1 FOR 639.95;
	}
}

TRANSITION_LIST("TESTE[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2560.05;
		NODE
		{
			REPEAT = 15;
			LEVEL 1 FOR 2560.0;
			LEVEL 0 FOR 2560.0;
		}
		LEVEL 1 FOR 2560.0;
		LEVEL 0 FOR 4640.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 2560.0;
			LEVEL 0 FOR 2560.0;
		}
		LEVEL 1 FOR 2560.0;
		LEVEL 0 FOR 639.95;
	}
}

TRANSITION_LIST("TESTE[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1280.05;
		NODE
		{
			REPEAT = 32;
			LEVEL 1 FOR 1280.0;
			LEVEL 0 FOR 1280.0;
		}
		LEVEL 1 FOR 800.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 1280.0;
			LEVEL 1 FOR 1280.0;
		}
		LEVEL 0 FOR 639.95;
	}
}

TRANSITION_LIST("TESTE[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 640.05;
		NODE
		{
			REPEAT = 65;
			LEVEL 1 FOR 640.0;
			LEVEL 0 FOR 640.0;
		}
		LEVEL 1 FOR 160.0;
		NODE
		{
			REPEAT = 12;
			LEVEL 0 FOR 640.0;
			LEVEL 1 FOR 640.0;
		}
		LEVEL 0 FOR 639.95;
	}
}

TRANSITION_LIST("TESTE[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.05;
		NODE
		{
			REPEAT = 130;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 320.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 480.0;
		NODE
		{
			REPEAT = 24;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 320.0;
		}
		LEVEL 1 FOR 319.95;
	}
}

TRANSITION_LIST("TESTE[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.05;
		NODE
		{
			REPEAT = 261;
			LEVEL 1 FOR 160.0;
			LEVEL 0 FOR 160.0;
		}
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		NODE
		{
			REPEAT = 49;
			LEVEL 1 FOR 160.0;
			LEVEL 0 FOR 160.0;
		}
		LEVEL 1 FOR 159.95;
	}
}

DISPLAY_LINE
{
	CHANNEL = "btn_rst_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "clk_100m";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "vga_b";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	CHILDREN = 3, 4, 5, 6;
}

DISPLAY_LINE
{
	CHANNEL = "vga_b[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "vga_b[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "vga_b[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "vga_b[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "vga_g";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
	CHILDREN = 8, 9, 10, 11;
}

DISPLAY_LINE
{
	CHANNEL = "vga_g[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 7;
}

DISPLAY_LINE
{
	CHANNEL = "vga_g[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 7;
}

DISPLAY_LINE
{
	CHANNEL = "vga_g[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 7;
}

DISPLAY_LINE
{
	CHANNEL = "vga_g[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 7;
}

DISPLAY_LINE
{
	CHANNEL = "vga_hsync";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "vga_r";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
	CHILDREN = 14, 15, 16, 17;
}

DISPLAY_LINE
{
	CHANNEL = "vga_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 13;
}

DISPLAY_LINE
{
	CHANNEL = "vga_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 13;
}

DISPLAY_LINE
{
	CHANNEL = "vga_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 13;
}

DISPLAY_LINE
{
	CHANNEL = "vga_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 13;
}

DISPLAY_LINE
{
	CHANNEL = "vga_vsync";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
	CHILDREN = 20, 21, 22, 23, 24, 25, 26, 27, 28, 29;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 19;
}

DISPLAY_LINE
{
	CHANNEL = "TESTE[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Unsigned;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 19;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
