Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne17.ecn.purdue.edu, pid 5530
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553494c668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55349556d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553495d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55349686d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55349706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348fa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55349026d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553490b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55349156d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553491d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55349276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553492f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348b96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348c16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348d36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348de6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348e66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348ee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348786d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348806d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553488a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348936d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553489d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348a66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348af6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348386d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553484b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348536d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553485d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348656d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553486f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347f76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348096d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348136d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553481c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55348256d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553482e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347b76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347c16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347c96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347d26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347db6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347e56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347ee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347776d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347806d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347896d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553479b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347a56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347ae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553475b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347636d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f553476d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347756d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55346ff6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55347076d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55347123c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534712e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553471b898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534723320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534723d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553472c7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534735278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534735cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346be748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346c71d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346c7c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346cf6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346d8128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346d8b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346e15f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346eb080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346ebac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346f4550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346f4f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553467da20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346854a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534685ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553468e978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534698400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534698e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346a18d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346a9358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346a9da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346b3828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553463c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553463ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534645780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553464e208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553464ec50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346576d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534660160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534660ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534668630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346720b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534672b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345fb588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345fbfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534605a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553460e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553460ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55346169b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553461f438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f553461fe80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534628908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534631390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534631dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345ba860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345c22e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345c2d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345cc7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345d5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345d5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345dd710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55356930b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5535693b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55345ed5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534577080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534577ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f5534580550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534580e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55345870f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534587320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534587550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534587780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55345879b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534587be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534587e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534594080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55345942b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55345944e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534594710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534594940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534594b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534594da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f5534594fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f5534546ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f553454f550>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91088806208500 because a thread reached the max instruction count
