

================================================================
== Vitis HLS Report for 'radix_sort_bin_batch_18_1_Pipeline_input_bucket'
================================================================
* Date:           Mon Apr 24 09:00:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.966 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- input_bucket  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_54 = alloca i32 1"   --->   Operation 7 'alloca' 'j_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln43_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln43"   --->   Operation 8 'read' 'mul_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln27_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln27"   --->   Operation 9 'read' 'zext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln41_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln41"   --->   Operation 10 'read' 'mul_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_pointer_533_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_533_reload"   --->   Operation 11 'read' 'bucket_pointer_533_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_pointer_534_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_534_reload"   --->   Operation 12 'read' 'bucket_pointer_534_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_sizes_802_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_802_reload"   --->   Operation 13 'read' 'bucket_sizes_802_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_sizes_803_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_803_reload"   --->   Operation 14 'read' 'bucket_sizes_803_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27_cast = zext i5 %zext_ln27_read"   --->   Operation 15 'zext' 'zext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_803_reload_read, i32 %bucket_sizes_807_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_802_reload_read, i32 %bucket_sizes_806_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_534_reload_read, i32 %bucket_pointer_536_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_533_reload_read, i32 %bucket_pointer_535_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %j_54"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = load i18 %j_54" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 24 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%icmp_ln40 = icmp_eq  i18 %j, i18 156250" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 26 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%add_ln40 = add i18 %j, i18 1" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 28 'add' 'add_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc61.split.i, void %xlx_merge_loop.bucket_pointer_initialization.17_end.exitStub" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 29 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i18 %j" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 30 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.80ns)   --->   "%add_ln41 = add i19 %mul_ln41_read, i19 %zext_ln41" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 31 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln41_54 = zext i19 %add_ln41" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 32 'zext' 'zext_ln41_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln41_54" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 33 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.24ns)   --->   "%bucket_load = load i19 %bucket_addr" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 34 'load' 'bucket_load' <Predicate = (!icmp_ln40)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln40 = store i18 %add_ln40, i18 %j_54" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 35 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_pointer_535_out_load = load i32 %bucket_pointer_535_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:44]   --->   Operation 36 'load' 'bucket_pointer_535_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bucket_pointer_536_out_load = load i32 %bucket_pointer_536_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:44]   --->   Operation 37 'load' 'bucket_pointer_536_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bucket_sizes_806_out_load = load i32 %bucket_sizes_806_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 38 'load' 'bucket_sizes_806_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bucket_sizes_807_out_load = load i32 %bucket_sizes_807_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 39 'load' 'bucket_sizes_807_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60" [sort_seperate_bucket/multi_radix_bin_kmerge.c:11]   --->   Operation 40 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 41 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 42 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.24ns)   --->   "%bucket_load = load i19 %bucket_addr" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 43 'load' 'bucket_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 44 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln41_54" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 44 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_load" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 45 'select' 'reuse_select' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.05ns)   --->   "%shifted = ashr i32 %reuse_select, i32 %zext_ln27_cast" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 46 'ashr' 'shifted' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %shifted" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 47 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%tmp_92_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %bucket_pointer_535_out_load, i32 %bucket_pointer_536_out_load, i1 %trunc_ln43" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 48 'mux' 'tmp_92_i' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln43_54 = trunc i32 %tmp_92_i" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 49 'trunc' 'trunc_ln43_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.80ns)   --->   "%add_ln43 = add i19 %mul_ln43_read, i19 %trunc_ln43_54" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 50 'add' 'add_ln43' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i19 %add_ln43" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 51 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bucket_addr_54 = getelementptr i32 %bucket, i64 0, i64 %zext_ln43" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 52 'getelementptr' 'bucket_addr_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln43 = store i32 %reuse_select, i19 %bucket_addr_54" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 53 'store' 'store_ln43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln41 = store i32 %reuse_select, i32 %reuse_reg" [sort_seperate_bucket/multi_radix_bin_kmerge.c:41]   --->   Operation 54 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln43 = store i64 %zext_ln43, i64 %reuse_addr_reg" [sort_seperate_bucket/multi_radix_bin_kmerge.c:43]   --->   Operation 55 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%bucket_pointer = add i32 %tmp_92_i, i32 1" [sort_seperate_bucket/multi_radix_bin_kmerge.c:44]   --->   Operation 56 'add' 'bucket_pointer' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.22ns)   --->   "%bucket_pointer_265 = select i1 %trunc_ln43, i32 %bucket_pointer, i32 %bucket_pointer_536_out_load" [sort_seperate_bucket/multi_radix_bin_kmerge.c:44]   --->   Operation 57 'select' 'bucket_pointer_265' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.22ns)   --->   "%bucket_pointer_266 = select i1 %trunc_ln43, i32 %bucket_pointer_535_out_load, i32 %bucket_pointer" [sort_seperate_bucket/multi_radix_bin_kmerge.c:44]   --->   Operation 58 'select' 'bucket_pointer_266' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shifted, i32 1" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%tmp_93_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %bucket_sizes_806_out_load, i32 %bucket_sizes_807_out_load, i1 %tmp" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 60 'mux' 'tmp_93_i' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%bucket_sizes = add i32 %tmp_93_i, i32 1" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 61 'add' 'bucket_sizes' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.22ns)   --->   "%bucket_sizes_426 = select i1 %tmp, i32 %bucket_sizes, i32 %bucket_sizes_807_out_load" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 62 'select' 'bucket_sizes_426' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.22ns)   --->   "%bucket_sizes_427 = select i1 %tmp, i32 %bucket_sizes_806_out_load, i32 %bucket_sizes" [sort_seperate_bucket/multi_radix_bin_kmerge.c:47]   --->   Operation 63 'select' 'bucket_sizes_427' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln40 = store i32 %bucket_sizes_426, i32 %bucket_sizes_807_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 64 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln40 = store i32 %bucket_sizes_427, i32 %bucket_sizes_806_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 65 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln40 = store i32 %bucket_pointer_265, i32 %bucket_pointer_536_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 66 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln40 = store i32 %bucket_pointer_266, i32 %bucket_pointer_535_out" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 67 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc61.i" [sort_seperate_bucket/multi_radix_bin_kmerge.c:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	'alloca' operation ('j') [15]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/multi_radix_bin_kmerge.c:40) on local variable 'j' [33]  (0 ns)
	'add' operation ('add_ln41', sort_seperate_bucket/multi_radix_bin_kmerge.c:41) [45]  (0.803 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/multi_radix_bin_kmerge.c:41) [47]  (0 ns)
	'load' operation ('bucket_load', sort_seperate_bucket/multi_radix_bin_kmerge.c:41) on array 'bucket' [51]  (1.25 ns)

 <State 2>: 4.97ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_seperate_bucket/multi_radix_bin_kmerge.c:41) on array 'bucket' [51]  (1.25 ns)
	'select' operation ('reuse_select', sort_seperate_bucket/multi_radix_bin_kmerge.c:41) [53]  (0.227 ns)
	'ashr' operation ('shifted', sort_seperate_bucket/multi_radix_bin_kmerge.c:41) [54]  (1.05 ns)
	'mux' operation ('tmp_92_i', sort_seperate_bucket/multi_radix_bin_kmerge.c:43) [56]  (0.387 ns)
	'add' operation ('add_ln43', sort_seperate_bucket/multi_radix_bin_kmerge.c:43) [58]  (0.803 ns)
	'getelementptr' operation ('bucket_addr_54', sort_seperate_bucket/multi_radix_bin_kmerge.c:43) [60]  (0 ns)
	'store' operation ('store_ln43', sort_seperate_bucket/multi_radix_bin_kmerge.c:43) of variable 'reuse_select', sort_seperate_bucket/multi_radix_bin_kmerge.c:41 on array 'bucket' [61]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
