xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
xst -intstyle ise -ifn "D:/ISE/project/test/learn.xst" -ofn "D:/ISE/project/test/learn.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim learn.ngc learn_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 learn.ngc learn.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o learn_map.ncd learn.ngd learn.pcf 
par -w -intstyle ise -ol high -mt off learn_map.ncd learn.ncd learn.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc learn.ucf -p xc7a100t-csg324-3 learn.ngc learn.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o learn_map.ncd learn.ngd learn.pcf 
par -w -intstyle ise -ol high -mt off learn_map.ncd learn.ncd learn.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml learn.twx learn.ncd -o learn.twr learn.pcf -ucf learn.ucf 
bitgen -intstyle ise -f learn.ut learn.ncd 
