
                               Synplify Pro (R) 

                Version V-2023.09M-3 for linux64 - Jul 25, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/linux_a_64/mbin/synbatch
Install:     /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
Hostname:    jessica-IdeaPad-Slim-3-14IAH8
Date:        Sat Aug  9 00:44:05 2025
Version:     V-2023.09M-3

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log my_design_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server jessica-IdeaPad-Slim-3-14IAH8 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis
log file: "/home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.srr"
Running: synthesis in foreground

Running my_design_syn|synthesis

Running Flow: compile (Compile) on my_design_syn|synthesis
# Sat Aug  9 00:44:05 2025

Running Flow: compile_flow (Compile Process) on my_design_syn|synthesis
# Sat Aug  9 00:44:05 2025

Running: compiler (Compile Input) on my_design_syn|synthesis
# Sat Aug  9 00:44:05 2025
Process ID: 69577
Copied /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_comp.srs to /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.srs

compiler completed
# Sat Aug  9 00:44:07 2025

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on my_design_syn|synthesis
# Sat Aug  9 00:44:07 2025
Process ID: 69704

multi_srs_gen completed
# Sat Aug  9 00:44:07 2025

Return Code: 0
Run Time:00h:00m:00s
Copied /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_mult.srs to /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.srs
Complete: Compile Process on my_design_syn|synthesis

Running: premap (Premap) on my_design_syn|synthesis
# Sat Aug  9 00:44:07 2025
Process ID: 69720

premap completed with warnings
# Sat Aug  9 00:44:09 2025

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on my_design_syn|synthesis

Running Flow: map (Map) on my_design_syn|synthesis
# Sat Aug  9 00:44:09 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on my_design_syn|synthesis
# Sat Aug  9 00:44:09 2025
Process ID: 69738
Copied /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_m.srm to /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.srm

fpga_mapper completed with warnings
# Sat Aug  9 00:44:14 2025

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on my_design_syn|synthesis
Complete: Logic Synthesis on my_design_syn|synthesis
Copied /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.srr to /home/jessica/Desktop/final_final_working/qam_16/synthesis/backup/my_design.srr
TCL script complete: "my_design_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
