
---------- Begin Simulation Statistics ----------
final_tick                               153494595000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1095                       # Simulator instruction rate (inst/s)
host_mem_usage                               25538168                       # Number of bytes of host memory used
host_op_rate                                     1123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                122696.58                       # Real time elapsed on the host
host_tick_rate                                 403167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134397769                       # Number of instructions simulated
sim_ops                                     137778554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049467                       # Number of seconds simulated
sim_ticks                                 49467202500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.857760                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               466121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25093                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            510145                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49808                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9284                       # Number of indirect misses.
system.cpu.branchPred.lookups                  863591                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  140829                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5332                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5670302                       # Number of instructions committed
system.cpu.committedOps                       6060982                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.453801                       # CPI: cycles per instruction
system.cpu.discardedOps                         74994                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4203053                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            751296                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           341259                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7431990                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407531                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4287                       # number of quiesce instructions executed
system.cpu.numCycles                         13913792                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4287                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4644347     76.63%     76.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13263      0.22%     76.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 848262     14.00%     90.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                555110      9.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6060982                       # Class of committed instruction
system.cpu.quiesceCycles                     65233732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6481802                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37155                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1970349                       # Transaction distribution
system.membus.trans_dist::ReadResp            1987633                       # Transaction distribution
system.membus.trans_dist::WriteReq            1197268                       # Transaction distribution
system.membus.trans_dist::WriteResp           1197268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3132                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15359                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1362                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14206                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3086                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        42454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        42454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        67546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        98202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6250370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6250370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6391026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       909184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       909184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       482368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95363                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       615167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    200010564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    200010564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               201534915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3190991                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000393                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019812                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3189738     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1253      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3190991                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8516514850                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85642500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            41524671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16725750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           72208718                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12187237059                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           71939000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2476544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2476544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4124004                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4124004                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        42882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        67546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12546048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12730368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13201096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95363                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    200736768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203685888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        57228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        57228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    210231239                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22189830250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         14581214                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          760                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17847976436                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11555940000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3974512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19872561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2980884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3974512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30802470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3974512                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2980884                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6955396                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3974512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19872561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6955396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6955396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37757866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        57228                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204684                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1791                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149247                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2980884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6955396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9936281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2980884                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1156888                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4137772                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2980884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9936281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1156888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14074052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1966021                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1966013                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1159168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1159168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6180864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6250370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    197787648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        57228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    200010564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3884987                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3884987    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3884987                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9246535850                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10989194000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1950169711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39745122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39745122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2029659955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39745122                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39805768                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79550890                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1989914833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79550890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39745122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2109210845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    130285568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72024064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    204079104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     74055680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128712704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    202768384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32571392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2250752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     34877440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18513920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4022272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22536192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35770610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2633776753                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1455996304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4125543667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1497066263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2601980656                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4099046919                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35770610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4130843017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4057976960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8224590586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       909184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       912000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       909184                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       909184                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14206                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           44                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18379531                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        56927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18436458                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18379531                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18379531                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18379531                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        56927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18436458                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125763584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        57420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         281856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          126105860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72024064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74387200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1965056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1970420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1125376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1162300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2542362973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1160769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5697836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2549282224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4052139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39745122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1455996304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3974512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1503768077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4052139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39805768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3998359277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3974512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1160769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5697836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4053050301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3090386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239586250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3545861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1233617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1970425                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1162300                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1970425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1162300                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            123249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            123159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           123163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             72640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            72670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72635                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64937556225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9851875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116659899975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32956.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59206.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4710                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1837946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1081544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1970422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1162300                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1730197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 192603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 184106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13842                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.404169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.835443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.401782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5647      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4605      2.16%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2973      1.39%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3703      1.74%      7.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4226      1.98%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2912      1.37%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2824      1.32%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3808      1.79%     14.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       182500     85.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213198                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     599.984166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    882.146196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2162     65.83%     65.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.21%     66.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.18%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.27%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.06%     66.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.09%     66.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     66.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.12%     66.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          279      8.50%     75.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     75.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.12%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     75.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.12%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.09%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.09%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          786     23.93%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     353.930877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.114708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.894041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2103     64.04%     64.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      1.43%     65.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.37%     65.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.18%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.06%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.06%     66.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.15%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.24%     66.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     66.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.15%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.06%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.06%     66.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.06%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           59      1.80%     68.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1018     31.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126104000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74387776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               126106180                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74387200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2549.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1503.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2549.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1503.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49467011750                       # Total gap between requests
system.mem_ctrls.avgGap                      15790.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125760640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57740                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       281600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       202304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72022784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60646.243336683532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2542303458.539018630981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1167238.030086702434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5692660.707870027050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4089659.203994808253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39745122.033128917217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1455970428.083132505417                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3974512.203312892001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1965056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1125376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4273640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116241977930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    227339195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    186309210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15094454515                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  24693389370                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 931396897535                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4624449160                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71227.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59154.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    251203.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42304.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4819429.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    803821.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    827631.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1505354.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         105198209.999993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         73425391.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3583644993.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1615318932.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     473577029.099899                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     992237208.412458                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     241923414.300011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7085325179.512714                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.232785                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12235514705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2676030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34556868295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8574                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4287                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9510807.324469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2637656.833365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        25750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12437625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4287                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112721764000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40772831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686599                       # number of overall hits
system.cpu.icache.overall_hits::total         1686599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14206                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14206                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14206                       # number of overall misses
system.cpu.icache.overall_misses::total         14206                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    616884375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    616884375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    616884375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    616884375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1700805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1700805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1700805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1700805                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008353                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008353                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008353                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008353                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.213361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.213361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.213361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.213361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14206                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14206                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14206                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14206                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    595067125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    595067125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    595067125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    595067125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008353                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008353                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41888.436224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41888.436224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41888.436224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41888.436224                       # average overall mshr miss latency
system.cpu.icache.replacements                  14042                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14206                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14206                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    616884375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    616884375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1700805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1700805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.213361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.213361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14206                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14206                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    595067125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    595067125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41888.436224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41888.436224                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.099524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11437357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            814.510540                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.099524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3415816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3415816                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1361913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1361913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1361913                       # number of overall hits
system.cpu.dcache.overall_hits::total         1361913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5692                       # number of overall misses
system.cpu.dcache.overall_misses::total          5692                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    424022875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    424022875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    424022875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    424022875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1367605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1367605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1367605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1367605                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74494.531799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74494.531799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74494.531799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74494.531799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3132                       # number of writebacks
system.cpu.dcache.writebacks::total              3132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42428                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42428                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    333253625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    333253625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    333253625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    333253625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     93968750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93968750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003252                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003252                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74922.127923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74922.127923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74922.127923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74922.127923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.781512                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.781512                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4449                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       848375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          848375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    241296875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    241296875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78064.340019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78064.340019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4328                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4328                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     93968750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     93968750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76546.662346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76546.662346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.818392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.818392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       513538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         513538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    182726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    182726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       516139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       516139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70252.210688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70252.210688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     97030625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     97030625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71241.281204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71241.281204                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.989661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5474869                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5474869                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153494595000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               153495993125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1095                       # Simulator instruction rate (inst/s)
host_mem_usage                               25538168                       # Number of bytes of host memory used
host_op_rate                                     1123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                122696.68                       # Real time elapsed on the host
host_tick_rate                                 403178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134399004                       # Number of instructions simulated
sim_ops                                     137780075                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049469                       # Number of seconds simulated
sim_ticks                                 49468600625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.847801                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376965                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               466265                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25112                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            510189                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49808                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9284                       # Number of indirect misses.
system.cpu.branchPred.lookups                  863814                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  140888                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5332                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5671537                       # Number of instructions committed
system.cpu.committedOps                       6062503                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.453661                       # CPI: cycles per instruction
system.cpu.discardedOps                         75043                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4203852                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            751650                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           341379                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7432658                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407554                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4287                       # number of quiesce instructions executed
system.cpu.numCycles                         13916029                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4287                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4645230     76.62%     76.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13263      0.22%     76.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 848613     14.00%     90.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                555396      9.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6062503                       # Class of committed instruction
system.cpu.quiesceCycles                     65233732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6483371                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1970477                       # Transaction distribution
system.membus.trans_dist::ReadResp            1987768                       # Transaction distribution
system.membus.trans_dist::WriteReq            1197268                       # Transaction distribution
system.membus.trans_dist::WriteResp           1197268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3136                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15360                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1362                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        42459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        42459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        67546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        98214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6250627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6250627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6391300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       909312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       909312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       482880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95363                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       615679                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    200018820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    200018820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               201543811                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3191125                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000393                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019812                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3189872     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1253      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3191125                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8516670975                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85642500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            41529046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16725750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           72230288                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12187955914                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           71949000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2476544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2476544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4124260                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4124260                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        42882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        67546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12546048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12730368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13201608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95363                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    200736768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203685888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        65420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        65420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    210239431                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22190726250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         14581726                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          760                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17848744436                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11556196000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3974400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19871999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2980800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3974400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30801599                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3974400                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2980800                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6955200                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3974400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19871999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6955200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6955200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37756799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        65420                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       212876                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2047                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149503                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2980800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6955200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9936000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2980800                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1322455                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4303255                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2980800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9936000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1322455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14239255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1966149                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1966141                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1159168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1159168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6180864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6250626                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    197787648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        65420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    200018756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3885115                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3885115    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3885115                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9246663850                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10989834000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1950114594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39743999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39743999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2029602591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39743999                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39804643                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79548642                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1989858592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79548642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39743999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2109151233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    130285568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72024064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    204079104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     74055680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128712704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    202768384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32571392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2250752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     34877440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18513920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4022272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22536192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35769599                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2633702315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1455955153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4125427067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1497023952                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2601907116                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4098931068                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35769599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4130726267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4057862269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8224358135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       909312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       912128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       909312                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       909312                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14208                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           44                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14252                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18381599                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        56925                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18438524                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18381599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18381599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18381599                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        56925                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18438524                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125763584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        65676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          126114372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72024064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74387456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1965056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1970553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1125376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1162304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2542291118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1327630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5702850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2549382243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4057200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39743999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1455955153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3974400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1503730752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4057200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39804643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3998246271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3974400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1327630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5702850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4053112994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3090386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239586250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3546098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1233617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1970557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1162304                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1970557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1162304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            123250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            123185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           123170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             72640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            72670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72635                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64941173540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9852535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116666982290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32956.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59206.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4710                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1838066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1081544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1970554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1162304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1730297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 192603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 184106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13842                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.403195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.830412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.405135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5648      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4605      2.16%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2973      1.39%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3703      1.74%      7.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4226      1.98%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2912      1.37%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2824      1.32%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3808      1.79%     14.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       182508     85.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213207                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     599.984166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    882.146196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2162     65.83%     65.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.21%     66.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.18%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.27%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.06%     66.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.09%     66.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     66.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.12%     66.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          279      8.50%     75.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     75.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.12%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     75.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.12%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.09%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.09%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          786     23.93%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     353.930877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.114708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.894041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2103     64.04%     64.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      1.43%     65.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.37%     65.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.18%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.06%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.06%     66.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.15%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.24%     66.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     66.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.15%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.06%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.06%     66.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.06%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           59      1.80%     68.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1018     31.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126112448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74387776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               126114628                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74387456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2549.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1503.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2549.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1503.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49468643750                       # Total gap between requests
system.mem_ctrls.avgGap                      15790.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125760640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        65932                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       281856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       202304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72022784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60644.529299336740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2542231605.727779865265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1332805.035254623275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5697674.816731285304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4089543.618457673118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39743998.721613325179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1455929278.169267177582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3974399.872161332518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1965056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1125376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4273640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116241977930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    234189080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    186541640                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15094454515                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  24693389370                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 931396897535                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4624449160                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71227.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59154.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    226707.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42318.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4813282.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    803821.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    827631.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1505354.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         105204131.099993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         73428490.799995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3583886887.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1615318932.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     473577029.099899                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     992275016.624958                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     241923414.300011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7085613902.175215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.234573                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12235514705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2676030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34558266420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8574                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4287                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9510807.324469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2637656.833365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        25750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12437625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4287                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112723162125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40772831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687016                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687016                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687016                       # number of overall hits
system.cpu.icache.overall_hits::total         1687016                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14208                       # number of overall misses
system.cpu.icache.overall_misses::total         14208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    616971250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    616971250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    616971250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    616971250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1701224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1701224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1701224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1701224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008352                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.215231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.215231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.215231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.215231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14208                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14208                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14208                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14208                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    595150625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    595150625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    595150625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    595150625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41888.416737                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41888.416737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41888.416737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41888.416737                       # average overall mshr miss latency
system.cpu.icache.replacements                  14043                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687016                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687016                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    616971250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    616971250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1701224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1701224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.215231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.215231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14208                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14208                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    595150625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    595150625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41888.416737                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41888.416737                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.099605                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36320841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2508.691877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.099605                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3416656                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3416656                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1362565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1362565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1362565                       # number of overall hits
system.cpu.dcache.overall_hits::total         1362565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5696                       # number of overall misses
system.cpu.dcache.overall_misses::total          5696                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    424389750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    424389750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    424389750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    424389750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1368261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1368261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1368261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1368261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74506.627458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74506.627458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74506.627458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74506.627458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3136                       # number of writebacks
system.cpu.dcache.writebacks::total              3136                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4452                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4452                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42428                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42428                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    333614625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    333614625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    333614625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    333614625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     93968750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93968750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74935.899596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74935.899596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74935.899596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74935.899596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.781512                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.781512                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       848741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          848741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    241663750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    241663750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78081.987076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78081.987076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4328                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4328                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236584000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236584000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     93968750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     93968750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76564.401294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76564.401294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.818392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.818392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       513824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         513824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    182726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    182726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       516425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       516425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70252.210688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70252.210688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     97030625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     97030625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71241.281204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71241.281204                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1370811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            276.094864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5477497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5477497                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153495993125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
