;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	JMP <121, 103
	MOV -1, <-20
	CMP @127, 106
	CMP @1, @2
	DJN -1, @-20
	SUB @127, 100
	CMP @121, 106
	ADD -1, <-20
	ADD 270, -201
	ADD 210, 60
	SUB @121, 103
	JMP -1, @-20
	CMP -7, <-420
	SUB @121, 103
	SUB @121, 103
	SUB -7, <-420
	DJN -1, @-20
	JMP <121, 106
	CMP @127, 100
	SUB @121, @106
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	CMP @127, 100
	SUB #72, @201
	CMP @127, 100
	CMP @127, 100
	SLT 0, @42
	CMP -7, <-420
	SLT 0, @42
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	DJN -1, @-20
	CMP -7, <-420
	ADD 270, 1
	SPL 0, <402
	MOV -1, <-20
	CMP @127, 100
	SUB @121, 106
	CMP -7, <-420
	MOV -7, <-20
	SUB @221, 103
	SPL 0, <402
