module MaquinaDeEstadosDescricaoComportamental(input clock, reset, inp, output y);
	reg [1:0] nextState, currentState;
	//output ok
	y <= (~a)&(~b) + (a)&(b);
	//Registrador ok
	always@(posedge clock || reset) begin
		if(reset) begin
			currentState = 0;
		end
		else begin
			currentState = nextState;
		end
	end
	//Next State
	always@(currentState || in) begin
		casex {currentState,in}
			000: nextState <= 2'b01;
			001: nextState <= 2'b00;
			010: nextState <= 2'b01;
			011: nextState <= 2'b10;
			10x: nextState <= 2'b11;
			11x: nextState <= 2'b00;
		endcase
	end
endmodule
	
		