==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.3.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MadgwickAHRS.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 372 ; free virtual = 6579
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 371 ; free virtual = 6579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 371 ; free virtual = 6579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise' (MadgwickAHRS.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'feedbackStep' into 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'integrateQdot' into 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'feedbackStep' into 'MadgwickAHRSupdate' (MadgwickAHRS.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'integrateQdot' into 'MadgwickAHRSupdate' (MadgwickAHRS.cpp:121) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 358.820 ; gain = 13.391 ; free physical = 371 ; free virtual = 6579
INFO: [XFORM 203-102] Automatically partitioning small array 's' (MadgwickAHRS.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qDot' (MadgwickAHRS.cpp:41) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's' (MadgwickAHRS.cpp:131) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qDot' (MadgwickAHRS.cpp:132) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 's' (MadgwickAHRS.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qDot' (MadgwickAHRS.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's' (MadgwickAHRS.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qDot' (MadgwickAHRS.cpp:132) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise' (MadgwickAHRS.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise.1' (MadgwickAHRS.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'feedbackStep' into 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'integrateQdot' into 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'feedbackStep' into 'MadgwickAHRSupdate' (MadgwickAHRS.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'integrateQdot' into 'MadgwickAHRSupdate' (MadgwickAHRS.cpp:121) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:209:44) to (MadgwickAHRS.cpp:209:38) in function 'normalise.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:212:2) to (MadgwickAHRS.cpp:216:33) in function 'normalise.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:219:2) to (MadgwickAHRS.cpp:224:1) in function 'normalise.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:212:2) to (MadgwickAHRS.cpp:216:33) in function 'normalise'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:219:2) to (MadgwickAHRS.cpp:224:1) in function 'normalise'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:230:50) to (MadgwickAHRS.cpp:230:44) in function 'MadgwickAHRSupdateIMU'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:230:50) to (MadgwickAHRS.cpp:230:44) in function 'MadgwickAHRSupdate'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 486.801 ; gain = 141.371 ; free physical = 350 ; free virtual = 6559
WARNING: [XFORM 203-631] Renaming function 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:136:45) into MadgwickAHRSupdateIM.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 486.801 ; gain = 141.371 ; free physical = 331 ; free virtual = 6540
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MadgwickAHRSupdate' ...
WARNING: [SYN 201-103] Legalizing function name 'normalise.1' to 'normalise_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalise' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.41 seconds; current allocated memory: 93.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 94.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalise_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 94.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 94.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MadgwickAHRSupdateIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 96.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.53902ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:138) (5.54 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 98.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MadgwickAHRSupdate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 101.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.5806ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_66', MadgwickAHRS.cpp:52) (6.58 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 104.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalise' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fmul_32ns_32ns_32_5_max_dsp_1' to 'MadgwickAHRSupdatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fcmp_32ns_32ns_1_4_1' to 'MadgwickAHRSupdatdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalise'.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 105.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalise_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalise_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 107.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MadgwickAHRSupdateIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_mux_42_32_1_1' to 'MadgwickAHRSupdateOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdateOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MadgwickAHRSupdateIM'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 111.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MadgwickAHRSupdate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/g' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MadgwickAHRSupdate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'beta' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'beta' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'q' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_q' to 'MadgwickAHRSupdatfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fadd_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdatg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fsub_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fsqrt_32ns_32ns_32_28_1' to 'MadgwickAHRSupdatibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdateOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdathbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MadgwickAHRSupdate'.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 121.278 MB.
INFO: [RTMG 210-278] Implementing memory 'MadgwickAHRSupdatfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 550.801 ; gain = 205.371 ; free physical = 276 ; free virtual = 6501
INFO: [SYSC 207-301] Generating SystemC RTL for MadgwickAHRSupdate.
INFO: [VHDL 208-304] Generating VHDL RTL for MadgwickAHRSupdate.
INFO: [VLOG 209-307] Generating Verilog RTL for MadgwickAHRSupdate.
INFO: [HLS 200-112] Total elapsed time: 37.4 seconds; peak allocated memory: 121.278 MB.
