// $Id: $
// File name:   flex_pts_sr.sv
// Created:     1/29/2018
// Author:      Peiyuan Li
// Lab Section: 337-02
// Version:     1.0  Initial Design Entry
// Description: n bits pts

module
   #(
     parameter BUM_BITS = 4,
     parameter SHIFT_MSB = 1
    )
   (
    input wire clk,
    input wire shift_enable,
    input wire load_enable,
    input wire [(NUM_BITS - 1):0] parallel_in,
    output reg serial_out
    )

     reg [(NUM_BITS-1):0] Q;
   always_ff @ (posedge clk, negedge n_rst)
     begin
	
	end
