$date
	Mon May  9 15:24:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CombCirc_tb $end
$var wire 1 ! X $end
$var wire 1 " Q $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var integer 32 & k [31:0] $end
$scope module name $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ' N1 $end
$var wire 1 ( N2 $end
$var wire 1 ) N3 $end
$var wire 1 " Q $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
b0 &
0%
0$
0#
x"
x!
$end
#1000
0"
1(
0)
0'
#2000
0!
#5000
1$
#6000
0(
#10000
0$
#11000
1(
#15000
1%
b1 &
#16000
1"
1)
#17000
1!
#20000
1$
#21000
0(
#22000
0"
0)
#23000
0!
#25000
0$
#26000
1(
#27000
1"
1)
#28000
1!
#30000
1#
0%
b10 &
#31000
0"
0)
#32000
0!
#35000
1$
#36000
1"
1'
0(
#37000
1!
#40000
0$
#41000
0"
0'
1(
#42000
0!
#45000
1%
b11 &
#46000
1"
1)
#47000
1!
#50000
1$
#51000
1'
0(
#52000
0)
#55000
0$
#56000
0"
0'
1(
#57000
1"
0!
1)
#58000
1!
#60000
0#
0%
b100 &
#61000
0"
0)
#62000
0!
#65000
1$
#66000
0(
#70000
0$
#71000
1(
#75000
1%
b101 &
#76000
1"
1)
#77000
1!
#80000
1$
#81000
0(
#82000
0"
0)
#83000
0!
#85000
0$
#86000
1(
#87000
1"
1)
#88000
1!
#90000
1#
0%
b110 &
#91000
0"
0)
#92000
0!
#95000
1$
#96000
1"
1'
0(
#97000
1!
#100000
0$
#101000
0"
0'
1(
#102000
0!
#105000
1%
b111 &
#106000
1"
1)
#107000
1!
#110000
1$
#111000
1'
0(
#112000
0)
#115000
0$
#116000
0"
0'
1(
#117000
1"
0!
1)
#118000
1!
#120000
0#
0%
b1000 &
#121000
0"
0)
#122000
0!
#125000
1$
#126000
0(
#130000
0$
#131000
1(
#135000
1%
b1001 &
#136000
1"
1)
#137000
1!
#140000
1$
#141000
0(
#142000
0"
0)
#143000
0!
#145000
0$
#146000
1(
#147000
1"
1)
#148000
1!
#150000
b1010 &
