[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/top.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/nexys4ddruserdemo.v
%3Cclass%3E=100
%3Cbasename%3E=Nexys4DdrUserDemo
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_i, rstn_i, btnu_i, sw_i, led_o, pdm_clk_o, pdm_data_i, pdm_lrsel_o, pwm_audio_o, pwm_sdaudio_o, ddr2_addr, ddr2_ba, ddr2_ras_n, ddr2_cas_n, ddr2_we_n, ddr2_ck_p, ddr2_ck_n, ddr2_cke, ddr2_cs_n, ddr2_dm, ddr2_odt, ddr2_dq, ddr2_dqs_p, ddr2_dqs_n
audiodemo\category=105
audiodemo\port=0
audiodemo\alias=AudioDemo
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
btnu_i\category=117
btnu_i\port=1
btnu_i\alias=btnu_i
btnu_i\type\Subtype\mark1=ieee::std_logic
btnu_i\type\Subtype\mark2=ieee::std_logic
clk_100mhz_buf\category=117
clk_100mhz_buf\port=0
clk_100mhz_buf\alias=clk_100MHz_buf
clk_100mhz_buf\type\Subtype\mark1=ieee::std_logic
clk_100mhz_buf\type\Subtype\mark2=ieee::std_logic
clk_200mhz_buf\category=117
clk_200mhz_buf\port=0
clk_200mhz_buf\alias=clk_200MHz_buf
clk_200mhz_buf\type\Subtype\mark1=ieee::std_logic
clk_200mhz_buf\type\Subtype\mark2=ieee::std_logic
clk_i\category=117
clk_i\port=1
clk_i\alias=clk_i
clk_i\type\Subtype\mark1=ieee::std_logic
clk_i\type\Subtype\mark2=ieee::std_logic
clkgen\category=105
clkgen\port=0
clkgen\alias=ClkGen
ddr2_addr\category=117
ddr2_addr\port=2
ddr2_addr\alias=ddr2_addr
ddr2_addr\type\Subtype\mark1=ieee::std_logic_vector
ddr2_addr\type\Subtype\mark2=ieee::std_logic_vector
ddr2_addr\type\Subtype\constraint\0\Range\dir=false
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\value=12
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ba\category=117
ddr2_ba\port=2
ddr2_ba\alias=ddr2_ba
ddr2_ba\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ba\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ba\type\Subtype\constraint\0\Range\dir=false
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\value=2
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cas_n\category=117
ddr2_cas_n\port=2
ddr2_cas_n\alias=ddr2_cas_n
ddr2_cas_n\type\Subtype\mark1=ieee::std_logic
ddr2_cas_n\type\Subtype\mark2=ieee::std_logic
ddr2_ck_n\category=117
ddr2_ck_n\port=2
ddr2_ck_n\alias=ddr2_ck_n
ddr2_ck_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ck_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ck_n\type\Subtype\constraint\0\Range\dir=false
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ck_p\category=117
ddr2_ck_p\port=2
ddr2_ck_p\alias=ddr2_ck_p
ddr2_ck_p\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ck_p\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ck_p\type\Subtype\constraint\0\Range\dir=false
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cke\category=117
ddr2_cke\port=2
ddr2_cke\alias=ddr2_cke
ddr2_cke\type\Subtype\mark1=ieee::std_logic_vector
ddr2_cke\type\Subtype\mark2=ieee::std_logic_vector
ddr2_cke\type\Subtype\constraint\0\Range\dir=false
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cs_n\category=117
ddr2_cs_n\port=2
ddr2_cs_n\alias=ddr2_cs_n
ddr2_cs_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_cs_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_cs_n\type\Subtype\constraint\0\Range\dir=false
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dm\category=117
ddr2_dm\port=2
ddr2_dm\alias=ddr2_dm
ddr2_dm\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dm\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dm\type\Subtype\constraint\0\Range\dir=false
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dq\category=117
ddr2_dq\port=3
ddr2_dq\alias=ddr2_dq
ddr2_dq\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dq\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dq\type\Subtype\constraint\0\Range\dir=false
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\value=15
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dqs_n\category=117
ddr2_dqs_n\port=3
ddr2_dqs_n\alias=ddr2_dqs_n
ddr2_dqs_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dqs_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dqs_n\type\Subtype\constraint\0\Range\dir=false
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dqs_p\category=117
ddr2_dqs_p\port=3
ddr2_dqs_p\alias=ddr2_dqs_p
ddr2_dqs_p\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dqs_p\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dqs_p\type\Subtype\constraint\0\Range\dir=false
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_odt\category=117
ddr2_odt\port=2
ddr2_odt\alias=ddr2_odt
ddr2_odt\type\Subtype\mark1=ieee::std_logic_vector
ddr2_odt\type\Subtype\mark2=ieee::std_logic_vector
ddr2_odt\type\Subtype\constraint\0\Range\dir=false
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ras_n\category=117
ddr2_ras_n\port=2
ddr2_ras_n\alias=ddr2_ras_n
ddr2_ras_n\type\Subtype\mark1=ieee::std_logic
ddr2_ras_n\type\Subtype\mark2=ieee::std_logic
ddr2_we_n\category=117
ddr2_we_n\port=2
ddr2_we_n\alias=ddr2_we_n
ddr2_we_n\type\Subtype\mark1=ieee::std_logic
ddr2_we_n\type\Subtype\mark2=ieee::std_logic
fpgatempvalue\category=117
fpgatempvalue\port=0
fpgatempvalue\alias=fpgaTempValue
fpgatempvalue\type\Subtype\mark1=ieee::std_logic_vector
fpgatempvalue\type\Subtype\mark2=ieee::std_logic_vector
fpgatempvalue\type\Subtype\constraint\0\Range\dir=false
fpgatempvalue\type\Subtype\constraint\0\Range\left\Constant\value=11
fpgatempvalue\type\Subtype\constraint\0\Range\left\Constant\units=
fpgatempvalue\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fpgatempvalue\type\Subtype\constraint\0\Range\right\Constant\value=0
fpgatempvalue\type\Subtype\constraint\0\Range\right\Constant\units=
fpgatempvalue\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inst_audio\category=105
inst_audio\port=0
inst_audio\alias=Inst_Audio
inst_clkgen\category=105
inst_clkgen\port=0
inst_clkgen\alias=Inst_ClkGen
led_audio\category=117
led_audio\port=0
led_audio\alias=led_audio
led_audio\type\Subtype\mark1=ieee::std_logic_vector
led_audio\type\Subtype\mark2=ieee::std_logic_vector
led_audio\type\Subtype\constraint\0\Range\dir=false
led_audio\type\Subtype\constraint\0\Range\left\Constant\value=15
led_audio\type\Subtype\constraint\0\Range\left\Constant\units=
led_audio\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
led_audio\type\Subtype\constraint\0\Range\right\Constant\value=0
led_audio\type\Subtype\constraint\0\Range\right\Constant\units=
led_audio\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
led_o\category=117
led_o\port=2
led_o\alias=led_o
led_o\type\Subtype\mark1=ieee::std_logic_vector
led_o\type\Subtype\mark2=ieee::std_logic_vector
led_o\type\Subtype\constraint\0\Range\dir=false
led_o\type\Subtype\constraint\0\Range\left\Constant\value=15
led_o\type\Subtype\constraint\0\Range\left\Constant\units=
led_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
led_o\type\Subtype\constraint\0\Range\right\Constant\value=0
led_o\type\Subtype\constraint\0\Range\right\Constant\units=
led_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
locked\category=117
locked\port=0
locked\alias=locked
locked\type\Subtype\mark1=ieee::std_logic
locked\type\Subtype\mark2=ieee::std_logic
nexys4ddruserdemo\category=100
nexys4ddruserdemo\port=0
nexys4ddruserdemo\alias=Nexys4DdrUserDemo
pdm_clk\category=117
pdm_clk\port=0
pdm_clk\alias=pdm_clk
pdm_clk\type\Subtype\mark1=ieee::std_logic
pdm_clk\type\Subtype\mark2=ieee::std_logic
pdm_clk_o\category=117
pdm_clk_o\port=2
pdm_clk_o\alias=pdm_clk_o
pdm_clk_o\type\Subtype\mark1=ieee::std_logic
pdm_clk_o\type\Subtype\mark2=ieee::std_logic
pdm_clk_rising\category=117
pdm_clk_rising\port=0
pdm_clk_rising\alias=pdm_clk_rising
pdm_clk_rising\type\Subtype\mark1=ieee::std_logic
pdm_clk_rising\type\Subtype\mark2=ieee::std_logic
pdm_data_i\category=117
pdm_data_i\port=1
pdm_data_i\alias=pdm_data_i
pdm_data_i\type\Subtype\mark1=ieee::std_logic
pdm_data_i\type\Subtype\mark2=ieee::std_logic
pdm_lrsel_o\category=117
pdm_lrsel_o\port=2
pdm_lrsel_o\alias=pdm_lrsel_o
pdm_lrsel_o\type\Subtype\mark1=ieee::std_logic
pdm_lrsel_o\type\Subtype\mark2=ieee::std_logic
pwm_audio_o\category=117
pwm_audio_o\port=3
pwm_audio_o\alias=pwm_audio_o
pwm_audio_o\type\Subtype\mark1=ieee::std_logic
pwm_audio_o\type\Subtype\mark2=ieee::std_logic
pwm_sdaudio_o\category=117
pwm_sdaudio_o\port=2
pwm_sdaudio_o\alias=pwm_sdaudio_o
pwm_sdaudio_o\type\Subtype\mark1=ieee::std_logic
pwm_sdaudio_o\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=0
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
resetn\category=117
resetn\port=0
resetn\alias=resetn
resetn\type\Subtype\mark1=ieee::std_logic
resetn\type\Subtype\mark2=ieee::std_logic
rst\category=117
rst\port=0
rst\alias=rst
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
rstn_i\category=117
rstn_i\port=1
rstn_i\alias=rstn_i
rstn_i\type\Subtype\mark1=ieee::std_logic
rstn_i\type\Subtype\mark2=ieee::std_logic
sw_i\category=117
sw_i\port=1
sw_i\alias=sw_i
sw_i\type\Subtype\mark1=ieee::std_logic_vector
sw_i\type\Subtype\mark2=ieee::std_logic_vector
sw_i\type\Subtype\constraint\0\Range\dir=false
sw_i\type\Subtype\constraint\0\Range\left\Constant\value=15
sw_i\type\Subtype\constraint\0\Range\left\Constant\units=
sw_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sw_i\type\Subtype\constraint\0\Range\right\Constant\value=0
sw_i\type\Subtype\constraint\0\Range\right\Constant\units=
sw_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
