#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 18 12:30:23 2018
# Process ID: 13800
# Current directory: C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.runs/synth_1
# Command line: vivado.exe -log digitRecognizer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digitRecognizer.tcl
# Log file: C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.runs/synth_1/digitRecognizer.vds
# Journal file: C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source digitRecognizer.tcl -notrace
Command: synth_design -top digitRecognizer -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 308.586 ; gain = 79.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digitRecognizer' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:262]
INFO: [Synth 8-3491] module 'digitRecognizer_ibkb' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:25185' bound to instance 'inputToHiddenWeights_U' of component 'digitRecognizer_ibkb' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:448]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_ibkb' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:25198]
INFO: [Synth 8-3491] module 'digitRecognizer_ibkb_rom' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:12' bound to instance 'digitRecognizer_ibkb_rom_U' of component 'digitRecognizer_ibkb_rom' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:25210]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_ibkb_rom' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_ibkb_rom' (1#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_ibkb' (2#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:25198]
INFO: [Synth 8-3491] module 'digitRecognizer_hcud' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:395' bound to instance 'hiddenToOutputWeight_U' of component 'digitRecognizer_hcud' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:460]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_hcud' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:408]
INFO: [Synth 8-3491] module 'digitRecognizer_hcud_rom' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:12' bound to instance 'digitRecognizer_hcud_rom_U' of component 'digitRecognizer_hcud_rom' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:420]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_hcud_rom' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_hcud_rom' (3#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_hcud' (4#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:408]
INFO: [Synth 8-3491] module 'digitRecognizer_digrec_io_s_axi' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:12' bound to instance 'digitRecognizer_digrec_io_s_axi_U' of component 'digitRecognizer_digrec_io_s_axi' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:472]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_digrec_io_s_axi' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:81]
INFO: [Synth 8-3491] module 'digitRecognizer_digrec_io_s_axi_ram' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:551' bound to instance 'int_inputData' of component 'digitRecognizer_digrec_io_s_axi_ram' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:183]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_digrec_io_s_axi_ram' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:574]
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_digrec_io_s_axi_ram' (5#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:574]
INFO: [Synth 8-3491] module 'digitRecognizer_digrec_io_s_axi_ram' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:551' bound to instance 'int_output_r' of component 'digitRecognizer_digrec_io_s_axi_ram' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:204]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_digrec_io_s_axi_ram__parameterized1' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:574]
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_digrec_io_s_axi_ram__parameterized1' (5#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:574]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_digrec_io_s_axi' (6#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:81]
INFO: [Synth 8-3491] module 'digitRecognizer_hdEe' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:77' bound to instance 'hiddenOut_U' of component 'digitRecognizer_hdEe' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:510]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_hdEe' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:92]
INFO: [Synth 8-3491] module 'digitRecognizer_hdEe_ram' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:13' bound to instance 'digitRecognizer_hdEe_ram_U' of component 'digitRecognizer_hdEe_ram' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:106]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_hdEe_ram' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_hdEe_ram' (7#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_hdEe' (8#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hdEe.vhd:92]
INFO: [Synth 8-3491] module 'digitRecognizer_feOg' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_feOg.vhd:11' bound to instance 'digitRecognizer_feOg_U0' of component 'digitRecognizer_feOg' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:524]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_feOg' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_feOg.vhd:29]
INFO: [Synth 8-3491] module 'digitRecognizer_ap_fadd_5_full_dsp_32' declared at 'c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fadd_5_full_dsp_32/synth/digitRecognizer_ap_fadd_5_full_dsp_32.vhd:59' bound to instance 'digitRecognizer_ap_fadd_5_full_dsp_32_u' of component 'digitRecognizer_ap_fadd_5_full_dsp_32' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_feOg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_ap_fadd_5_full_dsp_32' [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fadd_5_full_dsp_32/synth/digitRecognizer_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fadd_5_full_dsp_32/synth/digitRecognizer_ap_fadd_5_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_ap_fadd_5_full_dsp_32' (26#1) [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fadd_5_full_dsp_32/synth/digitRecognizer_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_feOg' (27#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_feOg.vhd:29]
INFO: [Synth 8-3491] module 'digitRecognizer_ffYi' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ffYi.vhd:11' bound to instance 'digitRecognizer_ffYi_U1' of component 'digitRecognizer_ffYi' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:539]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_ffYi' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ffYi.vhd:29]
INFO: [Synth 8-3491] module 'digitRecognizer_ap_fmul_2_max_dsp_32' declared at 'c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fmul_2_max_dsp_32/synth/digitRecognizer_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'digitRecognizer_ap_fmul_2_max_dsp_32_u' of component 'digitRecognizer_ap_fmul_2_max_dsp_32' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ffYi.vhd:56]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_ap_fmul_2_max_dsp_32' [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fmul_2_max_dsp_32/synth/digitRecognizer_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fmul_2_max_dsp_32/synth/digitRecognizer_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_ap_fmul_2_max_dsp_32' (35#1) [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fmul_2_max_dsp_32/synth/digitRecognizer_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_ffYi' (36#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ffYi.vhd:29]
INFO: [Synth 8-3491] module 'digitRecognizer_fg8j' declared at 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_fg8j.vhd:11' bound to instance 'digitRecognizer_fg8j_U2' of component 'digitRecognizer_fg8j' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:554]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_fg8j' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_fg8j.vhd:27]
INFO: [Synth 8-3491] module 'digitRecognizer_ap_fcmp_0_no_dsp_32' declared at 'c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/synth/digitRecognizer_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'digitRecognizer_ap_fcmp_0_no_dsp_32_u' of component 'digitRecognizer_ap_fcmp_0_no_dsp_32' [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_fg8j.vhd:69]
INFO: [Synth 8-638] synthesizing module 'digitRecognizer_ap_fcmp_0_no_dsp_32' [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/synth/digitRecognizer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/synth/digitRecognizer_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_ap_fcmp_0_no_dsp_32' (40#1) [c:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.srcs/sources_1/ip/digitRecognizer_ap_fcmp_0_no_dsp_32/synth/digitRecognizer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer_fg8j' (41#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_fg8j.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:1083]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:1084]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:499]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:507]
INFO: [Synth 8-256] done synthesizing module 'digitRecognizer' (42#1) [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:40]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 430.621 ; gain = 201.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 430.621 ; gain = 201.355
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.xdc]
Finished Parsing XDC File [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.xdc]
Parsing XDC File [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 630.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 630.480 ; gain = 401.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 630.480 ; gain = 401.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for digitRecognizer_ffYi_U1/digitRecognizer_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 630.480 ; gain = 401.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:25174]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:384]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'digitRecognizer_digrec_io_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:241]
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_567_reg' and it is trimmed from '10' to '9' bits. [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:833]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_407_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_377_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_383_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_529_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:666]
WARNING: [Synth 8-6014] Unused sequential element i_3_reg_601_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:655]
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:241]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'digitRecognizer_digrec_io_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:241]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 630.480 ; gain = 401.215
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_ffYi_U1/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_ffYi_U1/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_ffYi_U1/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_ffYi_U1/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'digitRecognizer_fg8j_U2/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_377_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_383_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_ibkb.vhd:25174]
WARNING: [Synth 8-6014] Unused sequential element hiddenToOutputWeight_U/digitRecognizer_hcud_rom_U/q0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_hcud.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_529_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:666]
WARNING: [Synth 8-6014] Unused sequential element i_3_reg_601_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer.vhd:655]
WARNING: [Synth 8-3917] design digitRecognizer has port s_axi_digrec_io_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design digitRecognizer has port s_axi_digrec_io_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design digitRecognizer has port s_axi_digrec_io_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design digitRecognizer has port s_axi_digrec_io_BRESP[0] driven by constant 0
INFO: [Synth 8-3971] The signal digitRecognizer_digrec_io_s_axi_U/int_inputData/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element digitRecognizer_digrec_io_s_axi_U/int_output_r/q0_reg was removed.  [C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/digitRecognizer_digrec_io_s_axi.vhd:609]
INFO: [Synth 8-3971] The signal digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_567_reg[0]' (FDE) to 'tmp_5_reg_567_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_567_reg[1]' (FDE) to 'tmp_5_reg_567_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_567_reg[2]' (FDE) to 'tmp_5_reg_567_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_5_reg_567_reg[3]' (FDE) to 'tmp_5_reg_567_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_5_reg_567_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\digitRecognizer_digrec_io_s_axi_U/rstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_4_0) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_2) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_4) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_6) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_8) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_10) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_12) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_14) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_16) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_18) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_20) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_22) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_24) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_26) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_28) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_30) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_32) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_34) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_36) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_38) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_40) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_42) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_44) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_46) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_48) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_50) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_52) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_54) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_56) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_58) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_60) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_62) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (i_4_64) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_505_reg[5]) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (tmp_5_reg_567_reg[4]) is unused and will be removed from module digitRecognizer.
WARNING: [Synth 8-3332] Sequential element (digitRecognizer_digrec_io_s_axi_U/rstate_reg[2]) is unused and will be removed from module digitRecognizer.
INFO: [Synth 8-3886] merging instance 'digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'digitRecognizer_feOg_U0/digitRecognizer_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:04:43 . Memory (MB): peak = 630.480 ; gain = 401.215
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:53 ; elapsed = 00:05:02 . Memory (MB): peak = 759.836 ; gain = 530.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:54 ; elapsed = 00:05:03 . Memory (MB): peak = 773.992 ; gain = 544.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance digitRecognizer_digrec_io_s_axi_U/int_inputData/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance digitRecognizer_digrec_io_s_axi_U/int_inputData/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hiddenToOutputWeight_U/digitRecognizer_hcud_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hiddenToOutputWeight_U/digitRecognizer_hcud_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:55 ; elapsed = 00:05:05 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:56 ; elapsed = 00:05:05 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:56 ; elapsed = 00:05:05 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:57 ; elapsed = 00:05:06 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:57 ; elapsed = 00:05:06 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:57 ; elapsed = 00:05:06 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:57 ; elapsed = 00:05:06 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    14|
|2     |DSP48E1     |     1|
|3     |DSP48E1_1   |     1|
|4     |DSP48E1_2   |     1|
|5     |DSP48E1_3   |     1|
|6     |DSP48E1_4   |     1|
|7     |LUT1        |    30|
|8     |LUT2        |    64|
|9     |LUT3        |   137|
|10    |LUT4        |   276|
|11    |LUT5        |   239|
|12    |LUT6        |   200|
|13    |MUXCY       |   116|
|14    |RAMB18E1    |     1|
|15    |RAMB18E1_1  |     1|
|16    |RAMB36E1    |     2|
|17    |RAMB36E1_1  |     1|
|18    |RAMB36E1_10 |     1|
|19    |RAMB36E1_11 |     1|
|20    |RAMB36E1_12 |     1|
|21    |RAMB36E1_13 |     1|
|22    |RAMB36E1_14 |     1|
|23    |RAMB36E1_15 |     1|
|24    |RAMB36E1_16 |     1|
|25    |RAMB36E1_17 |     1|
|26    |RAMB36E1_18 |     1|
|27    |RAMB36E1_19 |     1|
|28    |RAMB36E1_2  |     1|
|29    |RAMB36E1_20 |     1|
|30    |RAMB36E1_21 |     1|
|31    |RAMB36E1_22 |     1|
|32    |RAMB36E1_23 |     1|
|33    |RAMB36E1_24 |     1|
|34    |RAMB36E1_25 |     1|
|35    |RAMB36E1_26 |     1|
|36    |RAMB36E1_27 |     1|
|37    |RAMB36E1_28 |     1|
|38    |RAMB36E1_29 |     2|
|39    |RAMB36E1_3  |     1|
|40    |RAMB36E1_30 |     1|
|41    |RAMB36E1_31 |     1|
|42    |RAMB36E1_4  |     1|
|43    |RAMB36E1_5  |     1|
|44    |RAMB36E1_6  |     1|
|45    |RAMB36E1_7  |     1|
|46    |RAMB36E1_8  |     1|
|47    |RAMB36E1_9  |     1|
|48    |SRL16E      |     2|
|49    |XORCY       |    25|
|50    |FDE         |     3|
|51    |FDRE        |   879|
|52    |FDSE        |     5|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:57 ; elapsed = 00:05:06 . Memory (MB): peak = 787.141 ; gain = 557.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:26 ; elapsed = 00:04:54 . Memory (MB): peak = 787.141 ; gain = 358.016
Synthesis Optimization Complete : Time (s): cpu = 00:04:57 ; elapsed = 00:05:06 . Memory (MB): peak = 787.141 ; gain = 557.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDE => FDRE: 3 instances

191 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:00 ; elapsed = 00:05:12 . Memory (MB): peak = 787.141 ; gain = 560.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lukas/Desktop/embedded-rts/project/synthesize_nn/nn_hls/solution4/impl/vhdl/project.runs/synth_1/digitRecognizer.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 787.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 18 12:35:42 2018...
