

================================================================
== Vivado HLS Report for 'TopSimple'
================================================================
* Date:           Mon May 23 12:36:37 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       simpleSolution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outerloop  |    3|    3|         2|          1|          1|     3|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in1) nounwind, !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in2) nounwind, !map !13

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %out_r) nounwind, !map !17

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !21

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @TopSimple_str) nounwind

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %in1, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %in1, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_2 [1/1] 0.00ns
:8  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %in2, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %in2, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_3 [1/1] 0.00ns
:10  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %out_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %out_r, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 1.57ns
:12  br label %1


 <State 2>: 2.39ns
ST_2: index [1/1] 0.00ns
:0  %index = phi i2 [ 0, %0 ], [ %index_1, %2 ]

ST_2: exitcond [1/1] 1.36ns
:1  %exitcond = icmp eq i2 %index, -1

ST_2: index_1 [1/1] 0.80ns
:2  %index_1 = add i2 %index, 1

ST_2: stg_21 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i2 %index to i64

ST_2: in1_addr [1/1] 0.00ns
:5  %in1_addr = getelementptr [3 x i32]* %in1, i64 0, i64 %tmp

ST_2: in1_load [2/2] 2.39ns
:6  %in1_load = load i32* %in1_addr, align 4

ST_2: in2_addr [1/1] 0.00ns
:7  %in2_addr = getelementptr [3 x i32]* %in2, i64 0, i64 %tmp

ST_2: in2_load [2/2] 2.39ns
:8  %in2_load = load i32* %in2_addr, align 4


 <State 3>: 7.22ns
ST_3: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: stg_28 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind

ST_3: stg_30 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: in1_load [1/2] 2.39ns
:6  %in1_load = load i32* %in1_addr, align 4

ST_3: in2_load [1/2] 2.39ns
:8  %in2_load = load i32* %in2_addr, align 4

ST_3: tmp_1 [1/1] 2.44ns
:9  %tmp_1 = add nsw i32 %in1_load, %in2_load

ST_3: out_addr [1/1] 0.00ns
:10  %out_addr = getelementptr [3 x i32]* %out_r, i64 0, i64 %tmp

ST_3: stg_35 [1/1] 2.39ns
:11  store i32 %tmp_1, i32* %out_addr, align 4

ST_3: empty_5 [1/1] 0.00ns
:12  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_3: stg_37 [1/1] 0.00ns
:13  br label %1


 <State 4>: 0.00ns
ST_4: stg_38 [1/1] 0.00ns
:0  ret i32 1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x6c7abb59a0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x6c7abb69f0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x6c7abb5640; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5    (specbitsmap      ) [ 00000]
stg_6    (specbitsmap      ) [ 00000]
stg_7    (specbitsmap      ) [ 00000]
stg_8    (specbitsmap      ) [ 00000]
stg_9    (spectopmodule    ) [ 00000]
stg_10   (specinterface    ) [ 00000]
empty    (specmemcore      ) [ 00000]
stg_12   (specinterface    ) [ 00000]
empty_2  (specmemcore      ) [ 00000]
stg_14   (specinterface    ) [ 00000]
empty_3  (specmemcore      ) [ 00000]
stg_16   (specinterface    ) [ 00000]
stg_17   (br               ) [ 01110]
index    (phi              ) [ 00100]
exitcond (icmp             ) [ 00110]
index_1  (add              ) [ 01110]
stg_21   (br               ) [ 00000]
tmp      (zext             ) [ 00110]
in1_addr (getelementptr    ) [ 00110]
in2_addr (getelementptr    ) [ 00110]
empty_4  (speclooptripcount) [ 00000]
stg_28   (specloopname     ) [ 00000]
tmp_2    (specregionbegin  ) [ 00000]
stg_30   (specpipeline     ) [ 00000]
in1_load (load             ) [ 00000]
in2_load (load             ) [ 00000]
tmp_1    (add              ) [ 00000]
out_addr (getelementptr    ) [ 00000]
stg_35   (store            ) [ 00000]
empty_5  (specregionend    ) [ 00000]
stg_37   (br               ) [ 01110]
stg_38   (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TopSimple_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="in1_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="2" slack="0"/>
<pin id="56" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="2" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_load/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in2_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="2" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_load/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="out_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="2" slack="1"/>
<pin id="80" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="stg_35_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_35/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="index_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="1"/>
<pin id="90" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="index_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="exitcond_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="index_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="exitcond_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="128" class="1005" name="index_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="138" class="1005" name="in1_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="in2_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="92" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="92" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="92" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="121"><net_src comp="59" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="71" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="127"><net_src comp="99" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="105" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="136"><net_src comp="111" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="141"><net_src comp="52" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="146"><net_src comp="64" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond : 1
		index_1 : 1
		stg_21 : 2
		tmp : 1
		in1_addr : 2
		in1_load : 3
		in2_addr : 2
		in2_load : 3
	State 3
		tmp_1 : 1
		stg_35 : 2
		empty_5 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   | index_1_fu_105 |    0    |    2    |
|          |  tmp_1_fu_117  |    0    |    32   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_99 |    0    |    1    |
|----------|----------------|---------|---------|
|   zext   |   tmp_fu_111   |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    35   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|exitcond_reg_124|    1   |
|in1_addr_reg_138|    2   |
|in2_addr_reg_143|    2   |
| index_1_reg_128|    2   |
|  index_reg_88  |    2   |
|   tmp_reg_133  |   64   |
+----------------+--------+
|      Total     |   73   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   2  |    4   ||    2    |
| grp_access_fu_71 |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  3.142  ||    4    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   35   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    4   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   73   |   39   |
+-----------+--------+--------+--------+
