#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000177c514b890 .scope module, "tb_instmem" "tb_instmem" 2 5;
 .timescale -9 -9;
v00000177c51e6040_0 .var "enable", 0 0;
v00000177c51e60e0_0 .net "instruction", 15 0, v00000177c5187a30_0;  1 drivers
v00000177c51e6180_0 .var "pc", 5 0;
v00000177c51e6220_0 .var "reset", 0 0;
S_00000177c51878a0 .scope module, "uut" "instmem" 2 11, 3 2 0, S_00000177c514b890;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "instruction";
    .port_info 1 /INPUT 6 "pc";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
v00000177c5146920_0 .net "enable", 0 0, v00000177c51e6040_0;  1 drivers
v00000177c5146530 .array "instrmem", 63 0, 15 0;
v00000177c5187a30_0 .var "instruction", 15 0;
v00000177c5194540_0 .net "pc", 5 0, v00000177c51e6180_0;  1 drivers
v00000177c51945e0_0 .net "reset", 0 0, v00000177c51e6220_0;  1 drivers
v00000177c5146530_0 .array/port v00000177c5146530, 0;
E_00000177c5148a60/0 .event anyedge, v00000177c51945e0_0, v00000177c5146920_0, v00000177c5194540_0, v00000177c5146530_0;
v00000177c5146530_1 .array/port v00000177c5146530, 1;
v00000177c5146530_2 .array/port v00000177c5146530, 2;
v00000177c5146530_3 .array/port v00000177c5146530, 3;
v00000177c5146530_4 .array/port v00000177c5146530, 4;
E_00000177c5148a60/1 .event anyedge, v00000177c5146530_1, v00000177c5146530_2, v00000177c5146530_3, v00000177c5146530_4;
v00000177c5146530_5 .array/port v00000177c5146530, 5;
v00000177c5146530_6 .array/port v00000177c5146530, 6;
v00000177c5146530_7 .array/port v00000177c5146530, 7;
v00000177c5146530_8 .array/port v00000177c5146530, 8;
E_00000177c5148a60/2 .event anyedge, v00000177c5146530_5, v00000177c5146530_6, v00000177c5146530_7, v00000177c5146530_8;
v00000177c5146530_9 .array/port v00000177c5146530, 9;
v00000177c5146530_10 .array/port v00000177c5146530, 10;
v00000177c5146530_11 .array/port v00000177c5146530, 11;
v00000177c5146530_12 .array/port v00000177c5146530, 12;
E_00000177c5148a60/3 .event anyedge, v00000177c5146530_9, v00000177c5146530_10, v00000177c5146530_11, v00000177c5146530_12;
v00000177c5146530_13 .array/port v00000177c5146530, 13;
v00000177c5146530_14 .array/port v00000177c5146530, 14;
v00000177c5146530_15 .array/port v00000177c5146530, 15;
v00000177c5146530_16 .array/port v00000177c5146530, 16;
E_00000177c5148a60/4 .event anyedge, v00000177c5146530_13, v00000177c5146530_14, v00000177c5146530_15, v00000177c5146530_16;
v00000177c5146530_17 .array/port v00000177c5146530, 17;
v00000177c5146530_18 .array/port v00000177c5146530, 18;
v00000177c5146530_19 .array/port v00000177c5146530, 19;
v00000177c5146530_20 .array/port v00000177c5146530, 20;
E_00000177c5148a60/5 .event anyedge, v00000177c5146530_17, v00000177c5146530_18, v00000177c5146530_19, v00000177c5146530_20;
v00000177c5146530_21 .array/port v00000177c5146530, 21;
v00000177c5146530_22 .array/port v00000177c5146530, 22;
v00000177c5146530_23 .array/port v00000177c5146530, 23;
v00000177c5146530_24 .array/port v00000177c5146530, 24;
E_00000177c5148a60/6 .event anyedge, v00000177c5146530_21, v00000177c5146530_22, v00000177c5146530_23, v00000177c5146530_24;
v00000177c5146530_25 .array/port v00000177c5146530, 25;
v00000177c5146530_26 .array/port v00000177c5146530, 26;
v00000177c5146530_27 .array/port v00000177c5146530, 27;
v00000177c5146530_28 .array/port v00000177c5146530, 28;
E_00000177c5148a60/7 .event anyedge, v00000177c5146530_25, v00000177c5146530_26, v00000177c5146530_27, v00000177c5146530_28;
v00000177c5146530_29 .array/port v00000177c5146530, 29;
v00000177c5146530_30 .array/port v00000177c5146530, 30;
v00000177c5146530_31 .array/port v00000177c5146530, 31;
v00000177c5146530_32 .array/port v00000177c5146530, 32;
E_00000177c5148a60/8 .event anyedge, v00000177c5146530_29, v00000177c5146530_30, v00000177c5146530_31, v00000177c5146530_32;
v00000177c5146530_33 .array/port v00000177c5146530, 33;
v00000177c5146530_34 .array/port v00000177c5146530, 34;
v00000177c5146530_35 .array/port v00000177c5146530, 35;
v00000177c5146530_36 .array/port v00000177c5146530, 36;
E_00000177c5148a60/9 .event anyedge, v00000177c5146530_33, v00000177c5146530_34, v00000177c5146530_35, v00000177c5146530_36;
v00000177c5146530_37 .array/port v00000177c5146530, 37;
v00000177c5146530_38 .array/port v00000177c5146530, 38;
v00000177c5146530_39 .array/port v00000177c5146530, 39;
v00000177c5146530_40 .array/port v00000177c5146530, 40;
E_00000177c5148a60/10 .event anyedge, v00000177c5146530_37, v00000177c5146530_38, v00000177c5146530_39, v00000177c5146530_40;
v00000177c5146530_41 .array/port v00000177c5146530, 41;
v00000177c5146530_42 .array/port v00000177c5146530, 42;
v00000177c5146530_43 .array/port v00000177c5146530, 43;
v00000177c5146530_44 .array/port v00000177c5146530, 44;
E_00000177c5148a60/11 .event anyedge, v00000177c5146530_41, v00000177c5146530_42, v00000177c5146530_43, v00000177c5146530_44;
v00000177c5146530_45 .array/port v00000177c5146530, 45;
v00000177c5146530_46 .array/port v00000177c5146530, 46;
v00000177c5146530_47 .array/port v00000177c5146530, 47;
v00000177c5146530_48 .array/port v00000177c5146530, 48;
E_00000177c5148a60/12 .event anyedge, v00000177c5146530_45, v00000177c5146530_46, v00000177c5146530_47, v00000177c5146530_48;
v00000177c5146530_49 .array/port v00000177c5146530, 49;
v00000177c5146530_50 .array/port v00000177c5146530, 50;
v00000177c5146530_51 .array/port v00000177c5146530, 51;
v00000177c5146530_52 .array/port v00000177c5146530, 52;
E_00000177c5148a60/13 .event anyedge, v00000177c5146530_49, v00000177c5146530_50, v00000177c5146530_51, v00000177c5146530_52;
v00000177c5146530_53 .array/port v00000177c5146530, 53;
v00000177c5146530_54 .array/port v00000177c5146530, 54;
v00000177c5146530_55 .array/port v00000177c5146530, 55;
v00000177c5146530_56 .array/port v00000177c5146530, 56;
E_00000177c5148a60/14 .event anyedge, v00000177c5146530_53, v00000177c5146530_54, v00000177c5146530_55, v00000177c5146530_56;
v00000177c5146530_57 .array/port v00000177c5146530, 57;
v00000177c5146530_58 .array/port v00000177c5146530, 58;
v00000177c5146530_59 .array/port v00000177c5146530, 59;
v00000177c5146530_60 .array/port v00000177c5146530, 60;
E_00000177c5148a60/15 .event anyedge, v00000177c5146530_57, v00000177c5146530_58, v00000177c5146530_59, v00000177c5146530_60;
v00000177c5146530_61 .array/port v00000177c5146530, 61;
v00000177c5146530_62 .array/port v00000177c5146530, 62;
v00000177c5146530_63 .array/port v00000177c5146530, 63;
E_00000177c5148a60/16 .event anyedge, v00000177c5146530_61, v00000177c5146530_62, v00000177c5146530_63;
E_00000177c5148a60 .event/or E_00000177c5148a60/0, E_00000177c5148a60/1, E_00000177c5148a60/2, E_00000177c5148a60/3, E_00000177c5148a60/4, E_00000177c5148a60/5, E_00000177c5148a60/6, E_00000177c5148a60/7, E_00000177c5148a60/8, E_00000177c5148a60/9, E_00000177c5148a60/10, E_00000177c5148a60/11, E_00000177c5148a60/12, E_00000177c5148a60/13, E_00000177c5148a60/14, E_00000177c5148a60/15, E_00000177c5148a60/16;
    .scope S_00000177c51878a0;
T_0 ;
    %wait E_00000177c5148a60;
    %load/vec4 v00000177c51945e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000177c5187a30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000177c5146920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000177c5194540_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000177c5146530, 4;
    %assign/vec4 v00000177c5187a30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000177c51878a0;
T_1 ;
    %vpi_call 3 19 "$readmemb", "instruct.txt", v00000177c5146530 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000177c514b890;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000177c51e6180_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000177c51e6220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000177c51e6040_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000177c51e6220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000177c51e6040_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000177c51e6180_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Instruction at PC %b: %b", v00000177c51e6180_0, v00000177c51e60e0_0 {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000177c51e6180_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 35 "$display", "Instruction at PC %b: %b", v00000177c51e6180_0, v00000177c51e60e0_0 {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000177c51e6180_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "Instruction at PC %b: %b", v00000177c51e6180_0, v00000177c51e60e0_0 {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000177c51e6180_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "Instruction at PC %b: %b", v00000177c51e6180_0, v00000177c51e60e0_0 {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000177c514b890;
T_3 ;
    %vpi_call 2 52 "$readmemb", "instruct.txt", v00000177c5146530 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "instmem_tb.v";
    "./instmem.v";
