// Seed: 2375023486
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    output supply1 id_5,
    input tri1 id_6
);
  wire id_8;
  ;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_2 = 32'd75,
    parameter id_4 = 32'd7
) (
    input wand _id_0,
    output uwire id_1,
    input tri1 _id_2,
    output wand id_3,
    input uwire _id_4,
    inout tri id_5,
    input tri1 id_6,
    output wand id_7,
    input supply1 id_8
    , id_11,
    output tri0 id_9
);
  tri1 [id_0 : 1  ==  id_4] id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_8,
      id_6,
      id_3,
      id_6
  );
  assign modCall_1.id_6 = 0;
  logic ["" : id_2] id_13;
  initial begin : LABEL_0
    id_13 <= id_11;
    $clog2(86);
    ;
  end
endmodule
