/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
//+++MQ
#include <linux/shenonmxc.h>
//+++MQ

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002D
DATA 4, MX6_MMDC_P0_MDCFG0, 0x40435323
DATA 4, MX6_MMDC_P0_MDCFG1, 0xB66E8D63
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026D2
DATA 4, MX6_MMDC_P0_MDOR, 0x00431023
DATA 4, MX6_MMDC_P0_MDOTC, 0x00333030
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D
DATA 4, MX6_MMDC_P0_MDASP, 0x00000027
DATA 4, MX6_MMDC_P0_MDCTL, 0x831A0000
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008032
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031
DATA 4, MX6_MMDC_P0_MDSCR, 0x13208030
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227
//MQ
//+++wwj begin
#ifdef CONFIG_F210_DDR_201501
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x424c024c
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x0228023c
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x422c0230
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x02280230
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x4c464a4a
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x4a484e46
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x322c2e34
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x36383830
#elif defined CONFIG_RRI_DDR_FP_201502
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x421A0217
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x0207017F
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x41780208
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x016F0175
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x4B4B4E4B
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x494D4C4B
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3332
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x31363732
#elif defined CONFIG_RRI_DDR_FP_201505
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x4248024C
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x021C0230
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x4238023C
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x021C0224
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x48484E4C
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x48484A48
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x2C342E32
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x32342E2C
#elif defined CONFIG_F181_DDR_201502
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x423C023C
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x021C0228
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x42300238
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x02200228
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x46444648
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x46464846
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x2E342C32
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x3432322A
#elif defined CONFIG_F01_DDR_201505
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x42180218
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x02030203
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x41670173
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x0167016f
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x484b4d49
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x4a4b4d47
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3f3f3137
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x33373930
#elif defined CONFIG_F180_DDR_0415
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x42230223
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x02050205
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x41750202
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x01780178
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x44454B47
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x48484A47
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3F3F36
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x333C3731
#else
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x420F020F
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x01760175
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x41640171
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x015E0160
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x45464B4A
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x49484A46
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x40402E32
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x3A3A3231
#endif
//+++wwj end
//
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x003A003A
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0030002F
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x002F0038
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x00270039
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
