 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_160b_w16
Version: K-2015.06-SP2
Date   : Fri Mar  7 17:12:49 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: add_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[153] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_0_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_0_/Q (EDFQD1)                           0.042     0.115      0.115 r
  add_q[0] (net)                 3        0.004               0.000      0.115 r
  U2158/ZN (INVD1)                                  0.032     0.031      0.147 f
  n1710 (net)                    2        0.005               0.000      0.147 f
  U2249/ZN (ND2D2)                                  0.045     0.036      0.183 r
  n1714 (net)                    4        0.008               0.000      0.183 r
  U2019/ZN (NR2D2)                                  0.047     0.041      0.224 f
  n3197 (net)                   17        0.015               0.000      0.224 f
  U1830/Z (BUFFD4)                                  0.054     0.069      0.293 f
  n2820 (net)                   40        0.034               0.000      0.293 f
  U2155/Z (CKBD1)                                   0.128     0.107      0.400 f
  n3221 (net)                   23        0.018               0.000      0.400 f
  U3557/ZN (AOI22D0)                                0.085     0.096      0.496 r
  n3169 (net)                    1        0.001               0.000      0.496 r
  U1930/Z (AN4D0)                                   0.075     0.136      0.632 r
  n3170 (net)                    1        0.002               0.000      0.632 r
  U1823/ZN (ND2D2)                                  0.253     0.167      0.799 f
  Q[153] (net)                   1        0.050               0.000      0.799 f
  Q[153] (out)                                      0.253     0.000      0.799 f
  data arrival time                                                      0.799

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.799
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[126] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3427/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n3033 (net)                    1        0.001               0.000      0.590 f
  U1950/Z (AN4D0)                                   0.037     0.082      0.671 f
  n3039 (net)                    1        0.002               0.000      0.671 f
  U3435/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[126] (net)                   1        0.050               0.000      0.798 r
  Q[126] (out)                                      0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[125] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3419/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n3023 (net)                    1        0.001               0.000      0.590 f
  U1951/Z (AN4D0)                                   0.037     0.082      0.671 f
  n3029 (net)                    1        0.002               0.000      0.671 f
  U3426/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[125] (net)                   1        0.050               0.000      0.798 r
  Q[125] (out)                                      0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[119] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3359/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2963 (net)                    1        0.001               0.000      0.590 f
  U1952/Z (AN4D0)                                   0.037     0.082      0.671 f
  n2969 (net)                    1        0.002               0.000      0.671 f
  U3368/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[119] (net)                   1        0.050               0.000      0.798 r
  Q[119] (out)                                      0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[117] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3342/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2943 (net)                    1        0.001               0.000      0.590 f
  U1947/Z (AN4D0)                                   0.037     0.082      0.671 f
  n2949 (net)                    1        0.002               0.000      0.671 f
  U3348/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[117] (net)                   1        0.050               0.000      0.798 r
  Q[117] (out)                                      0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[43] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U2178/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2647 (net)                    1        0.001               0.000      0.590 f
  U1957/Z (AN4D0)                                   0.037     0.082      0.671 f
  n2653 (net)                    1        0.002               0.000      0.671 f
  U3103/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[43] (net)                    1        0.050               0.000      0.798 r
  Q[43] (out)                                       0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[41] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3104/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2657 (net)                    1        0.001               0.000      0.590 f
  U1954/Z (AN4D0)                                   0.037     0.082      0.671 f
  n2663 (net)                    1        0.002               0.000      0.671 f
  U3113/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[41] (net)                    1        0.050               0.000      0.798 r
  Q[41] (out)                                       0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3223/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2798 (net)                    1        0.001               0.000      0.590 f
  U1927/Z (AN4D0)                                   0.037     0.082      0.671 f
  n2804 (net)                    1        0.002               0.000      0.671 f
  U3228/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[38] (net)                    1        0.050               0.000      0.798 r
  Q[38] (out)                                       0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3002/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2535 (net)                    1        0.001               0.000      0.590 f
  U2102/Z (AN4D0)                                   0.037     0.082      0.671 f
  n2541 (net)                    1        0.002               0.000      0.671 f
  U1821/ZN (ND2D2)                                  0.220     0.127      0.798 r
  Q[16] (net)                    1        0.050               0.000      0.798 r
  Q[16] (out)                                       0.220     0.000      0.798 r
  data arrival time                                                      0.798

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.798
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: add_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[129] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_0_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_0_/Q (EDFQD1)                           0.042     0.115      0.115 r
  add_q[0] (net)                 3        0.004               0.000      0.115 r
  U2158/ZN (INVD1)                                  0.032     0.031      0.147 f
  n1710 (net)                    2        0.005               0.000      0.147 f
  U2249/ZN (ND2D2)                                  0.045     0.036      0.183 r
  n1714 (net)                    4        0.008               0.000      0.183 r
  U2019/ZN (NR2D2)                                  0.047     0.041      0.224 f
  n3197 (net)                   17        0.015               0.000      0.224 f
  U1830/Z (BUFFD4)                                  0.054     0.069      0.293 f
  n2820 (net)                   40        0.034               0.000      0.293 f
  U1828/Z (CKBD2)                                   0.116     0.107      0.400 f
  n1642 (net)                   41        0.033               0.000      0.400 f
  U3461/ZN (AOI22D0)                                0.085     0.094      0.494 r
  n3068 (net)                    1        0.001               0.000      0.494 r
  U1934/Z (AN4D0)                                   0.075     0.136      0.630 r
  n3069 (net)                    1        0.002               0.000      0.630 r
  U3464/ZN (ND2D2)                                  0.253     0.167      0.797 f
  Q[129] (net)                   1        0.050               0.000      0.797 f
  Q[129] (out)                                      0.253     0.000      0.797 f
  data arrival time                                                      0.797

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.797
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: add_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[159] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_0_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_0_/Q (EDFQD1)                           0.042     0.115      0.115 r
  add_q[0] (net)                 3        0.004               0.000      0.115 r
  U2158/ZN (INVD1)                                  0.032     0.031      0.147 f
  n1710 (net)                    2        0.005               0.000      0.147 f
  U2249/ZN (ND2D2)                                  0.045     0.036      0.183 r
  n1714 (net)                    4        0.008               0.000      0.183 r
  U2019/ZN (NR2D2)                                  0.047     0.041      0.224 f
  n3197 (net)                   17        0.015               0.000      0.224 f
  U1830/Z (BUFFD4)                                  0.054     0.069      0.293 f
  n2820 (net)                   40        0.034               0.000      0.293 f
  U1828/Z (CKBD2)                                   0.116     0.107      0.400 f
  n1642 (net)                   41        0.033               0.000      0.400 f
  U2251/ZN (AOI22D0)                                0.085     0.094      0.494 r
  n1722 (net)                    1        0.001               0.000      0.494 r
  U1928/Z (AN4D0)                                   0.075     0.136      0.630 r
  n1723 (net)                    1        0.002               0.000      0.630 r
  U2258/ZN (ND2D2)                                  0.253     0.167      0.797 f
  Q[159] (net)                   1        0.050               0.000      0.797 f
  Q[159] (out)                                      0.253     0.000      0.797 f
  data arrival time                                                      0.797

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.797
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[156] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U3582/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n3193 (net)                    1        0.001               0.000      0.528 r
  U3583/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n3203 (net)                    1        0.002               0.000      0.639 r
  U3588/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[156] (net)                   1        0.050               0.000      0.796 f
  Q[156] (out)                                      0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[90] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2840/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2348 (net)                    1        0.001               0.000      0.528 r
  U2841/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2358 (net)                    1        0.002               0.000      0.639 r
  U2846/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[90] (net)                    1        0.050               0.000      0.796 f
  Q[90] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[89] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2614/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2094 (net)                    1        0.001               0.000      0.528 r
  U2615/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2103 (net)                    1        0.002               0.000      0.639 r
  U2620/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[89] (net)                    1        0.050               0.000      0.796 f
  Q[89] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[88] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2767/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2268 (net)                    1        0.001               0.000      0.528 r
  U2768/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2277 (net)                    1        0.002               0.000      0.639 r
  U2773/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[88] (net)                    1        0.050               0.000      0.796 f
  Q[88] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[87] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2639/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2124 (net)                    1        0.001               0.000      0.528 r
  U2640/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2133 (net)                    1        0.002               0.000      0.639 r
  U2645/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[87] (net)                    1        0.050               0.000      0.796 f
  Q[87] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[86] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2739/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2234 (net)                    1        0.001               0.000      0.528 r
  U2740/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2243 (net)                    1        0.002               0.000      0.639 r
  U2745/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[86] (net)                    1        0.050               0.000      0.796 f
  Q[86] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[85] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2631/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2114 (net)                    1        0.001               0.000      0.528 r
  U2632/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2123 (net)                    1        0.002               0.000      0.639 r
  U2636/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[85] (net)                    1        0.050               0.000      0.796 f
  Q[85] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[84] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2623/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2104 (net)                    1        0.001               0.000      0.528 r
  U2624/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2113 (net)                    1        0.002               0.000      0.639 r
  U2628/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[84] (net)                    1        0.050               0.000      0.796 f
  Q[84] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[83] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2648/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2134 (net)                    1        0.001               0.000      0.528 r
  U2649/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2143 (net)                    1        0.002               0.000      0.639 r
  U2653/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[83] (net)                    1        0.050               0.000      0.796 f
  Q[83] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[82] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2759/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2258 (net)                    1        0.001               0.000      0.528 r
  U2760/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2267 (net)                    1        0.002               0.000      0.639 r
  U2765/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[82] (net)                    1        0.050               0.000      0.796 f
  Q[82] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[81] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2606/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2084 (net)                    1        0.001               0.000      0.528 r
  U2607/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2093 (net)                    1        0.002               0.000      0.639 r
  U2611/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[81] (net)                    1        0.050               0.000      0.796 f
  Q[81] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[80] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2730/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2224 (net)                    1        0.001               0.000      0.528 r
  U2731/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2233 (net)                    1        0.002               0.000      0.639 r
  U2736/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[80] (net)                    1        0.050               0.000      0.796 f
  Q[80] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[79] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2196/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2144 (net)                    1        0.001               0.000      0.528 r
  U2656/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2153 (net)                    1        0.002               0.000      0.639 r
  U2661/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[79] (net)                    1        0.050               0.000      0.796 f
  Q[79] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[78] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U2243/ZN (ND2D1)                                  0.062     0.045      0.184 r
  n1717 (net)                    4        0.006               0.000      0.184 r
  U2247/ZN (NR2D1)                                  0.040     0.040      0.224 f
  n3308 (net)                    5        0.006               0.000      0.224 f
  U1900/Z (BUFFD6)                                  0.113     0.108      0.332 f
  n1688 (net)                  143        0.117               0.000      0.332 f
  U2605/Z (BUFFD1)                                  0.074     0.105      0.437 f
  n2450 (net)                   14        0.011               0.000      0.437 f
  U2926/ZN (AOI22D0)                                0.101     0.091      0.528 r
  n2451 (net)                    1        0.001               0.000      0.528 r
  U2927/Z (AN4XD1)                                  0.044     0.111      0.639 r
  n2460 (net)                    1        0.002               0.000      0.639 r
  U2933/ZN (ND2D2)                                  0.253     0.157      0.796 f
  Q[78] (net)                    1        0.050               0.000      0.796 f
  Q[78] (out)                                       0.253     0.000      0.796 f
  data arrival time                                                      0.796

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.796
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: add_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[69] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_0_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_0_/Q (EDFQD1)                           0.042     0.115      0.115 r
  add_q[0] (net)                 3        0.004               0.000      0.115 r
  U2158/ZN (INVD1)                                  0.032     0.031      0.147 f
  n1710 (net)                    2        0.005               0.000      0.147 f
  U2249/ZN (ND2D2)                                  0.045     0.036      0.183 r
  n1714 (net)                    4        0.008               0.000      0.183 r
  U2019/ZN (NR2D2)                                  0.047     0.041      0.224 f
  n3197 (net)                   17        0.015               0.000      0.224 f
  U1830/Z (BUFFD4)                                  0.054     0.069      0.293 f
  n2820 (net)                   40        0.034               0.000      0.293 f
  U2154/Z (CKBD1)                                   0.123     0.104      0.397 f
  n2352 (net)                   22        0.018               0.000      0.397 f
  U2070/ZN (AOI22D0)                                0.085     0.095      0.492 r
  n2221 (net)                    1        0.001               0.000      0.492 r
  U1942/Z (AN4D0)                                   0.075     0.136      0.628 r
  n2222 (net)                    1        0.002               0.000      0.628 r
  U1863/ZN (ND2D2)                                  0.253     0.167      0.795 f
  Q[69] (net)                    1        0.050               0.000      0.795 f
  Q[69] (out)                                       0.253     0.000      0.795 f
  data arrival time                                                      0.795

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.795
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[62] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2781/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2282 (net)                    1        0.001               0.000      0.594 f
  U2782/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2286 (net)                    1        0.002               0.000      0.669 f
  U2783/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[62] (net)                    1        0.050               0.000      0.794 r
  Q[62] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[53] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2836/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2342 (net)                    1        0.001               0.000      0.594 f
  U2837/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2346 (net)                    1        0.002               0.000      0.669 f
  U2838/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[53] (net)                    1        0.050               0.000      0.794 r
  Q[53] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[51] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3046/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2588 (net)                    1        0.001               0.000      0.594 f
  U3047/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2592 (net)                    1        0.002               0.000      0.669 f
  U3048/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[51] (net)                    1        0.050               0.000      0.794 r
  Q[51] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[50] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2754/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2252 (net)                    1        0.001               0.000      0.594 f
  U2755/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2256 (net)                    1        0.002               0.000      0.669 f
  U2756/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[50] (net)                    1        0.050               0.000      0.794 r
  Q[50] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[49] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3067/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2608 (net)                    1        0.001               0.000      0.594 f
  U3068/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2612 (net)                    1        0.002               0.000      0.669 f
  U3069/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[49] (net)                    1        0.050               0.000      0.794 r
  Q[49] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[48] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2801/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2302 (net)                    1        0.001               0.000      0.594 f
  U2802/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2306 (net)                    1        0.002               0.000      0.669 f
  U2803/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[48] (net)                    1        0.050               0.000      0.794 r
  Q[48] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[47] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3121/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2668 (net)                    1        0.001               0.000      0.594 f
  U3122/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2672 (net)                    1        0.002               0.000      0.669 f
  U3123/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[47] (net)                    1        0.050               0.000      0.794 r
  Q[47] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[46] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2893/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2414 (net)                    1        0.001               0.000      0.594 f
  U2894/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2418 (net)                    1        0.002               0.000      0.669 f
  U2895/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[46] (net)                    1        0.050               0.000      0.794 r
  Q[46] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[45] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3130/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2678 (net)                    1        0.001               0.000      0.594 f
  U3131/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2682 (net)                    1        0.002               0.000      0.669 f
  U3132/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[45] (net)                    1        0.050               0.000      0.794 r
  Q[45] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[44] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2912/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2434 (net)                    1        0.001               0.000      0.594 f
  U2913/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2438 (net)                    1        0.002               0.000      0.669 f
  U2914/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[44] (net)                    1        0.050               0.000      0.794 r
  Q[44] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[42] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3057/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2598 (net)                    1        0.001               0.000      0.594 f
  U3058/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2602 (net)                    1        0.002               0.000      0.669 f
  U3059/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[42] (net)                    1        0.050               0.000      0.794 r
  Q[42] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[40] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2951/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2476 (net)                    1        0.001               0.000      0.594 f
  U2952/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2480 (net)                    1        0.002               0.000      0.669 f
  U2953/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[40] (net)                    1        0.050               0.000      0.794 r
  Q[40] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[39] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2962/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2486 (net)                    1        0.001               0.000      0.594 f
  U2963/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2490 (net)                    1        0.002               0.000      0.669 f
  U2964/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[39] (net)                    1        0.050               0.000      0.794 r
  Q[39] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2972/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2496 (net)                    1        0.001               0.000      0.594 f
  U2973/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2500 (net)                    1        0.002               0.000      0.669 f
  U2974/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[20] (net)                    1        0.050               0.000      0.794 r
  Q[20] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2990/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2516 (net)                    1        0.001               0.000      0.594 f
  U2991/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2520 (net)                    1        0.002               0.000      0.669 f
  U2992/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[18] (net)                    1        0.050               0.000      0.794 r
  Q[18] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U2999/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2526 (net)                    1        0.001               0.000      0.594 f
  U3000/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2530 (net)                    1        0.002               0.000      0.669 f
  U3001/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[17] (net)                    1        0.050               0.000      0.794 r
  Q[17] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3713/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3346 (net)                    1        0.001               0.000      0.594 f
  U3714/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3350 (net)                    1        0.002               0.000      0.669 f
  U3715/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[12] (net)                    1        0.050               0.000      0.794 r
  Q[12] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3704/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3333 (net)                    1        0.001               0.000      0.594 f
  U3705/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3337 (net)                    1        0.002               0.000      0.669 f
  U3706/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[11] (net)                    1        0.050               0.000      0.794 r
  Q[11] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3615/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3232 (net)                    1        0.001               0.000      0.594 f
  U3616/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3236 (net)                    1        0.002               0.000      0.669 f
  U3617/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[10] (net)                    1        0.050               0.000      0.794 r
  Q[10] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3625/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3242 (net)                    1        0.001               0.000      0.594 f
  U3626/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3246 (net)                    1        0.002               0.000      0.669 f
  U3627/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[9] (net)                     1        0.050               0.000      0.794 r
  Q[9] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3633/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3252 (net)                    1        0.001               0.000      0.594 f
  U3634/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3256 (net)                    1        0.002               0.000      0.669 f
  U3635/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[8] (net)                     1        0.050               0.000      0.794 r
  Q[8] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3642/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3262 (net)                    1        0.001               0.000      0.594 f
  U3643/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3266 (net)                    1        0.002               0.000      0.669 f
  U3644/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[7] (net)                     1        0.050               0.000      0.794 r
  Q[7] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3652/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3272 (net)                    1        0.001               0.000      0.594 f
  U3653/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3276 (net)                    1        0.002               0.000      0.669 f
  U3654/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[6] (net)                     1        0.050               0.000      0.794 r
  Q[6] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3661/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3282 (net)                    1        0.001               0.000      0.594 f
  U3662/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3286 (net)                    1        0.002               0.000      0.669 f
  U3663/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[5] (net)                     1        0.050               0.000      0.794 r
  Q[5] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3669/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3292 (net)                    1        0.001               0.000      0.594 f
  U3670/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3296 (net)                    1        0.002               0.000      0.669 f
  U3671/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[4] (net)                     1        0.050               0.000      0.794 r
  Q[4] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3678/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3302 (net)                    1        0.001               0.000      0.594 f
  U3679/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3306 (net)                    1        0.002               0.000      0.669 f
  U3680/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[3] (net)                     1        0.050               0.000      0.794 r
  Q[3] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3686/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3313 (net)                    1        0.001               0.000      0.594 f
  U3687/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3317 (net)                    1        0.002               0.000      0.669 f
  U3688/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[2] (net)                     1        0.050               0.000      0.794 r
  Q[2] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3695/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n3323 (net)                    1        0.001               0.000      0.594 f
  U3696/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n3327 (net)                    1        0.002               0.000      0.669 f
  U3697/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[1] (net)                     1        0.050               0.000      0.794 r
  Q[1] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_3_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_3_/Q (EDFQD1)                           0.037     0.140      0.140 f
  add_q[3] (net)                 3        0.004               0.000      0.140 f
  U2020/ZN (INVD1)                                  0.036     0.031      0.171 r
  n1711 (net)                    2        0.003               0.000      0.171 r
  U1978/ZN (ND2D1)                                  0.054     0.045      0.217 f
  n1716 (net)                    4        0.004               0.000      0.217 f
  U2150/ZN (NR2D0)                                  0.102     0.077      0.294 r
  n1718 (net)                    2        0.002               0.000      0.294 r
  U1965/Z (BUFFD1)                                  0.315     0.213      0.508 r
  n3344 (net)                   32        0.035               0.000      0.508 r
  U3243/ZN (AOI22D1)                                0.102     0.087      0.594 f
  n2821 (net)                    1        0.001               0.000      0.594 f
  U3244/Z (AN4XD1)                                  0.026     0.075      0.669 f
  n2825 (net)                    1        0.002               0.000      0.669 f
  U3245/ZN (ND2D2)                                  0.220     0.125      0.794 r
  Q[0] (net)                     1        0.050               0.000      0.794 r
  Q[0] (out)                                        0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[141] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1899/Z (BUFFD4)                                  0.099     0.117      0.532 r
  n1663 (net)                   52        0.042               0.000      0.532 r
  U2573/ZN (AOI22D0)                                0.096     0.053      0.585 f
  n2056 (net)                    1        0.001               0.000      0.585 f
  U1953/Z (AN4D0)                                   0.037     0.082      0.666 f
  n2062 (net)                    1        0.002               0.000      0.666 f
  U2581/ZN (ND2D2)                                  0.220     0.127      0.794 r
  Q[141] (net)                   1        0.050               0.000      0.794 r
  Q[141] (out)                                      0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[61] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1899/Z (BUFFD4)                                  0.099     0.117      0.532 r
  n1663 (net)                   52        0.042               0.000      0.532 r
  U2915/ZN (AOI22D0)                                0.096     0.053      0.585 f
  n2443 (net)                    1        0.001               0.000      0.585 f
  U2108/Z (AN4D0)                                   0.037     0.082      0.666 f
  n2449 (net)                    1        0.002               0.000      0.666 f
  U2923/ZN (ND2D2)                                  0.220     0.127      0.794 r
  Q[61] (net)                    1        0.050               0.000      0.794 r
  Q[61] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[60] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1899/Z (BUFFD4)                                  0.099     0.117      0.532 r
  n1663 (net)                   52        0.042               0.000      0.532 r
  U2823/ZN (AOI22D0)                                0.096     0.053      0.585 f
  n2331 (net)                    1        0.001               0.000      0.585 f
  U1956/Z (AN4D0)                                   0.037     0.082      0.666 f
  n2337 (net)                    1        0.002               0.000      0.666 f
  U2830/ZN (ND2D2)                                  0.220     0.127      0.794 r
  Q[60] (net)                    1        0.050               0.000      0.794 r
  Q[60] (out)                                       0.220     0.000      0.794 r
  data arrival time                                                      0.794

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.794
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[76] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U2297/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n1768 (net)                    1        0.001               0.000      0.590 f
  U1852/Z (AN4D1)                                   0.029     0.079      0.668 f
  n1774 (net)                    1        0.002               0.000      0.668 f
  U2305/ZN (ND2D2)                                  0.220     0.125      0.793 r
  Q[76] (net)                    1        0.050               0.000      0.793 r
  Q[76] (out)                                       0.220     0.000      0.793 r
  data arrival time                                                      0.793

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.793
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: add_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[121] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  add_q_reg_1_/CP (EDFQD1)                          0.000     0.000 #    0.000 r
  add_q_reg_1_/Q (EDFQD1)                           0.035     0.139      0.139 f
  add_q[1] (net)                 3        0.004               0.000      0.139 f
  U1832/ZN (INVD1)                                  0.035     0.030      0.170 r
  n1703 (net)                    2        0.003               0.000      0.170 r
  U1831/ZN (CKND2D1)                                0.080     0.059      0.229 f
  n1712 (net)                    4        0.007               0.000      0.229 f
  U2153/ZN (NR2D3)                                  0.300     0.186      0.414 r
  n3204 (net)                   58        0.049               0.000      0.414 r
  U1895/Z (CKBD4)                                   0.098     0.122      0.537 r
  n1679 (net)                   52        0.042               0.000      0.537 r
  U3379/ZN (AOI22D0)                                0.096     0.053      0.590 f
  n2983 (net)                    1        0.001               0.000      0.590 f
  U1856/Z (AN4D1)                                   0.029     0.079      0.668 f
  n2989 (net)                    1        0.002               0.000      0.668 f
  U3388/ZN (ND2D2)                                  0.220     0.125      0.793 r
  Q[121] (net)                   1        0.050               0.000      0.793 r
  Q[121] (out)                                      0.220     0.000      0.793 r
  data arrival time                                                      0.793

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  output external delay                                      -0.200      0.800
  data required time                                                     0.800
  -------------------------------------------------------------------------------
  data required time                                                     0.800
  data arrival time                                                     -0.793
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_105_/E (EDFQD1)                       0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_105_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_102_/E (EDFQD1)                       0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_102_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_101_/E (EDFQD1)                       0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_101_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_96_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_96_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_95_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_95_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_94_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_94_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_93_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_93_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_92_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_92_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_91_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_91_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_90_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_90_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_89_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_89_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_88_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_88_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_87_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_87_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_86_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_86_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_85_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_85_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_84_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_84_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_83_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_83_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_78_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_78_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_23_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_22_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_21_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_20_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_19_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_18_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_17_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_17_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_16_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_16_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_15_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_14_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_13_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_12_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_11_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_10_/E (EDFQD1)                        0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_9_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_8_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_7_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_6_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_5_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_4_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_3_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_160b_w16      ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U2022/ZN (NR2D1)                                  0.077     0.053      0.254 r
  n1791 (net)                    3        0.003               0.000      0.254 r
  U1893/ZN (INR2D1)                                 0.064     0.082      0.336 r
  n1785 (net)                    2        0.002               0.000      0.336 r
  U1890/ZN (ND2D1)                                  0.090     0.071      0.407 f
  n1788 (net)                    4        0.008               0.000      0.407 f
  U1906/ZN (NR2XD1)                                 0.166     0.121      0.528 r
  N119 (net)                    11        0.018               0.000      0.528 r
  U1865/Z (BUFFD2)                                  0.469     0.300      0.828 r
  n1677 (net)                   62        0.112               0.000      0.828 r
  memory0_reg_0_/E (EDFQD1)                         0.469     0.000      0.828 r
  data arrival time                                                      0.828

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory0_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.162      0.838
  data required time                                                     0.838
  -------------------------------------------------------------------------------
  data required time                                                     0.838
  data arrival time                                                     -0.828
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


1
