#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ad09b35ff00 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x5ad09b388a60_0 .var "clk", 0 0;
v0x5ad09b388b50_0 .var "reset", 0 0;
S_0x5ad09b323b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 15, 2 15 0, S_0x5ad09b35ff00;
 .timescale -9 -10;
v0x5ad09b33a9a0_0 .var/i "i", 31 0;
S_0x5ad09b37f660 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 19, 2 19 0, S_0x5ad09b35ff00;
 .timescale -9 -10;
v0x5ad09b365ab0_0 .var/i "i", 31 0;
S_0x5ad09b37f8a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 23, 2 23 0, S_0x5ad09b35ff00;
 .timescale -9 -10;
v0x5ad09b37fa80_0 .var/i "i", 31 0;
S_0x5ad09b37fb60 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 32, 2 32 0, S_0x5ad09b35ff00;
 .timescale -9 -10;
v0x5ad09b37fd40_0 .var/i "i", 31 0;
S_0x5ad09b37fe40 .scope module, "datapath" "Datapath" 2 6, 2 48 0, S_0x5ad09b35ff00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5ad09b388d00 .functor AND 1, v0x5ad09b3820a0_0, v0x5ad09b381460_0, C4<1>, C4<1>;
v0x5ad09b3871c0_0 .net "ALUControl", 3 0, v0x5ad09b3818a0_0;  1 drivers
v0x5ad09b3872f0_0 .net "ALUOp", 2 0, v0x5ad09b381f20_0;  1 drivers
v0x5ad09b387400_0 .net "ALUResult", 31 0, v0x5ad09b3811b0_0;  1 drivers
v0x5ad09b3874f0_0 .net "ALUSrc", 0 0, v0x5ad09b382000_0;  1 drivers
v0x5ad09b3875e0_0 .net "Branch", 0 0, v0x5ad09b3820a0_0;  1 drivers
v0x5ad09b3876d0_0 .net "MUXOut0", 31 0, v0x5ad09b384b00_0;  1 drivers
v0x5ad09b3877c0_0 .net "MUXOut1", 31 0, v0x5ad09b3851a0_0;  1 drivers
v0x5ad09b3878d0_0 .net "MUXOut2", 31 0, v0x5ad09b3858a0_0;  1 drivers
v0x5ad09b3879e0_0 .net "MemRead", 0 0, v0x5ad09b382170_0;  1 drivers
v0x5ad09b387b10_0 .net "MemWrite", 0 0, v0x5ad09b382230_0;  1 drivers
v0x5ad09b387c00_0 .net "MemtoReg", 0 0, v0x5ad09b382340_0;  1 drivers
v0x5ad09b387ca0_0 .net "PCOut", 31 0, v0x5ad09b385e10_0;  1 drivers
v0x5ad09b387dd0_0 .net "RegWrite", 0 0, v0x5ad09b382400_0;  1 drivers
L_0x71f34d156060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad09b387e70_0 .net *"_ivl_13", 30 0, L_0x71f34d156060;  1 drivers
L_0x71f34d1560a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad09b387f50_0 .net *"_ivl_20", 30 0, L_0x71f34d1560a8;  1 drivers
v0x5ad09b388030_0 .net *"_ivl_8", 0 0, L_0x5ad09b388d00;  1 drivers
v0x5ad09b388110_0 .net "addout0", 31 0, L_0x5ad09b388c60;  1 drivers
v0x5ad09b388330_0 .net "addout1", 31 0, L_0x5ad09b398dd0;  1 drivers
v0x5ad09b3883f0_0 .net "clk", 0 0, v0x5ad09b388a60_0;  1 drivers
v0x5ad09b388490_0 .net "immediate", 31 0, v0x5ad09b383860_0;  1 drivers
v0x5ad09b388530_0 .net "instruction", 31 0, v0x5ad09b383df0_0;  1 drivers
v0x5ad09b388620_0 .net "readData", 31 0, v0x5ad09b383170_0;  1 drivers
v0x5ad09b388730_0 .net "readData1", 31 0, v0x5ad09b386b40_0;  1 drivers
v0x5ad09b388840_0 .net "readData2", 31 0, v0x5ad09b386c00_0;  1 drivers
v0x5ad09b388900_0 .net "reset", 0 0, v0x5ad09b388b50_0;  1 drivers
v0x5ad09b3889a0_0 .net "zero", 0 0, v0x5ad09b381460_0;  1 drivers
L_0x5ad09b398ec0 .part v0x5ad09b383df0_0, 12, 3;
L_0x5ad09b398f60 .part v0x5ad09b383df0_0, 0, 7;
L_0x5ad09b399090 .part L_0x5ad09b398dd0, 0, 1;
L_0x5ad09b399130 .concat [ 1 31 0 0], L_0x5ad09b388d00, L_0x71f34d156060;
L_0x5ad09b399270 .part v0x5ad09b3811b0_0, 0, 1;
L_0x5ad09b399310 .concat [ 1 31 0 0], v0x5ad09b382340_0, L_0x71f34d1560a8;
L_0x5ad09b3998d0 .part v0x5ad09b383df0_0, 15, 5;
L_0x5ad09b3999c0 .part v0x5ad09b383df0_0, 20, 5;
L_0x5ad09b399b00 .part v0x5ad09b383df0_0, 7, 5;
S_0x5ad09b380090 .scope module, "add0" "Add" 2 65, 3 1 0, S_0x5ad09b37fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5ad09b380300_0 .net "a", 31 0, v0x5ad09b385e10_0;  alias, 1 drivers
L_0x71f34d156018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ad09b380400_0 .net "b", 31 0, L_0x71f34d156018;  1 drivers
v0x5ad09b3804e0_0 .net "result", 31 0, L_0x5ad09b388c60;  alias, 1 drivers
L_0x5ad09b388c60 .arith/sum 32, v0x5ad09b385e10_0, L_0x71f34d156018;
S_0x5ad09b380620 .scope module, "add1" "Add" 2 66, 3 1 0, S_0x5ad09b37fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5ad09b380850_0 .net "a", 31 0, v0x5ad09b385e10_0;  alias, 1 drivers
v0x5ad09b380930_0 .net "b", 31 0, v0x5ad09b383860_0;  alias, 1 drivers
v0x5ad09b3809f0_0 .net "result", 31 0, L_0x5ad09b398dd0;  alias, 1 drivers
L_0x5ad09b398dd0 .arith/sum 32, v0x5ad09b385e10_0, v0x5ad09b383860_0;
S_0x5ad09b380b30 .scope module, "alu" "ALU" 2 67, 4 1 0, S_0x5ad09b37fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5ad09b2e7c40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5ad09b2e7c80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5ad09b2e7cc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5ad09b2e7d00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5ad09b2e7d40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5ad09b2e7d80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5ad09b2e7dc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5ad09b3810b0_0 .net "ALUControl", 3 0, v0x5ad09b3818a0_0;  alias, 1 drivers
v0x5ad09b3811b0_0 .var "ALUResult", 31 0;
v0x5ad09b381290_0 .net "a", 31 0, v0x5ad09b386b40_0;  alias, 1 drivers
v0x5ad09b381380_0 .net "b", 31 0, v0x5ad09b384b00_0;  alias, 1 drivers
v0x5ad09b381460_0 .var "zero", 0 0;
E_0x5ad09b3208d0 .event edge, v0x5ad09b3810b0_0, v0x5ad09b381290_0, v0x5ad09b381380_0, v0x5ad09b3811b0_0;
S_0x5ad09b381610 .scope module, "alucontrol" "ALUControl" 2 68, 5 1 0, S_0x5ad09b37fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5ad09b3818a0_0 .var "ALUControl", 3 0;
v0x5ad09b381980_0 .net "ALUOp", 2 0, v0x5ad09b381f20_0;  alias, 1 drivers
v0x5ad09b381a40_0 .net "instruction", 2 0, L_0x5ad09b398ec0;  1 drivers
E_0x5ad09b309d50 .event edge, v0x5ad09b381980_0, v0x5ad09b381a40_0;
S_0x5ad09b381bb0 .scope module, "control" "Control" 2 69, 6 1 0, S_0x5ad09b37fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5ad09b381f20_0 .var "ALUOp", 2 0;
v0x5ad09b382000_0 .var "ALUSrc", 0 0;
v0x5ad09b3820a0_0 .var "Branch", 0 0;
v0x5ad09b382170_0 .var "MemRead", 0 0;
v0x5ad09b382230_0 .var "MemWrite", 0 0;
v0x5ad09b382340_0 .var "MemtoReg", 0 0;
v0x5ad09b382400_0 .var "RegWrite", 0 0;
v0x5ad09b3824c0_0 .net "instruction", 6 0, L_0x5ad09b398f60;  1 drivers
E_0x5ad09b364a50 .event edge, v0x5ad09b3824c0_0;
S_0x5ad09b3826f0 .scope module, "datamemory" "DataMemory" 2 70, 7 1 0, S_0x5ad09b37fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5ad09b382a50_0 .net "MemRead", 0 0, v0x5ad09b382170_0;  alias, 1 drivers
v0x5ad09b382b40_0 .net "MemWrite", 0 0, v0x5ad09b382230_0;  alias, 1 drivers
v0x5ad09b382c10_0 .net "address", 31 0, v0x5ad09b3811b0_0;  alias, 1 drivers
v0x5ad09b382d10 .array "memory", 31 0, 31 0;
v0x5ad09b383170_0 .var "readData", 31 0;
v0x5ad09b3832a0_0 .net "writeData", 31 0, v0x5ad09b386c00_0;  alias, 1 drivers
v0x5ad09b382d10_0 .array/port v0x5ad09b382d10, 0;
v0x5ad09b382d10_1 .array/port v0x5ad09b382d10, 1;
E_0x5ad09b3659e0/0 .event edge, v0x5ad09b382170_0, v0x5ad09b3811b0_0, v0x5ad09b382d10_0, v0x5ad09b382d10_1;
v0x5ad09b382d10_2 .array/port v0x5ad09b382d10, 2;
v0x5ad09b382d10_3 .array/port v0x5ad09b382d10, 3;
v0x5ad09b382d10_4 .array/port v0x5ad09b382d10, 4;
v0x5ad09b382d10_5 .array/port v0x5ad09b382d10, 5;
E_0x5ad09b3659e0/1 .event edge, v0x5ad09b382d10_2, v0x5ad09b382d10_3, v0x5ad09b382d10_4, v0x5ad09b382d10_5;
v0x5ad09b382d10_6 .array/port v0x5ad09b382d10, 6;
v0x5ad09b382d10_7 .array/port v0x5ad09b382d10, 7;
v0x5ad09b382d10_8 .array/port v0x5ad09b382d10, 8;
v0x5ad09b382d10_9 .array/port v0x5ad09b382d10, 9;
E_0x5ad09b3659e0/2 .event edge, v0x5ad09b382d10_6, v0x5ad09b382d10_7, v0x5ad09b382d10_8, v0x5ad09b382d10_9;
v0x5ad09b382d10_10 .array/port v0x5ad09b382d10, 10;
v0x5ad09b382d10_11 .array/port v0x5ad09b382d10, 11;
v0x5ad09b382d10_12 .array/port v0x5ad09b382d10, 12;
v0x5ad09b382d10_13 .array/port v0x5ad09b382d10, 13;
E_0x5ad09b3659e0/3 .event edge, v0x5ad09b382d10_10, v0x5ad09b382d10_11, v0x5ad09b382d10_12, v0x5ad09b382d10_13;
v0x5ad09b382d10_14 .array/port v0x5ad09b382d10, 14;
v0x5ad09b382d10_15 .array/port v0x5ad09b382d10, 15;
v0x5ad09b382d10_16 .array/port v0x5ad09b382d10, 16;
v0x5ad09b382d10_17 .array/port v0x5ad09b382d10, 17;
E_0x5ad09b3659e0/4 .event edge, v0x5ad09b382d10_14, v0x5ad09b382d10_15, v0x5ad09b382d10_16, v0x5ad09b382d10_17;
v0x5ad09b382d10_18 .array/port v0x5ad09b382d10, 18;
v0x5ad09b382d10_19 .array/port v0x5ad09b382d10, 19;
v0x5ad09b382d10_20 .array/port v0x5ad09b382d10, 20;
v0x5ad09b382d10_21 .array/port v0x5ad09b382d10, 21;
E_0x5ad09b3659e0/5 .event edge, v0x5ad09b382d10_18, v0x5ad09b382d10_19, v0x5ad09b382d10_20, v0x5ad09b382d10_21;
v0x5ad09b382d10_22 .array/port v0x5ad09b382d10, 22;
v0x5ad09b382d10_23 .array/port v0x5ad09b382d10, 23;
v0x5ad09b382d10_24 .array/port v0x5ad09b382d10, 24;
v0x5ad09b382d10_25 .array/port v0x5ad09b382d10, 25;
E_0x5ad09b3659e0/6 .event edge, v0x5ad09b382d10_22, v0x5ad09b382d10_23, v0x5ad09b382d10_24, v0x5ad09b382d10_25;
v0x5ad09b382d10_26 .array/port v0x5ad09b382d10, 26;
v0x5ad09b382d10_27 .array/port v0x5ad09b382d10, 27;
v0x5ad09b382d10_28 .array/port v0x5ad09b382d10, 28;
v0x5ad09b382d10_29 .array/port v0x5ad09b382d10, 29;
E_0x5ad09b3659e0/7 .event edge, v0x5ad09b382d10_26, v0x5ad09b382d10_27, v0x5ad09b382d10_28, v0x5ad09b382d10_29;
v0x5ad09b382d10_30 .array/port v0x5ad09b382d10, 30;
v0x5ad09b382d10_31 .array/port v0x5ad09b382d10, 31;
E_0x5ad09b3659e0/8 .event edge, v0x5ad09b382d10_30, v0x5ad09b382d10_31, v0x5ad09b382230_0, v0x5ad09b3832a0_0;
E_0x5ad09b3659e0 .event/or E_0x5ad09b3659e0/0, E_0x5ad09b3659e0/1, E_0x5ad09b3659e0/2, E_0x5ad09b3659e0/3, E_0x5ad09b3659e0/4, E_0x5ad09b3659e0/5, E_0x5ad09b3659e0/6, E_0x5ad09b3659e0/7, E_0x5ad09b3659e0/8;
S_0x5ad09b383420 .scope module, "immgen" "ImmGen" 2 71, 8 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5ad09b365e20 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5ad09b365e60 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5ad09b365ea0 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5ad09b365ee0 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5ad09b383860_0 .var "immediate", 31 0;
v0x5ad09b383940_0 .net "instruction", 31 0, v0x5ad09b383df0_0;  alias, 1 drivers
E_0x5ad09b3837e0 .event edge, v0x5ad09b383940_0;
S_0x5ad09b383a60 .scope module, "instructionmemory" "InstructionMemory" 2 72, 9 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5ad09b383df0_0 .var "instruction", 31 0;
v0x5ad09b383f00 .array "memory", 31 0, 31 0;
v0x5ad09b3844b0_0 .net "readAddress", 31 0, v0x5ad09b385e10_0;  alias, 1 drivers
v0x5ad09b383f00_0 .array/port v0x5ad09b383f00, 0;
v0x5ad09b383f00_1 .array/port v0x5ad09b383f00, 1;
v0x5ad09b383f00_2 .array/port v0x5ad09b383f00, 2;
E_0x5ad09b383c80/0 .event edge, v0x5ad09b380300_0, v0x5ad09b383f00_0, v0x5ad09b383f00_1, v0x5ad09b383f00_2;
v0x5ad09b383f00_3 .array/port v0x5ad09b383f00, 3;
v0x5ad09b383f00_4 .array/port v0x5ad09b383f00, 4;
v0x5ad09b383f00_5 .array/port v0x5ad09b383f00, 5;
v0x5ad09b383f00_6 .array/port v0x5ad09b383f00, 6;
E_0x5ad09b383c80/1 .event edge, v0x5ad09b383f00_3, v0x5ad09b383f00_4, v0x5ad09b383f00_5, v0x5ad09b383f00_6;
v0x5ad09b383f00_7 .array/port v0x5ad09b383f00, 7;
v0x5ad09b383f00_8 .array/port v0x5ad09b383f00, 8;
v0x5ad09b383f00_9 .array/port v0x5ad09b383f00, 9;
v0x5ad09b383f00_10 .array/port v0x5ad09b383f00, 10;
E_0x5ad09b383c80/2 .event edge, v0x5ad09b383f00_7, v0x5ad09b383f00_8, v0x5ad09b383f00_9, v0x5ad09b383f00_10;
v0x5ad09b383f00_11 .array/port v0x5ad09b383f00, 11;
v0x5ad09b383f00_12 .array/port v0x5ad09b383f00, 12;
v0x5ad09b383f00_13 .array/port v0x5ad09b383f00, 13;
v0x5ad09b383f00_14 .array/port v0x5ad09b383f00, 14;
E_0x5ad09b383c80/3 .event edge, v0x5ad09b383f00_11, v0x5ad09b383f00_12, v0x5ad09b383f00_13, v0x5ad09b383f00_14;
v0x5ad09b383f00_15 .array/port v0x5ad09b383f00, 15;
v0x5ad09b383f00_16 .array/port v0x5ad09b383f00, 16;
v0x5ad09b383f00_17 .array/port v0x5ad09b383f00, 17;
v0x5ad09b383f00_18 .array/port v0x5ad09b383f00, 18;
E_0x5ad09b383c80/4 .event edge, v0x5ad09b383f00_15, v0x5ad09b383f00_16, v0x5ad09b383f00_17, v0x5ad09b383f00_18;
v0x5ad09b383f00_19 .array/port v0x5ad09b383f00, 19;
v0x5ad09b383f00_20 .array/port v0x5ad09b383f00, 20;
v0x5ad09b383f00_21 .array/port v0x5ad09b383f00, 21;
v0x5ad09b383f00_22 .array/port v0x5ad09b383f00, 22;
E_0x5ad09b383c80/5 .event edge, v0x5ad09b383f00_19, v0x5ad09b383f00_20, v0x5ad09b383f00_21, v0x5ad09b383f00_22;
v0x5ad09b383f00_23 .array/port v0x5ad09b383f00, 23;
v0x5ad09b383f00_24 .array/port v0x5ad09b383f00, 24;
v0x5ad09b383f00_25 .array/port v0x5ad09b383f00, 25;
v0x5ad09b383f00_26 .array/port v0x5ad09b383f00, 26;
E_0x5ad09b383c80/6 .event edge, v0x5ad09b383f00_23, v0x5ad09b383f00_24, v0x5ad09b383f00_25, v0x5ad09b383f00_26;
v0x5ad09b383f00_27 .array/port v0x5ad09b383f00, 27;
v0x5ad09b383f00_28 .array/port v0x5ad09b383f00, 28;
v0x5ad09b383f00_29 .array/port v0x5ad09b383f00, 29;
v0x5ad09b383f00_30 .array/port v0x5ad09b383f00, 30;
E_0x5ad09b383c80/7 .event edge, v0x5ad09b383f00_27, v0x5ad09b383f00_28, v0x5ad09b383f00_29, v0x5ad09b383f00_30;
v0x5ad09b383f00_31 .array/port v0x5ad09b383f00, 31;
E_0x5ad09b383c80/8 .event edge, v0x5ad09b383f00_31;
E_0x5ad09b383c80 .event/or E_0x5ad09b383c80/0, E_0x5ad09b383c80/1, E_0x5ad09b383c80/2, E_0x5ad09b383c80/3, E_0x5ad09b383c80/4, E_0x5ad09b383c80/5, E_0x5ad09b383c80/6, E_0x5ad09b383c80/7, E_0x5ad09b383c80/8;
S_0x5ad09b384630 .scope module, "mux0" "Mux" 2 73, 10 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5ad09b384870_0 .net "Control", 0 0, v0x5ad09b382000_0;  alias, 1 drivers
v0x5ad09b384960_0 .net "in0", 31 0, v0x5ad09b386c00_0;  alias, 1 drivers
v0x5ad09b384a30_0 .net "in1", 31 0, v0x5ad09b383860_0;  alias, 1 drivers
v0x5ad09b384b00_0 .var "out", 31 0;
E_0x5ad09b384810 .event edge, v0x5ad09b382000_0, v0x5ad09b380930_0, v0x5ad09b3832a0_0;
S_0x5ad09b384c30 .scope module, "mux1" "Mux" 2 74, 10 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5ad09b384f00_0 .net "Control", 0 0, L_0x5ad09b399090;  1 drivers
v0x5ad09b384fe0_0 .net "in0", 31 0, L_0x5ad09b388c60;  alias, 1 drivers
v0x5ad09b3850d0_0 .net "in1", 31 0, L_0x5ad09b399130;  1 drivers
v0x5ad09b3851a0_0 .var "out", 31 0;
E_0x5ad09b384e80 .event edge, v0x5ad09b384f00_0, v0x5ad09b3850d0_0, v0x5ad09b3804e0_0;
S_0x5ad09b385330 .scope module, "mux2" "Mux" 2 75, 10 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5ad09b385600_0 .net "Control", 0 0, L_0x5ad09b399270;  1 drivers
v0x5ad09b3856e0_0 .net "in0", 31 0, v0x5ad09b383170_0;  alias, 1 drivers
v0x5ad09b3857d0_0 .net "in1", 31 0, L_0x5ad09b399310;  1 drivers
v0x5ad09b3858a0_0 .var "out", 31 0;
E_0x5ad09b385580 .event edge, v0x5ad09b385600_0, v0x5ad09b3857d0_0, v0x5ad09b383170_0;
S_0x5ad09b385a30 .scope module, "pc" "PC" 2 76, 11 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5ad09b385d00_0 .net "PCIn", 31 0, v0x5ad09b3851a0_0;  alias, 1 drivers
v0x5ad09b385e10_0 .var "PCOut", 31 0;
v0x5ad09b385eb0_0 .net "clk", 0 0, v0x5ad09b388a60_0;  alias, 1 drivers
v0x5ad09b385f80_0 .net "reset", 0 0, v0x5ad09b388b50_0;  alias, 1 drivers
E_0x5ad09b385c80 .event posedge, v0x5ad09b385eb0_0;
S_0x5ad09b3860f0 .scope module, "registers" "Registers" 2 77, 12 1 0, S_0x5ad09b37fe40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5ad09b386500_0 .net "RegWrite", 0 0, v0x5ad09b382400_0;  alias, 1 drivers
v0x5ad09b3865c0_0 .net *"_ivl_11", 31 0, L_0x5ad09b399670;  1 drivers
v0x5ad09b386680_0 .net *"_ivl_13", 6 0, L_0x5ad09b399710;  1 drivers
L_0x71f34d156138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ad09b386770_0 .net *"_ivl_16", 1 0, L_0x71f34d156138;  1 drivers
v0x5ad09b386850_0 .net *"_ivl_2", 31 0, L_0x5ad09b399490;  1 drivers
v0x5ad09b386980_0 .net *"_ivl_4", 6 0, L_0x5ad09b399530;  1 drivers
L_0x71f34d1560f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ad09b386a60_0 .net *"_ivl_7", 1 0, L_0x71f34d1560f0;  1 drivers
v0x5ad09b386b40_0 .var "readData1", 31 0;
v0x5ad09b386c00_0 .var "readData2", 31 0;
v0x5ad09b386ca0_0 .net "readReg1", 4 0, L_0x5ad09b3998d0;  1 drivers
v0x5ad09b386d80_0 .net "readReg2", 4 0, L_0x5ad09b3999c0;  1 drivers
v0x5ad09b386e60 .array "registers", 31 0, 31 0;
v0x5ad09b386f20_0 .net "writeData", 31 0, v0x5ad09b3858a0_0;  alias, 1 drivers
v0x5ad09b386fe0_0 .net "writeReg", 4 0, L_0x5ad09b399b00;  1 drivers
E_0x5ad09b3863c0 .event edge, v0x5ad09b382400_0, v0x5ad09b3858a0_0, v0x5ad09b386fe0_0;
E_0x5ad09b386440 .event edge, L_0x5ad09b399670, v0x5ad09b386d80_0;
E_0x5ad09b3864a0 .event edge, L_0x5ad09b399490, v0x5ad09b386ca0_0;
L_0x5ad09b399490 .array/port v0x5ad09b386e60, L_0x5ad09b399530;
L_0x5ad09b399530 .concat [ 5 2 0 0], L_0x5ad09b3998d0, L_0x71f34d1560f0;
L_0x5ad09b399670 .array/port v0x5ad09b386e60, L_0x5ad09b399710;
L_0x5ad09b399710 .concat [ 5 2 0 0], L_0x5ad09b3999c0, L_0x71f34d156138;
    .scope S_0x5ad09b380b30;
T_0 ;
    %wait E_0x5ad09b3208d0;
    %load/vec4 v0x5ad09b3810b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5ad09b381290_0;
    %load/vec4 v0x5ad09b381380_0;
    %add;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5ad09b381290_0;
    %load/vec4 v0x5ad09b381380_0;
    %add;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5ad09b381290_0;
    %load/vec4 v0x5ad09b381380_0;
    %add;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5ad09b381290_0;
    %load/vec4 v0x5ad09b381380_0;
    %and;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5ad09b381290_0;
    %load/vec4 v0x5ad09b381380_0;
    %or;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5ad09b381290_0;
    %ix/getv 4, v0x5ad09b381380_0;
    %shiftl 4;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5ad09b381290_0;
    %load/vec4 v0x5ad09b381380_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5ad09b3811b0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5ad09b3811b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5ad09b381460_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5ad09b381610;
T_1 ;
    %wait E_0x5ad09b309d50;
    %load/vec4 v0x5ad09b381980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5ad09b381a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ad09b3818a0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5ad09b381bb0;
T_2 ;
    %wait E_0x5ad09b364a50;
    %load/vec4 v0x5ad09b3824c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b3820a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382340_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ad09b381f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382400_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b3820a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382340_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ad09b381f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382400_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b3820a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382340_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ad09b381f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382400_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b3820a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382340_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ad09b381f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382400_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b3820a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382340_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ad09b381f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b382400_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b3820a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382340_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ad09b381f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b382400_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ad09b3826f0;
T_3 ;
    %wait E_0x5ad09b3659e0;
    %load/vec4 v0x5ad09b382a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5ad09b382c10_0;
    %load/vec4a v0x5ad09b382d10, 4;
    %store/vec4 v0x5ad09b383170_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ad09b382b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5ad09b3832a0_0;
    %ix/getv 4, v0x5ad09b382c10_0;
    %store/vec4a v0x5ad09b382d10, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ad09b383420;
T_4 ;
    %wait E_0x5ad09b3837e0;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b383860_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ad09b383860_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ad09b383860_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ad09b383860_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ad09b383940_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b383860_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ad09b383a60;
T_5 ;
    %wait E_0x5ad09b383c80;
    %load/vec4 v0x5ad09b3844b0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5ad09b383f00, 4;
    %store/vec4 v0x5ad09b383df0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ad09b384630;
T_6 ;
    %wait E_0x5ad09b384810;
    %load/vec4 v0x5ad09b384870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5ad09b384a30_0;
    %store/vec4 v0x5ad09b384b00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5ad09b384960_0;
    %store/vec4 v0x5ad09b384b00_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ad09b384c30;
T_7 ;
    %wait E_0x5ad09b384e80;
    %load/vec4 v0x5ad09b384f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5ad09b3850d0_0;
    %store/vec4 v0x5ad09b3851a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ad09b384fe0_0;
    %store/vec4 v0x5ad09b3851a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ad09b385330;
T_8 ;
    %wait E_0x5ad09b385580;
    %load/vec4 v0x5ad09b385600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5ad09b3857d0_0;
    %store/vec4 v0x5ad09b3858a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ad09b3856e0_0;
    %store/vec4 v0x5ad09b3858a0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ad09b385a30;
T_9 ;
    %wait E_0x5ad09b385c80;
    %load/vec4 v0x5ad09b385f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b385e10_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ad09b385d00_0;
    %store/vec4 v0x5ad09b385e10_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ad09b3860f0;
T_10 ;
    %wait E_0x5ad09b3864a0;
    %load/vec4 v0x5ad09b386ca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ad09b386e60, 4;
    %store/vec4 v0x5ad09b386b40_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5ad09b3860f0;
T_11 ;
    %wait E_0x5ad09b386440;
    %load/vec4 v0x5ad09b386d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ad09b386e60, 4;
    %store/vec4 v0x5ad09b386c00_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ad09b3860f0;
T_12 ;
    %wait E_0x5ad09b3863c0;
    %load/vec4 v0x5ad09b386500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5ad09b386f20_0;
    %load/vec4 v0x5ad09b386fe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5ad09b386e60, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5ad09b35ff00;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5ad09b382d10 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5ad09b383f00 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5ad09b386e60 {0 0 0};
    %vpi_call 2 13 "$display", "Program Counter = %2d", v0x5ad09b385e10_0 {0 0 0};
    %vpi_call 2 14 "$display", "Instruction = %h", v0x5ad09b383df0_0 {0 0 0};
    %fork t_1, S_0x5ad09b323b20;
    %jmp t_0;
    .scope S_0x5ad09b323b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b33a9a0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5ad09b33a9a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 16 "$display", "DataMemory [%2d] = %d", v0x5ad09b33a9a0_0, &A<v0x5ad09b382d10, v0x5ad09b33a9a0_0 > {0 0 0};
    %load/vec4 v0x5ad09b33a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ad09b33a9a0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5ad09b35ff00;
t_0 %join;
    %vpi_call 2 18 "$display" {0 0 0};
    %fork t_3, S_0x5ad09b37f660;
    %jmp t_2;
    .scope S_0x5ad09b37f660;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b365ab0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5ad09b365ab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 20 "$display", "InstructionMemory [%2d] = %h", v0x5ad09b365ab0_0, &A<v0x5ad09b383f00, v0x5ad09b365ab0_0 > {0 0 0};
    %load/vec4 v0x5ad09b365ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ad09b365ab0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5ad09b35ff00;
t_2 %join;
    %vpi_call 2 22 "$display" {0 0 0};
    %fork t_5, S_0x5ad09b37f8a0;
    %jmp t_4;
    .scope S_0x5ad09b37f8a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b37fa80_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5ad09b37fa80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 24 "$display", "Register [%2d] = %d", v0x5ad09b37fa80_0, &A<v0x5ad09b386e60, v0x5ad09b37fa80_0 > {0 0 0};
    %load/vec4 v0x5ad09b37fa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ad09b37fa80_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5ad09b35ff00;
t_4 %join;
    %vpi_call 2 26 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5ad09b35ff00;
T_14 ;
    %wait E_0x5ad09b3837e0;
    %vpi_call 2 30 "$display", "Program Counter = %2d", v0x5ad09b385e10_0 {0 0 0};
    %vpi_call 2 31 "$display", "Instruction = %h", v0x5ad09b383df0_0 {0 0 0};
    %fork t_7, S_0x5ad09b37fb60;
    %jmp t_6;
    .scope S_0x5ad09b37fb60;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ad09b37fd40_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5ad09b37fd40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 33 "$display", "Register [%2d] = %d", v0x5ad09b37fd40_0, &A<v0x5ad09b386e60, v0x5ad09b37fd40_0 > {0 0 0};
    %load/vec4 v0x5ad09b37fd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ad09b37fd40_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5ad09b35ff00;
t_6 %join;
    %vpi_call 2 35 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5ad09b35ff00;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b388a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad09b388b50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad09b388b50_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5ad09b35ff00;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x5ad09b388a60_0;
    %inv;
    %store/vec4 v0x5ad09b388a60_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
