

================================================================
== Vivado HLS Report for 'aes_shift_rows'
================================================================
* Date:           Sat Dec 18 12:10:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.752|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   58|   19|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                            |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name         | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- aes_shift_rows_label2     |   18|   57|  6 ~ 19  |          -|          -|      3|    no    |
        | + aes_shift_rows_label2.1  |    0|    9|         3|          -|          -| 0 ~ 3 |    no    |
        | + aes_shift_rows_label2.2  |    2|    6|         2|          -|          -| 1 ~ 3 |    no    |
        | + aes_shift_rows_label2.3  |    3|    9|         3|          -|          -| 1 ~ 3 |    no    |
        | + aes_shift_rows_label2.4  |    0|    6|         2|          -|          -| 0 ~ 3 |    no    |
        +----------------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    215|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    512|    -|
|Register         |        -|      -|     477|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     477|    727|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_846_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln180_2_fu_730_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln180_fu_769_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln62_fu_814_p2        |     +    |      0|  0|  10|           2|           2|
    |add_ln69_fu_836_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln82_fu_721_p2        |     +    |      0|  0|  12|           3|           3|
    |idx_subscript2_fu_784_p2  |     +    |      0|  0|  10|           2|           1|
    |idx_subscript3_fu_715_p2  |     +    |      0|  0|  10|           2|           1|
    |idx_subscript4_fu_750_p2  |     +    |      0|  0|  10|           2|           1|
    |idx_subscript_fu_830_p2   |     +    |      0|  0|  10|           2|           1|
    |row_index_fu_808_p2       |     +    |      0|  0|  12|           3|           1|
    |sub_ln180_fu_803_p2       |     -    |      0|  0|  10|           2|           2|
    |sub_ln82_fu_699_p2        |     -    |      0|  0|  13|           4|           3|
    |icmp_ln62_fu_631_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln65_fu_625_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln67_fu_824_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln72_fu_778_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln80_fu_709_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln85_fu_744_p2       |   icmp   |      0|  0|   8|           2|           2|
    |or_ln180_1_fu_669_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln180_2_fu_684_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln180_fu_654_p2        |    or    |      0|  0|   5|           5|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 215|          69|          52|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  56|         13|    1|         13|
    |ap_phi_mux_temp_row_V_0_5_phi_fu_399_p4     |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_1_3_be_phi_fu_585_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_1_7_be_phi_fu_444_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_1_9_phi_fu_385_p4     |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_2_3_be_phi_fu_569_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_2_7_be_phi_fu_428_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_3_1_be_phi_fu_553_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_V_3_3_be_phi_fu_412_p6  |  15|          3|   16|         48|
    |idx_subscript2_0_reg_370                    |   9|          2|    2|          4|
    |idx_subscript3_0_reg_238                    |   9|          2|    2|          4|
    |idx_subscript4_0_reg_328                    |   9|          2|    2|          4|
    |idx_subscript_0_reg_492                     |   9|          2|    2|          4|
    |indvars_iv17_reg_193                        |   9|          2|    3|          6|
    |indvars_iv20_reg_181                        |   9|          2|    2|          4|
    |state_matrix_V_address0                     |  33|          6|    4|         24|
    |state_matrix_V_address1                     |  21|          4|    4|         16|
    |state_matrix_V_d0                           |  15|          3|   16|         48|
    |state_matrix_V_d1                           |  15|          3|   16|         48|
    |temp_row_V_0_1_be_reg_534                   |   9|          2|   16|         32|
    |temp_row_V_0_1_reg_480                      |   9|          2|   16|         32|
    |temp_row_V_0_3_be_reg_280                   |   9|          2|   16|         32|
    |temp_row_V_0_3_reg_227                      |   9|          2|   16|         32|
    |temp_row_V_0_5_reg_395                      |   9|          2|   16|         32|
    |temp_row_V_1_1_be_reg_519                   |   9|          2|   16|         32|
    |temp_row_V_1_1_reg_468                      |   9|          2|   16|         32|
    |temp_row_V_1_3_reg_360                      |   9|          2|   16|         32|
    |temp_row_V_1_5_be_reg_265                   |   9|          2|   16|         32|
    |temp_row_V_1_5_reg_216                      |   9|          2|   16|         32|
    |temp_row_V_1_7_reg_317                      |   9|          2|   16|         32|
    |temp_row_V_1_9_reg_381                      |   9|          2|   16|         32|
    |temp_row_V_2_1_be_reg_504                   |   9|          2|   16|         32|
    |temp_row_V_2_1_reg_456                      |   9|          2|   16|         32|
    |temp_row_V_2_3_reg_350                      |   9|          2|   16|         32|
    |temp_row_V_2_5_be_reg_250                   |   9|          2|   16|         32|
    |temp_row_V_2_5_reg_205                      |   9|          2|   16|         32|
    |temp_row_V_2_7_reg_306                      |   9|          2|   16|         32|
    |temp_row_V_2_9_reg_611                      |   9|          2|   16|         32|
    |temp_row_V_3_1_reg_339                      |   9|          2|   16|         32|
    |temp_row_V_3_3_reg_295                      |   9|          2|   16|         32|
    |temp_row_V_3_5_reg_597                      |   9|          2|   16|         32|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 512|        109|  534|       1263|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln180_reg_936              |   2|   0|    2|          0|
    |add_ln62_reg_962               |   2|   0|    2|          0|
    |ap_CS_fsm                      |  12|   0|   12|          0|
    |icmp_ln65_reg_860              |   1|   0|    1|          0|
    |idx_subscript2_0_reg_370       |   2|   0|    2|          0|
    |idx_subscript2_reg_943         |   2|   0|    2|          0|
    |idx_subscript3_0_reg_238       |   2|   0|    2|          0|
    |idx_subscript3_reg_901         |   2|   0|    2|          0|
    |idx_subscript4_0_reg_328       |   2|   0|    2|          0|
    |idx_subscript4_reg_926         |   2|   0|    2|          0|
    |idx_subscript_0_reg_492        |   2|   0|    2|          0|
    |idx_subscript_reg_970          |   2|   0|    2|          0|
    |indvars_iv17_reg_193           |   3|   0|    3|          0|
    |indvars_iv20_reg_181           |   2|   0|    2|          0|
    |row_index_reg_957              |   3|   0|    3|          0|
    |state_matrix_V_addr_5_reg_873  |   2|   0|    4|          2|
    |state_matrix_V_addr_6_reg_878  |   2|   0|    4|          2|
    |state_matrix_V_addr_7_reg_883  |   2|   0|    4|          2|
    |state_matrix_V_addr_8_reg_888  |   2|   0|    4|          2|
    |sub_ln180_reg_953              |   2|   0|    2|          0|
    |sub_ln82_reg_893               |   3|   0|    3|          0|
    |temp_row_V_0_0_reg_169         |  16|   0|   16|          0|
    |temp_row_V_0_1_be_reg_534      |  16|   0|   16|          0|
    |temp_row_V_0_1_reg_480         |  16|   0|   16|          0|
    |temp_row_V_0_3_be_reg_280      |  16|   0|   16|          0|
    |temp_row_V_0_3_reg_227         |  16|   0|   16|          0|
    |temp_row_V_0_5_reg_395         |  16|   0|   16|          0|
    |temp_row_V_1_0_reg_157         |  16|   0|   16|          0|
    |temp_row_V_1_1_be_reg_519      |  16|   0|   16|          0|
    |temp_row_V_1_1_reg_468         |  16|   0|   16|          0|
    |temp_row_V_1_3_reg_360         |  16|   0|   16|          0|
    |temp_row_V_1_5_be_reg_265      |  16|   0|   16|          0|
    |temp_row_V_1_5_reg_216         |  16|   0|   16|          0|
    |temp_row_V_1_7_reg_317         |  16|   0|   16|          0|
    |temp_row_V_1_9_reg_381         |  16|   0|   16|          0|
    |temp_row_V_2_0_reg_145         |  16|   0|   16|          0|
    |temp_row_V_2_1_be_reg_504      |  16|   0|   16|          0|
    |temp_row_V_2_1_reg_456         |  16|   0|   16|          0|
    |temp_row_V_2_3_reg_350         |  16|   0|   16|          0|
    |temp_row_V_2_5_be_reg_250      |  16|   0|   16|          0|
    |temp_row_V_2_5_reg_205         |  16|   0|   16|          0|
    |temp_row_V_2_7_reg_306         |  16|   0|   16|          0|
    |temp_row_V_2_9_reg_611         |  16|   0|   16|          0|
    |temp_row_V_3_0_reg_133         |  16|   0|   16|          0|
    |temp_row_V_3_1_reg_339         |  16|   0|   16|          0|
    |temp_row_V_3_3_reg_295         |  16|   0|   16|          0|
    |temp_row_V_3_5_reg_597         |  16|   0|   16|          0|
    |trunc_ln74_reg_980             |   2|   0|    2|          0|
    |trunc_ln87_reg_911             |   2|   0|    2|          0|
    |zext_ln180_4_reg_867           |   3|   0|    6|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 477|   0|  488|         11|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_shift_rows | return value |
|state_matrix_V_address0  | out |    4|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_address1  | out |    4|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_ce1       | out |    1|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_we1       | out |    1|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_d1        | out |   16|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_q1        |  in |   16|  ap_memory | state_matrix_V |     array    |
|round_factor             |  in |    2|   ap_none  |  round_factor  |    scalar    |
+-------------------------+-----+-----+------------+----------------+--------------+

