Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jan 13 18:03:56 2026
| Host         : en433345.uoa.auckland.ac.nz running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file pynq_wrapper_control_sets_placed.rpt
| Design       : pynq_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    89 |
|    Minimum number of control sets                        |    89 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    89 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |              44 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             302 |          139 |
| Yes          | No                    | Yes                    |            1706 |          822 |
| Yes          | Yes                   | No                     |              32 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                          Enable Signal                                          |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/DI[0]          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                1 |              1 |         1.00 |
| ~clk_sys_BUFG     |                                                                                                 |                                                                |                1 |              1 |         1.00 |
|  sysclk_IBUF_BUFG |                                                                                                 |                                                                |                1 |              2 |         2.00 |
|  clk_sys_BUFG     |                                                                                                 |                                                                |                4 |              4 |         1.00 |
|  clk_sys_BUFG     | sel                                                                                             |                                                                |                1 |              4 |         4.00 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/ctrl_fsm_ns                                    | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              4 |         2.00 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_sp_offset_q[4]_i_1_n_0 |                                                                |                3 |              5 |         1.67 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q[4]_i_1_n_0     |                                                                |                3 |              5 |         1.67 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[23][0]   | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              6 |         2.00 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/load_store_unit_i/ctrl_update                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                5 |              6 |         1.20 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[21]_rep_1[0]          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                4 |              7 |         1.75 |
|  clk_sys_BUFG     |                                                                                                 | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                5 |              8 |         1.60 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[27][0]   | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/div_en_ex                                                   | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[7]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              8 |         4.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[6]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[5]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              8 |         4.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[4]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                4 |              8 |         2.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[3]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[1]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              8 |         4.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[0]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[2]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              8 |         4.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[4]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                4 |              8 |         2.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[3]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[5]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                4 |              8 |         2.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[6]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[7]                                                  | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              8 |         4.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[0]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[1]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                2 |              8 |         4.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/handle_misaligned_q_reg[2]                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                3 |              8 |         2.67 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/E[0]                                           |                                                                |                4 |             14 |         3.50 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[22]_0[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                6 |             18 |         3.00 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/load_store_unit_i/rdata_q[31]_i_1__6_n_0                               | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               11 |             24 |         2.18 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[30]_1[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               10 |             24 |         2.40 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[27]_3[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               15 |             31 |         2.07 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[21]_rep__0_1[0]       | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               19 |             31 |         1.63 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_en  |                                                                |                8 |             31 |         3.88 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[3]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               10 |             32 |         3.20 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[4]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[5]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               12 |             32 |         2.67 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[7]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               19 |             32 |         1.68 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[10]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               19 |             32 |         1.68 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[8]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[9]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               20 |             32 |         1.60 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[11]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[2]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               12 |             32 |         2.67 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[12]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[29]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[1]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               15 |             32 |         2.13 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[13]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[15]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               24 |             32 |         1.33 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[16]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               23 |             32 |         1.39 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[17]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               15 |             32 |         2.13 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[18]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               15 |             32 |         2.13 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[19]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[20]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               18 |             32 |         1.78 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[21]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               14 |             32 |         2.29 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[23]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               25 |             32 |         1.28 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[24]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               18 |             32 |         1.78 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[25]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               14 |             32 |         2.29 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[26]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[27]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               18 |             32 |         1.78 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[28]                                         | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/load_store_unit_i/addr_update                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               11 |             32 |         2.91 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_0     |                                                                |               21 |             32 |         1.52 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1     |                                                                |               12 |             32 |         2.67 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_2     |                                                                |               10 |             32 |         3.20 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q                   | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |                9 |             32 |         3.56 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q                    | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               19 |             32 |         1.68 |
|  clk_sys_BUFG     | rdata_q_reg[31]_i_4_n_0                                                                         |                                                                |               14 |             32 |         2.29 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[11]_0[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[11]_0[1]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[11]_0[2]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               15 |             32 |         2.13 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[11]_0[3]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  clk_sys_BUFG     | g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][31]_i_3_n_0                                            |                                                                |                9 |             32 |         3.56 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[24]_2[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               21 |             32 |         1.52 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[24]_3[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               13 |             32 |         2.46 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[27]_4[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               12 |             32 |         2.67 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[28]_0[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               14 |             32 |         2.29 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[28]_0[1]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               11 |             32 |         2.91 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[29]_0[0]              | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               10 |             32 |         3.20 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/imd_val_we_ex[1]                                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               18 |             32 |         1.78 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[0]_0[0]                                 | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               14 |             32 |         2.29 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[0]_0[1]                                 | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               16 |             32 |         2.00 |
|  clk_sys_BUFG     | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/device_req[2]_5                                | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/id_fsm_q_reg_0       |               10 |             32 |         3.20 |
|  u_top/clk        | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[0]                                          | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               19 |             32 |         1.68 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/if_stage_i/imd_val_we_ex[0]                                            | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               28 |             34 |         1.21 |
|  u_top/clk        |                                                                                                 | u_ibex/u_top/gen_regfile_ff.register_file_i/reset_released_reg |               23 |             36 |         1.57 |
|  u_top/clk        | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_id_pipe_reg_we                              |                                                                |               54 |             83 |         1.54 |
+-------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


