Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,613
design__instance__area,9360.49
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00041085455450229347
power__switching__total,0.00009497525752522051
power__leakage__total,0.0000013025590988036129
power__total,0.0005071323830634356
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2566947560501328
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.479951092453936
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10662362961004858
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.097438393445065
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106624
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.782799
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.29740502569111665
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.797405053446693
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6126389569054709
timing__setup__ws__corner:nom_slow_1p08V_125C,14.18021828983683
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.612639
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.687812
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2579981856734819
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.5982468578744624
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2891372223484793
timing__setup__ws__corner:nom_typ_1p20V_25C,14.765858287354371
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289137
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.265202
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.29740502569111665
clock__skew__worst_setup,0.479951092453936
timing__hold__ws,0.10662362961004858
timing__setup__ws,14.18021828983683
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106624
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.687812
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,613
design__instance__area__stdcell,9360.49
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.323428
design__instance__utilization__stdcell,0.323428
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,38
design__instance__area__class:inverter,208.656
design__instance__count__class:sequential_cell,84
design__instance__area__class:sequential_cell,3962.65
design__instance__count__class:multi_input_combinational_cell,316
design__instance__area__class:multi_input_combinational_cell,2794.18
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,146
design__instance__area__class:timing_repair_buffer,2168.21
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10631.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,43.5456
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,119
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,708
route__net__special,2
route__drc_errors__iter:0,202
route__wirelength__iter:0,10996
route__drc_errors__iter:1,86
route__wirelength__iter:1,10963
route__drc_errors__iter:2,86
route__wirelength__iter:2,10951
route__drc_errors__iter:3,11
route__wirelength__iter:3,10887
route__drc_errors__iter:4,0
route__wirelength__iter:4,10879
route__drc_errors,0
route__wirelength,10879
route__vias,3104
route__vias__singlecut,3104
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,393.64
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,94
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,94
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,94
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,94
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000032072
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000031838
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000440206
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000031838
design_powergrid__voltage__worst,0.000031838
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.000032072
design_powergrid__drop__worst__net:VPWR,0.000032072
design_powergrid__voltage__worst__net:VGND,0.000031838
design_powergrid__drop__worst__net:VGND,0.000031838
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000055300000000000004167955043599125275477490504272282123565673828125
ir__drop__worst,0.0000321000000000000009826341129670623786296346224844455718994140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
