Qflow synthesis logfile created on lun 05 abr 2021 19:51:59 CST
Running yosys for verilog parsing and synthesis
yosys  -s RISCV32I.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)


-- Executing script file `RISCV32I.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v
Parsing Verilog input from `/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v' to AST representation.
Generating RTLIL representation for module `\RISCV32I'.
Generating RTLIL representation for module `\alu_32'.
Generating RTLIL representation for module `\controlunit'.
Generating RTLIL representation for module `\csrfile_32'.
Generating RTLIL representation for module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Generating RTLIL representation for module `\immdecoder_32'.
Generating RTLIL representation for module `\meminterface_32'.
Generating RTLIL representation for module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Generating RTLIL representation for module `\registerfile_32'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \meminterface_32
Used module:         \immdecoder_32
Used module:         \csrfile_32
Used module:         \alu_32
Used module:     \controlunit

3.1.2. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \meminterface_32
Used module:         \immdecoder_32
Used module:         \csrfile_32
Used module:         \alu_32
Used module:     \controlunit
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676 in module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36 in module alu_32.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1967$683'.
  Set init value: \pc = 32
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1283$502'.
  Set init value: \wbinstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1271$501'.
  Set init value: \regwbtrap = 1'0
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1244$500'.
  Set init value: \meminstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1243$499'.
  Set init value: \memexecptions = 3'000
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1226$498'.
  Set init value: \idinstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1203$497'.
  Set init value: \aluinstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1202$496'.
  Set init value: \aluexecptions = 3'000
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1007$356'.
  Set init value: \mstatus = 2'00
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1006$355'.
  Set init value: \mip = 1'0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1005$354'.
  Set init value: \mie = 1'0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1004$353'.
  Set init value: \meta_irq = 1'0

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2030$691'.
     1/3: $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693
     2/3: $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_DATA[31:0]$692
     3/3: $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_ADDR[4:0]$694
Creating decoders for process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1967$683'.
     1/1: $1\pc[31:0]
Creating decoders for process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
     1/6: $1$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\793[31:0]$682
     2/6: $0$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$666$\793[31:0]$677
     3/6: $0$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\793[31:0]$678
     4/6: $0$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\s[3:0]$681
     5/6: $0$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\b[127:0]$680
     6/6: $0$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\a[31:0]$679
Creating decoders for process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1973$670'.
     1/1: $0\pc[31:0]
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
     1/6: $1$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\1450[31:0]$665
     2/6: $0$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$579$\1450[31:0]$660
     3/6: $0$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\1450[31:0]$661
     4/6: $0$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\s[2:0]$664
     5/6: $0$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\b[95:0]$663
     6/6: $0$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\a[31:0]$662
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
     1/6: $1$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\1438[31:0]$658
     2/6: $0$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$578$\1438[31:0]$653
     3/6: $0$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\1438[31:0]$654
     4/6: $0$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\s[1:0]$657
     5/6: $0$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\b[63:0]$656
     6/6: $0$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\a[31:0]$655
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
     1/6: $1$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\1422[31:0]$651
     2/6: $0$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$577$\1422[31:0]$646
     3/6: $0$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\1422[31:0]$647
     4/6: $0$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\s[3:0]$650
     5/6: $0$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\b[127:0]$649
     6/6: $0$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\a[31:0]$648
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
     1/6: $1$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\1392[31:0]$644
     2/6: $0$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$576$\1392[31:0]$639
     3/6: $0$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\1392[31:0]$640
     4/6: $0$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\s[2:0]$643
     5/6: $0$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\b[95:0]$642
     6/6: $0$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\a[31:0]$641
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
     1/6: $1$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\1379[15:0]$637
     2/6: $0$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$575$\1379[15:0]$632
     3/6: $0$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\1379[15:0]$633
     4/6: $0$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\s[1:0]$636
     5/6: $0$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\b[31:0]$635
     6/6: $0$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\a[15:0]$634
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
     1/6: $1$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\1350[15:0]$630
     2/6: $0$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$574$\1350[15:0]$625
     3/6: $0$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\1350[15:0]$626
     4/6: $0$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\s[1:0]$629
     5/6: $0$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\b[31:0]$628
     6/6: $0$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\a[15:0]$627
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
     1/6: $1$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\1336[23:0]$623
     2/6: $0$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$573$\1336[23:0]$618
     3/6: $0$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\1336[23:0]$619
     4/6: $0$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\s[1:0]$622
     5/6: $0$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\b[47:0]$621
     6/6: $0$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\a[23:0]$620
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
     1/6: $1$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\1295[7:0]$616
     2/6: $0$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$572$\1295[7:0]$611
     3/6: $0$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\1295[7:0]$612
     4/6: $0$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\s[3:0]$615
     5/6: $0$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\b[31:0]$614
     6/6: $0$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\a[7:0]$613
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
     1/6: $1$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\999[0:0]$571
     2/6: $0$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$509$\999[0:0]$566
     3/6: $0$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\999[0:0]$567
     4/6: $0$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\s[5:0]$570
     5/6: $0$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\b[5:0]$569
     6/6: $0$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\a[0:0]$568
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
     1/6: $1$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\993[5:0]$564
     2/6: $0$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$508$\993[5:0]$559
     3/6: $0$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\993[5:0]$560
     4/6: $0$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\s[5:0]$563
     5/6: $0$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\b[35:0]$562
     6/6: $0$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\a[5:0]$561
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
     1/6: $1$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\987[3:0]$557
     2/6: $0$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$507$\987[3:0]$552
     3/6: $0$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\987[3:0]$553
     4/6: $0$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\s[5:0]$556
     5/6: $0$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\b[23:0]$555
     6/6: $0$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\a[3:0]$554
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
     1/6: $1$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\980[0:0]$550
     2/6: $0$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$506$\980[0:0]$545
     3/6: $0$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\980[0:0]$546
     4/6: $0$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\s[5:0]$549
     5/6: $0$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\b[5:0]$548
     6/6: $0$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\a[0:0]$547
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
     1/6: $1$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\1021[0:0]$543
     2/6: $0$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$505$\1021[0:0]$538
     3/6: $0$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\1021[0:0]$539
     4/6: $0$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\s[5:0]$542
     5/6: $0$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\b[5:0]$541
     6/6: $0$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\a[0:0]$540
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
     1/6: $1$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\1014[10:0]$536
     2/6: $0$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$504$\1014[10:0]$531
     3/6: $0$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\1014[10:0]$532
     4/6: $0$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\s[5:0]$535
     5/6: $0$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\b[65:0]$534
     6/6: $0$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\a[10:0]$533
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
     1/6: $1$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\1006[7:0]$529
     2/6: $0$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$503$\1006[7:0]$526
     3/6: $0$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\1006[7:0]$524
     4/6: $0$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\s[5:0]$528
     5/6: $0$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\b[47:0]$527
     6/6: $0$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\a[7:0]$525
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1283$502'.
     1/1: $1\wbinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1271$501'.
     1/1: $1\regwbtrap[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1244$500'.
     1/1: $1\meminstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1243$499'.
     1/1: $1\memexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1226$498'.
     1/1: $1\idinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1203$497'.
     1/1: $1\aluinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1202$496'.
     1/1: $1\aluexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
     1/6: $1$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\679[31:0]$495
     2/6: $0$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$360$\679[31:0]$490
     3/6: $0$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\679[31:0]$491
     4/6: $0$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\s[3:0]$494
     5/6: $0$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\b[127:0]$493
     6/6: $0$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\a[31:0]$492
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
     1/6: $1$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\578[0:0]$488
     2/6: $0$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$359$\578[0:0]$483
     3/6: $0$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\578[0:0]$484
     4/6: $0$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\s[3:0]$487
     5/6: $0$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\b[3:0]$486
     6/6: $0$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\a[0:0]$485
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
     1/6: $1$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\519[31:0]$481
     2/6: $0$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$358$\519[31:0]$476
     3/6: $0$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\519[31:0]$477
     4/6: $0$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\s[2:0]$480
     5/6: $0$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\b[95:0]$479
     6/6: $0$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\a[31:0]$478
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
     1/6: $1$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\508[31:0]$474
     2/6: $0$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$357$\508[31:0]$469
     3/6: $0$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\508[31:0]$470
     4/6: $0$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\s[2:0]$473
     5/6: $0$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\b[95:0]$472
     6/6: $0$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\a[31:0]$471
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1430$424'.
     1/1: $0\regcsrwb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1428$423'.
     1/1: $0\regloadwb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1426$422'.
     1/1: $0\regcwb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1424$421'.
     1/1: $0\regwbtrap[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1422$420'.
     1/1: $0\regmret[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1420$419'.
     1/1: $0\wbinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1418$418'.
     1/1: $0\wbpc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1407$408'.
     1/1: $0\regtarget[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1405$407'.
     1/1: $0\regcsrmem[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1403$406'.
     1/1: $0\regrs2mem[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1401$405'.
     1/1: $0\regcmem[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1399$404'.
     1/1: $0\regjmpalign[1:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1397$403'.
     1/1: $0\regpcsel[1:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1395$402'.
     1/1: $0\regcondt[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1393$401'.
     1/1: $0\regz[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1391$400'.
     1/1: $0\memexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1389$399'.
     1/1: $0\meminstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1387$398'.
     1/1: $0\mempc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1385$397'.
     1/1: $0\mempc[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1355$387'.
     1/1: $0\regimmalu[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1353$386'.
     1/1: $0\regcsralu[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1351$385'.
     1/1: $0\regrs2alu[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1349$384'.
     1/1: $0\regb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1347$383'.
     1/1: $0\rega[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1345$382'.
     1/1: $0\regalusel[3:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1343$381'.
     1/1: $0\aluexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1341$380'.
     1/1: $0\aluinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1339$379'.
     1/1: $0\alupc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1337$378'.
     1/1: $0\alupc[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1295$371'.
     1/1: $0\idinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1292$369'.
     1/1: $0\idpc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1289$367'.
     1/1: $0\idpc[31:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1007$356'.
     1/1: $1\mstatus[1:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1006$355'.
     1/1: $1\mip[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1005$354'.
     1/1: $1\mie[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1004$353'.
     1/1: $1\meta_irq[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
     1/6: $1$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\1194[31:0]$352
     2/6: $0$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$275$\1194[31:0]$347
     3/6: $0$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\1194[31:0]$348
     4/6: $0$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\s[6:0]$351
     5/6: $0$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\b[223:0]$350
     6/6: $0$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\a[31:0]$349
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
     1/6: $1$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\1060[31:0]$345
     2/6: $0$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$274$\1060[31:0]$340
     3/6: $0$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\1060[31:0]$341
     4/6: $0$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\s[1:0]$344
     5/6: $0$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\b[63:0]$343
     6/6: $0$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\a[31:0]$342
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
     1/6: $1$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\1052[31:0]$338
     2/6: $0$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$273$\1052[31:0]$333
     3/6: $0$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\1052[31:0]$334
     4/6: $0$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\s[1:0]$337
     5/6: $0$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\b[63:0]$336
     6/6: $0$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\a[31:0]$335
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1092$324'.
     1/1: $0\mstatus[1:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1085$318'.
     1/1: $0\mcause[31:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1077$311'.
     1/1: $0\mepc[29:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1069$304'.
     1/1: $0\meta_irq[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1067$303'.
     1/1: $0\mip[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1065$302'.
     1/1: $0\mie[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1056$294'.
     1/1: $0\mvect[31:0]
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
     1/6: $1$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\433[0:0]$272
     2/6: $0$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$59$\433[0:0]$267
     3/6: $0$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\433[0:0]$268
     4/6: $0$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\s[10:0]$271
     5/6: $0$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\b[10:0]$270
     6/6: $0$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\a[0:0]$269
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
     1/6: $1$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\421[1:0]$265
     2/6: $0$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$58$\421[1:0]$260
     3/6: $0$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\421[1:0]$261
     4/6: $0$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\s[10:0]$264
     5/6: $0$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\b[21:0]$263
     6/6: $0$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\a[1:0]$262
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
     1/6: $1$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\358[0:0]$258
     2/6: $0$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$57$\358[0:0]$253
     3/6: $0$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\358[0:0]$254
     4/6: $0$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\s[10:0]$257
     5/6: $0$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\b[10:0]$256
     6/6: $0$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\a[0:0]$255
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
     1/6: $1$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\346[0:0]$251
     2/6: $0$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$56$\346[0:0]$246
     3/6: $0$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\346[0:0]$247
     4/6: $0$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\s[10:0]$250
     5/6: $0$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\b[10:0]$249
     6/6: $0$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\a[0:0]$248
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
     1/6: $1$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\334[0:0]$244
     2/6: $0$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$55$\334[0:0]$239
     3/6: $0$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\334[0:0]$240
     4/6: $0$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\s[10:0]$243
     5/6: $0$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\b[10:0]$242
     6/6: $0$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\a[0:0]$241
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
     1/6: $1$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\272[1:0]$237
     2/6: $0$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$54$\272[1:0]$232
     3/6: $0$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\272[1:0]$233
     4/6: $0$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\s[10:0]$236
     5/6: $0$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\b[21:0]$235
     6/6: $0$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\a[1:0]$234
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
     1/6: $1$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\234[0:0]$230
     2/6: $0$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$53$\234[0:0]$225
     3/6: $0$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\234[0:0]$226
     4/6: $0$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\s[10:0]$229
     5/6: $0$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\b[10:0]$228
     6/6: $0$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\a[0:0]$227
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
     1/6: $1$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\222[0:0]$223
     2/6: $0$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$52$\222[0:0]$218
     3/6: $0$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\222[0:0]$219
     4/6: $0$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\s[10:0]$222
     5/6: $0$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\b[10:0]$221
     6/6: $0$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\a[0:0]$220
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
     1/6: $1$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\210[0:0]$216
     2/6: $0$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$51$\210[0:0]$211
     3/6: $0$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\210[0:0]$212
     4/6: $0$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\s[10:0]$215
     5/6: $0$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\b[10:0]$214
     6/6: $0$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\a[0:0]$213
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
     1/6: $1$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\198[3:0]$209
     2/6: $0$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$50$\198[3:0]$204
     3/6: $0$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\198[3:0]$205
     4/6: $0$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\s[10:0]$208
     5/6: $0$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\b[43:0]$207
     6/6: $0$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\a[3:0]$206
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
     1/6: $1$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\190[2:0]$202
     2/6: $0$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$49$\190[2:0]$197
     3/6: $0$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\190[2:0]$198
     4/6: $0$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\s[10:0]$201
     5/6: $0$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\b[32:0]$200
     6/6: $0$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\a[2:0]$199
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
     1/6: $1$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\177[1:0]$195
     2/6: $0$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$48$\177[1:0]$190
     3/6: $0$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\177[1:0]$191
     4/6: $0$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\s[10:0]$194
     5/6: $0$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\b[21:0]$193
     6/6: $0$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\a[1:0]$192
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
     1/6: $1$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\165[1:0]$188
     2/6: $0$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$47$\165[1:0]$183
     3/6: $0$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\165[1:0]$184
     4/6: $0$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\s[10:0]$187
     5/6: $0$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\b[21:0]$186
     6/6: $0$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\a[1:0]$185
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
     1/6: $1$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\141[0:0]$181
     2/6: $0$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$46$\141[0:0]$176
     3/6: $0$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\141[0:0]$177
     4/6: $0$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\s[2:0]$180
     5/6: $0$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\b[2:0]$179
     6/6: $0$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\a[0:0]$178
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
     1/6: $1$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\137[0:0]$174
     2/6: $0$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$45$\137[0:0]$169
     3/6: $0$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\137[0:0]$170
     4/6: $0$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\s[2:0]$173
     5/6: $0$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\b[2:0]$172
     6/6: $0$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\a[0:0]$171
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
     1/6: $1$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\134[0:0]$167
     2/6: $0$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$44$\134[0:0]$162
     3/6: $0$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\134[0:0]$163
     4/6: $0$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\s[2:0]$166
     5/6: $0$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\b[2:0]$165
     6/6: $0$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\a[0:0]$164
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
     1/6: $1$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\122[3:0]$160
     2/6: $0$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$43$\122[3:0]$155
     3/6: $0$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\122[3:0]$156
     4/6: $0$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\s[2:0]$159
     5/6: $0$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\b[11:0]$158
     6/6: $0$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\a[3:0]$157
Creating decoders for process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
     1/6: $1$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\1265[31:0]$42
     2/6: $0$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$1$\1265[31:0]$37
     3/6: $0$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\1265[31:0]$38
     4/6: $0$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\s[12:0]$41
     5/6: $0$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\b[415:0]$40
     6/6: $0$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\a[31:0]$39

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\793' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\a' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\b' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$667$\s' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
Latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\793$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1997$666$\793' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676': $auto$proc_dlatch.cc:409:proc_dlatch$1011
No latch inferred for signal `\meminterface_32.$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$579$\1450' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
No latch inferred for signal `\meminterface_32.$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\1450' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
No latch inferred for signal `\meminterface_32.$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
No latch inferred for signal `\meminterface_32.$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
No latch inferred for signal `\meminterface_32.$func$\1450$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1947$587$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
No latch inferred for signal `\meminterface_32.$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\1438' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
No latch inferred for signal `\meminterface_32.$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
No latch inferred for signal `\meminterface_32.$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
No latch inferred for signal `\meminterface_32.$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$586$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
Latch inferred for signal `\meminterface_32.$func$\1438$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1927$578$\1438' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652': $auto$proc_dlatch.cc:409:proc_dlatch$1028
No latch inferred for signal `\meminterface_32.$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\1422' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
No latch inferred for signal `\meminterface_32.$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
No latch inferred for signal `\meminterface_32.$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
No latch inferred for signal `\meminterface_32.$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$585$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
Latch inferred for signal `\meminterface_32.$func$\1422$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1910$577$\1422' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645': $auto$proc_dlatch.cc:409:proc_dlatch$1057
No latch inferred for signal `\meminterface_32.$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$576$\1392' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
No latch inferred for signal `\meminterface_32.$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\1392' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
No latch inferred for signal `\meminterface_32.$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
No latch inferred for signal `\meminterface_32.$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
No latch inferred for signal `\meminterface_32.$func$\1392$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1887$584$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
No latch inferred for signal `\meminterface_32.$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\1379' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
No latch inferred for signal `\meminterface_32.$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
No latch inferred for signal `\meminterface_32.$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
No latch inferred for signal `\meminterface_32.$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$583$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
Latch inferred for signal `\meminterface_32.$func$\1379$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1867$575$\1379' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631': $auto$proc_dlatch.cc:409:proc_dlatch$1074
No latch inferred for signal `\meminterface_32.$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\1350' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
No latch inferred for signal `\meminterface_32.$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
No latch inferred for signal `\meminterface_32.$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
No latch inferred for signal `\meminterface_32.$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$582$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
Latch inferred for signal `\meminterface_32.$func$\1350$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1850$574$\1350' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624': $auto$proc_dlatch.cc:409:proc_dlatch$1091
No latch inferred for signal `\meminterface_32.$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\1336' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
No latch inferred for signal `\meminterface_32.$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
No latch inferred for signal `\meminterface_32.$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
No latch inferred for signal `\meminterface_32.$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$581$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
Latch inferred for signal `\meminterface_32.$func$\1336$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1833$573$\1336' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617': $auto$proc_dlatch.cc:409:proc_dlatch$1108
No latch inferred for signal `\meminterface_32.$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\1295' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
No latch inferred for signal `\meminterface_32.$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
No latch inferred for signal `\meminterface_32.$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
No latch inferred for signal `\meminterface_32.$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$580$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
Latch inferred for signal `\meminterface_32.$func$\1295$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1816$572$\1295' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610': $auto$proc_dlatch.cc:409:proc_dlatch$1137
No latch inferred for signal `\immdecoder_32.$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$509$\999' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
No latch inferred for signal `\immdecoder_32.$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\999' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
No latch inferred for signal `\immdecoder_32.$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
No latch inferred for signal `\immdecoder_32.$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
No latch inferred for signal `\immdecoder_32.$func$\999$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1752$516$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
No latch inferred for signal `\immdecoder_32.$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$508$\993' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
No latch inferred for signal `\immdecoder_32.$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\993' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
No latch inferred for signal `\immdecoder_32.$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
No latch inferred for signal `\immdecoder_32.$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
No latch inferred for signal `\immdecoder_32.$func$\993$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1729$515$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
No latch inferred for signal `\immdecoder_32.$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$507$\987' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
No latch inferred for signal `\immdecoder_32.$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\987' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
No latch inferred for signal `\immdecoder_32.$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
No latch inferred for signal `\immdecoder_32.$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
No latch inferred for signal `\immdecoder_32.$func$\987$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1706$514$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
No latch inferred for signal `\immdecoder_32.$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$506$\980' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
No latch inferred for signal `\immdecoder_32.$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\980' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
No latch inferred for signal `\immdecoder_32.$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
No latch inferred for signal `\immdecoder_32.$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
No latch inferred for signal `\immdecoder_32.$func$\980$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1683$513$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
No latch inferred for signal `\immdecoder_32.$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$505$\1021' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
No latch inferred for signal `\immdecoder_32.$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\1021' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
No latch inferred for signal `\immdecoder_32.$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
No latch inferred for signal `\immdecoder_32.$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
No latch inferred for signal `\immdecoder_32.$func$\1021$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1654$512$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
No latch inferred for signal `\immdecoder_32.$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$504$\1014' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
No latch inferred for signal `\immdecoder_32.$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\1014' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
No latch inferred for signal `\immdecoder_32.$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
No latch inferred for signal `\immdecoder_32.$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
No latch inferred for signal `\immdecoder_32.$func$\1014$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1631$511$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
No latch inferred for signal `\immdecoder_32.$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\1006' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
No latch inferred for signal `\immdecoder_32.$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
No latch inferred for signal `\immdecoder_32.$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$503$\1006' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
No latch inferred for signal `\immdecoder_32.$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
No latch inferred for signal `\immdecoder_32.$func$\1006$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1608$510$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\679' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$364$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\679$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1454$360$\679' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489': $auto$proc_dlatch.cc:409:proc_dlatch$1166
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\578' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$363$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\578$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1384$359$\578' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482': $auto$proc_dlatch.cc:409:proc_dlatch$1195
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$358$\519' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\519' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\519$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1336$362$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$357$\508' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\508' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\508$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1316$361$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
No latch inferred for signal `\csrfile_32.$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$275$\1194' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
No latch inferred for signal `\csrfile_32.$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\1194' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
No latch inferred for signal `\csrfile_32.$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
No latch inferred for signal `\csrfile_32.$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
No latch inferred for signal `\csrfile_32.$func$\1194$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1125$278$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
No latch inferred for signal `\csrfile_32.$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\1060' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
No latch inferred for signal `\csrfile_32.$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
No latch inferred for signal `\csrfile_32.$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
No latch inferred for signal `\csrfile_32.$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$277$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
Latch inferred for signal `\csrfile_32.$func$\1060$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1048$274$\1060' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339': $auto$proc_dlatch.cc:409:proc_dlatch$1212
No latch inferred for signal `\csrfile_32.$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\1052' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
No latch inferred for signal `\csrfile_32.$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
No latch inferred for signal `\csrfile_32.$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
No latch inferred for signal `\csrfile_32.$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$276$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
Latch inferred for signal `\csrfile_32.$func$\1052$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1031$273$\1052' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332': $auto$proc_dlatch.cc:409:proc_dlatch$1229
No latch inferred for signal `\controlunit.$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$59$\433' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
No latch inferred for signal `\controlunit.$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\433' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
No latch inferred for signal `\controlunit.$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
No latch inferred for signal `\controlunit.$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
No latch inferred for signal `\controlunit.$func$\433$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:908$76$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
No latch inferred for signal `\controlunit.$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$58$\421' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
No latch inferred for signal `\controlunit.$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\421' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
No latch inferred for signal `\controlunit.$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
No latch inferred for signal `\controlunit.$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
No latch inferred for signal `\controlunit.$func$\421$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:875$75$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
No latch inferred for signal `\controlunit.$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$57$\358' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
No latch inferred for signal `\controlunit.$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\358' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
No latch inferred for signal `\controlunit.$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
No latch inferred for signal `\controlunit.$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
No latch inferred for signal `\controlunit.$func$\358$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:824$74$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
No latch inferred for signal `\controlunit.$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$56$\346' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
No latch inferred for signal `\controlunit.$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\346' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
No latch inferred for signal `\controlunit.$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
No latch inferred for signal `\controlunit.$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
No latch inferred for signal `\controlunit.$func$\346$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:791$73$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
No latch inferred for signal `\controlunit.$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$55$\334' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
No latch inferred for signal `\controlunit.$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\334' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
No latch inferred for signal `\controlunit.$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
No latch inferred for signal `\controlunit.$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
No latch inferred for signal `\controlunit.$func$\334$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:758$72$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
No latch inferred for signal `\controlunit.$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$54$\272' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
No latch inferred for signal `\controlunit.$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\272' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
No latch inferred for signal `\controlunit.$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
No latch inferred for signal `\controlunit.$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
No latch inferred for signal `\controlunit.$func$\272$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:707$71$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
No latch inferred for signal `\controlunit.$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$53$\234' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
No latch inferred for signal `\controlunit.$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\234' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
No latch inferred for signal `\controlunit.$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
No latch inferred for signal `\controlunit.$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
No latch inferred for signal `\controlunit.$func$\234$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:663$70$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
No latch inferred for signal `\controlunit.$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$52$\222' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
No latch inferred for signal `\controlunit.$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\222' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
No latch inferred for signal `\controlunit.$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
No latch inferred for signal `\controlunit.$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
No latch inferred for signal `\controlunit.$func$\222$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:630$69$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
No latch inferred for signal `\controlunit.$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$51$\210' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
No latch inferred for signal `\controlunit.$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\210' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
No latch inferred for signal `\controlunit.$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
No latch inferred for signal `\controlunit.$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
No latch inferred for signal `\controlunit.$func$\210$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:597$68$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
No latch inferred for signal `\controlunit.$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\198' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
No latch inferred for signal `\controlunit.$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
No latch inferred for signal `\controlunit.$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
No latch inferred for signal `\controlunit.$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$67$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
Latch inferred for signal `\controlunit.$func$\198$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:564$50$\198' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203': $auto$proc_dlatch.cc:409:proc_dlatch$1238
No latch inferred for signal `\controlunit.$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$49$\190' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
No latch inferred for signal `\controlunit.$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\190' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
No latch inferred for signal `\controlunit.$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
No latch inferred for signal `\controlunit.$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
No latch inferred for signal `\controlunit.$func$\190$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:531$66$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
No latch inferred for signal `\controlunit.$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$48$\177' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
No latch inferred for signal `\controlunit.$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\177' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
No latch inferred for signal `\controlunit.$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
No latch inferred for signal `\controlunit.$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
No latch inferred for signal `\controlunit.$func$\177$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:498$65$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
No latch inferred for signal `\controlunit.$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$47$\165' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
No latch inferred for signal `\controlunit.$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\165' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
No latch inferred for signal `\controlunit.$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
No latch inferred for signal `\controlunit.$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
No latch inferred for signal `\controlunit.$func$\165$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:465$64$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
No latch inferred for signal `\controlunit.$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$46$\141' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
No latch inferred for signal `\controlunit.$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\141' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
No latch inferred for signal `\controlunit.$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
No latch inferred for signal `\controlunit.$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
No latch inferred for signal `\controlunit.$func$\141$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:428$63$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
No latch inferred for signal `\controlunit.$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$45$\137' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
No latch inferred for signal `\controlunit.$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\137' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
No latch inferred for signal `\controlunit.$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
No latch inferred for signal `\controlunit.$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
No latch inferred for signal `\controlunit.$func$\137$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:411$62$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
No latch inferred for signal `\controlunit.$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$44$\134' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
No latch inferred for signal `\controlunit.$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\134' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
No latch inferred for signal `\controlunit.$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
No latch inferred for signal `\controlunit.$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
No latch inferred for signal `\controlunit.$func$\134$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:394$61$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
No latch inferred for signal `\controlunit.$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$43$\122' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
No latch inferred for signal `\controlunit.$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\122' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
No latch inferred for signal `\controlunit.$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
No latch inferred for signal `\controlunit.$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
No latch inferred for signal `\controlunit.$func$\122$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:373$60$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
No latch inferred for signal `\alu_32.$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$1$\1265' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
No latch inferred for signal `\alu_32.$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\1265' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
No latch inferred for signal `\alu_32.$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\a' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
No latch inferred for signal `\alu_32.$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\b' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
No latch inferred for signal `\alu_32.$func$\1265$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:221$2$\s' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\registerfile_32.$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_DATA' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2030$691'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\registerfile_32.$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2030$691'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\registerfile_32.$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_ADDR' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2030$691'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\pc' using process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1973$670'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsrwb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1430$424'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regloadwb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1428$423'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcwb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1426$422'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regwbtrap' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1424$421'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regmret' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1422$420'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\wbinstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1420$419'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\wbpc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1418$418'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regtarget' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1407$408'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsrmem' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1405$407'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regrs2mem' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1403$406'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcmem' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1401$405'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regjmpalign' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1399$404'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regpcsel' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1397$403'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcondt' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1395$402'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regz' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1393$401'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\memexecptions' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1391$400'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\meminstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1389$399'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\mempc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1387$398'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\mempc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1385$397'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regimmalu' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1355$387'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsralu' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1353$386'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regrs2alu' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1351$385'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1349$384'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\rega' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1347$383'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regalusel' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1345$382'.
  created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\aluexecptions' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1343$381'.
  created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\aluinstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1341$380'.
  created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\alupc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1339$379'.
  created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\alupc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1337$378'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\idinstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1295$371'.
  created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\idpc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1292$369'.
  created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\idpc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1289$367'.
  created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\csrfile_32.\mstatus' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1092$324'.
  created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\csrfile_32.\mcause' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1085$318'.
  created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\csrfile_32.\mepc' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1077$311'.
  created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\csrfile_32.\meta_irq' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1069$304'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\csrfile_32.\mip' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1067$303'.
  created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\csrfile_32.\mie' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1065$302'.
  created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\csrfile_32.\mvect' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1056$294'.
  created $dff cell `$procdff$1281' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2030$691'.
Removing empty process `registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2030$691'.
Removing empty process `programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1967$683'.
Found and cleaned up 1 empty switch in `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
Removing empty process `programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1979$676'.
Removing empty process `programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1973$670'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1931$659'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1913$652'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1892$645'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1871$638'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1853$631'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1836$624'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1819$617'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1798$610'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1730$565'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1707$558'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1684$551'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1661$544'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1632$537'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1609$530'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1586$523'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1283$502'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1271$501'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1244$500'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1243$499'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1226$498'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1203$497'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1202$496'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1436$489'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1366$482'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1320$475'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1300$468'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1430$424'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1428$423'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1426$422'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1424$421'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1422$420'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1420$419'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1418$418'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1407$408'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1405$407'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1403$406'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1401$405'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1399$404'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1397$403'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1395$402'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1393$401'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1391$400'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1389$399'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1387$398'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1385$397'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1355$387'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1353$386'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1351$385'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1349$384'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1347$383'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1345$382'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1343$381'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1341$380'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1339$379'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1337$378'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1295$371'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1292$369'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1289$367'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1007$356'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1006$355'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1005$354'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1004$353'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1101$346'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1034$339'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1017$332'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1092$324'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1085$318'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1077$311'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1069$304'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1067$303'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1065$302'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1056$294'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:876$266'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:843$259'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:792$252'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:759$245'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:726$238'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:675$231'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:631$224'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:598$217'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:565$210'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:532$203'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:499$196'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:466$189'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:433$182'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:412$175'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:395$168'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:378$161'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:357$154'.
Found and cleaned up 1 empty switch in `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
Removing empty process `alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:185$36'.
Cleaned up 42 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module registerfile_32.
<suppressed ~3 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~9 debug messages>
Optimizing module meminterface_32.
<suppressed ~52 debug messages>
Optimizing module immdecoder_32.
<suppressed ~1 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~20 debug messages>
Optimizing module csrfile_32.
<suppressed ~24 debug messages>
Optimizing module controlunit.
<suppressed ~10 debug messages>
Optimizing module alu_32.
<suppressed ~2 debug messages>
Optimizing module RISCV32I.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registerfile_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \RISCV32I..
Removed 30 unused cells and 1128 unused wires.
<suppressed ~38 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module RISCV32I..
checking module alu_32..
checking module controlunit..
checking module csrfile_32..
checking module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module immdecoder_32..
checking module meminterface_32..
checking module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module registerfile_32..
found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
<suppressed ~15 debug messages>
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
<suppressed ~3 debug messages>
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
<suppressed ~51 debug messages>
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 23 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
    New ctrl vector for $pmux cell $procmux$844: { $auto$opt_reduce.cc:132:opt_mux$1283 \_21_ }
    New ctrl vector for $pmux cell $procmux$854: { $auto$opt_reduce.cc:132:opt_mux$1287 \_16_ $auto$opt_reduce.cc:132:opt_mux$1285 \_21_ }
    New ctrl vector for $pmux cell $procmux$888: { $auto$opt_reduce.cc:132:opt_mux$1289 \_57_ }
    New ctrl vector for $pmux cell $procmux$907: { \_32_ $auto$opt_reduce.cc:132:opt_mux$1291 \_37_ \_38_ \_57_ }
    New ctrl vector for $pmux cell $procmux$918: { $auto$opt_reduce.cc:132:opt_mux$1295 \_30_ \_32_ \_34_ $auto$opt_reduce.cc:132:opt_mux$1293 \_57_ }
    New ctrl vector for $pmux cell $procmux$929: { $auto$opt_reduce.cc:132:opt_mux$1299 $auto$opt_reduce.cc:132:opt_mux$1297 \_57_ }
    New ctrl vector for $pmux cell $procmux$940: { \_29_ $auto$opt_reduce.cc:132:opt_mux$1301 \_57_ }
    New ctrl vector for $pmux cell $procmux$950: $auto$opt_reduce.cc:132:opt_mux$1303
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
    New ctrl vector for $pmux cell $procmux$836: \_06_
    New ctrl vector for $pmux cell $procmux$840: \_01_
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    New ctrl vector for $pmux cell $procmux$805: { \_28_ \_29_ \_30_ }
    New ctrl vector for $pmux cell $procmux$811: { \_15_ \_16_ \_18_ }
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
    New ctrl vector for $pmux cell $procmux$749: { $auto$opt_reduce.cc:132:opt_mux$1307 \_02_ \_04_ $auto$opt_reduce.cc:132:opt_mux$1305 }
    New ctrl vector for $pmux cell $procmux$757: { $auto$opt_reduce.cc:132:opt_mux$1311 $auto$opt_reduce.cc:132:opt_mux$1309 }
    New ctrl vector for $pmux cell $procmux$765: { $auto$opt_reduce.cc:132:opt_mux$1315 \_03_ $auto$opt_reduce.cc:132:opt_mux$1313 \_05_ }
    New ctrl vector for $pmux cell $procmux$773: { \_00_ \_01_ $auto$opt_reduce.cc:132:opt_mux$1317 \_05_ }
    New ctrl vector for $pmux cell $procmux$781: { $auto$opt_reduce.cc:132:opt_mux$1319 \_05_ }
    New ctrl vector for $pmux cell $procmux$789: { \_03_ $auto$opt_reduce.cc:132:opt_mux$1321 \_05_ }
    New ctrl vector for $pmux cell $procmux$797: { $auto$opt_reduce.cc:132:opt_mux$1325 $auto$opt_reduce.cc:132:opt_mux$1323 \_05_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1306: { \_01_ \_00_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1310: { \_01_ \_00_ \_02_ \_04_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1316: { \_03_ \_02_ \_04_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1318: { \_01_ \_03_ \_00_ \_02_ \_04_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1320: { \_01_ \_00_ \_02_ \_04_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1324: { \_01_ \_00_ \_02_ }
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
    New ctrl vector for $pmux cell $procmux$716: \_06_
    New ctrl vector for $pmux cell $procmux$720: { \_01_ \_02_ \_03_ }
    New ctrl vector for $pmux cell $procmux$731: \mem_size [2]
    New ctrl vector for $pmux cell $procmux$735: \mem_addr [1]
    New ctrl vector for $pmux cell $procmux$739: \mem_size [2]
    New ctrl vector for $pmux cell $procmux$743: { \_01_ \_02_ \_03_ }
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    New ctrl vector for $pmux cell $procmux$705: { \_3_ \_4_ \_5_ }
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
    Consolidated identical input bits for $mux cell $procmux$698:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693
      New ports: A=1'0, B=1'1, Y=$0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0]
      New connections: $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [31:1] = { $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] $0$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$684_EN[31:0]$693 [0] }
  Optimizing cells in module \registerfile_32.
Performed a total of 33 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
<suppressed ~6 debug messages>
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 2 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1212 ($dlatch) from module csrfile_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1229 ($dlatch) from module csrfile_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1074 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1091 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1108 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1028 ($dlatch) from module meminterface_32.
Replaced 6 DFF cells.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 2 unused cells and 33 unused wires.
<suppressed ~6 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
<suppressed ~1 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
<suppressed ~1 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.16. Rerunning OPT passes. (Maybe there is more to do..)

3.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

3.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.23. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 31) from port B of cell alu_32.$shl$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:158$7 ($shl).
Removed top 3 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:159$8 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:162$11 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:167$16 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:171$20 ($eq).
Removed top 26 bits (of 31) from port B of cell alu_32.$shr$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:172$21 ($shr).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:173$22 ($eq).
Removed top 26 bits (of 31) from port B of cell alu_32.$sshr$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:174$23 ($sshr).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:177$26 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:179$28 ($eq).
Removed top 2 bits (of 4) from port B of cell controlunit.$or$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:353$79 ($or).
Removed top 1 bits (of 2) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:354$80 ($eq).
Removed top 2 bits (of 3) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:376$85 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:717$111 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:832$127 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:833$128 ($eq).
Removed top 5 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:837$132 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:839$134 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:840$135 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:913$142 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:914$143 ($eq).
Removed top 5 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:918$147 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:919$148 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:922$151 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:923$152 ($eq).
Removed top 3 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:924$153 ($eq).
Removed top 26 bits (of 32) from port B of cell csrfile_32.$add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1015$283 ($add).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1049$287 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1058$295 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1071$305 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1079$312 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1087$319 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1097$328 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1094$325 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1095$326 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1096$327 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1098$329 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1099$330 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1100$331 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1299$374 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1319$377 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1362$393 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1433$426 ($eq).
Removed top 1 bits (of 7) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1478$452 ($eq).
Removed top 5 bits (of 7) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1480$454 ($eq).
Removed cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1487$461 ($mux).
Removed top 2 bits (of 4) from mux cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1488$462 ($mux).
Removed top 17 bits (of 32) from FF cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$procdff$1248 ($dff).
Removed top 2 bits (of 4) from wire datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa._59_.
Removed top 2 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1656$518 ($eq).
Removed top 1 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1657$519 ($eq).
Removed top 1 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1658$520 ($eq).
Removed top 1 bits (of 2) from port B of cell meminterface_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1795$589 ($eq).
Removed top 1 bits (of 2) from port B of cell meminterface_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1869$599 ($eq).
Removed top 1 bits (of 2) from port B of cell programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1975$671 ($eq).
Removed top 29 bits (of 32) from port B of cell programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1998$675 ($add).
Removed cell registerfile_32.$procmux$700 ($mux).
Removed cell registerfile_32.$procmux$702 ($mux).
Removed top 31 bits (of 32) from FF cell registerfile_32.$procdff$1240 ($dff).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

3.10. Executing TECHMAP pass (map to technology primitives).

3.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~704 debug messages>

3.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module RISCV32I:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_32:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:154$3 ($add).
  creating $macc model for $sub$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:156$5 ($sub).
  creating $alu model for $macc $sub$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:156$5.
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:154$3.
  creating $alu model for $lt$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:160$9 ($lt): new $alu
  creating $alu model for $lt$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:165$14 ($lt): new $alu
  creating $alu cell for $lt$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:165$14: $auto$alumacc.cc:474:replace_alu$1329
  creating $alu cell for $lt$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:160$9: $auto$alumacc.cc:474:replace_alu$1340
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:154$3: $auto$alumacc.cc:474:replace_alu$1353
  creating $alu cell for $sub$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:156$5: $auto$alumacc.cc:474:replace_alu$1356
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module controlunit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csrfile_32:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1015$283 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1015$283.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1015$283: $auto$alumacc.cc:474:replace_alu$1359
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1357$388 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1357$388.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1357$388: $auto$alumacc.cc:474:replace_alu$1362
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immdecoder_32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module meminterface_32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1998$675 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1998$675.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1998$675: $auto$alumacc.cc:474:replace_alu$1365
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module registerfile_32:
  created 0 $alu and 0 $macc cells.

3.12. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu_32 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:174$23 ($sshr):
    Found 1 activation_patterns using ctrl signal \_21_.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:172$21 ($shr):
    Found 1 activation_patterns using ctrl signal \_19_.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:158$7 ($shl):
    Found 1 activation_patterns using ctrl signal \_05_.
    No candidates found.
Found 2 cells in module registerfile_32 that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2034$696 ($memrd):
    Found 1 activation_patterns using ctrl signal \_2_.
    Found 1 candidates: $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2033$695
    Analyzing resource sharing with $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2033$695 ($memrd):
      Found 1 activation_patterns using ctrl signal \_4_.
      Activation pattern for cell $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2034$696: \_2_ = 1'0
      Activation pattern for cell $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2033$695: \_4_ = 1'0
      Size of SAT problem: 2 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \_4_ \_2_ } = 2'00
  Analyzing resource sharing options for $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2033$695 ($memrd):
    Found 1 activation_patterns using ctrl signal \_4_.
    No candidates found.

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~2 debug messages>
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1332: { $auto$alumacc.cc:490:replace_alu$1330 [0] $auto$alumacc.cc:490:replace_alu$1330 [1] $auto$alumacc.cc:490:replace_alu$1330 [2] $auto$alumacc.cc:490:replace_alu$1330 [3] $auto$alumacc.cc:490:replace_alu$1330 [4] $auto$alumacc.cc:490:replace_alu$1330 [5] $auto$alumacc.cc:490:replace_alu$1330 [6] $auto$alumacc.cc:490:replace_alu$1330 [7] $auto$alumacc.cc:490:replace_alu$1330 [8] $auto$alumacc.cc:490:replace_alu$1330 [9] $auto$alumacc.cc:490:replace_alu$1330 [10] $auto$alumacc.cc:490:replace_alu$1330 [11] $auto$alumacc.cc:490:replace_alu$1330 [12] $auto$alumacc.cc:490:replace_alu$1330 [13] $auto$alumacc.cc:490:replace_alu$1330 [14] $auto$alumacc.cc:490:replace_alu$1330 [15] $auto$alumacc.cc:490:replace_alu$1330 [16] $auto$alumacc.cc:490:replace_alu$1330 [17] $auto$alumacc.cc:490:replace_alu$1330 [18] $auto$alumacc.cc:490:replace_alu$1330 [19] $auto$alumacc.cc:490:replace_alu$1330 [20] $auto$alumacc.cc:490:replace_alu$1330 [21] $auto$alumacc.cc:490:replace_alu$1330 [22] $auto$alumacc.cc:490:replace_alu$1330 [23] $auto$alumacc.cc:490:replace_alu$1330 [24] $auto$alumacc.cc:490:replace_alu$1330 [25] $auto$alumacc.cc:490:replace_alu$1330 [26] $auto$alumacc.cc:490:replace_alu$1330 [27] $auto$alumacc.cc:490:replace_alu$1330 [28] $auto$alumacc.cc:490:replace_alu$1330 [29] $auto$alumacc.cc:490:replace_alu$1330 [30] $auto$alumacc.cc:490:replace_alu$1330 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1343: { $auto$alumacc.cc:490:replace_alu$1341 [0] $auto$alumacc.cc:490:replace_alu$1341 [1] $auto$alumacc.cc:490:replace_alu$1341 [2] $auto$alumacc.cc:490:replace_alu$1341 [3] $auto$alumacc.cc:490:replace_alu$1341 [4] $auto$alumacc.cc:490:replace_alu$1341 [5] $auto$alumacc.cc:490:replace_alu$1341 [6] $auto$alumacc.cc:490:replace_alu$1341 [7] $auto$alumacc.cc:490:replace_alu$1341 [8] $auto$alumacc.cc:490:replace_alu$1341 [9] $auto$alumacc.cc:490:replace_alu$1341 [10] $auto$alumacc.cc:490:replace_alu$1341 [11] $auto$alumacc.cc:490:replace_alu$1341 [12] $auto$alumacc.cc:490:replace_alu$1341 [13] $auto$alumacc.cc:490:replace_alu$1341 [14] $auto$alumacc.cc:490:replace_alu$1341 [15] $auto$alumacc.cc:490:replace_alu$1341 [16] $auto$alumacc.cc:490:replace_alu$1341 [17] $auto$alumacc.cc:490:replace_alu$1341 [18] $auto$alumacc.cc:490:replace_alu$1341 [19] $auto$alumacc.cc:490:replace_alu$1341 [20] $auto$alumacc.cc:490:replace_alu$1341 [21] $auto$alumacc.cc:490:replace_alu$1341 [22] $auto$alumacc.cc:490:replace_alu$1341 [23] $auto$alumacc.cc:490:replace_alu$1341 [24] $auto$alumacc.cc:490:replace_alu$1341 [25] $auto$alumacc.cc:490:replace_alu$1341 [26] $auto$alumacc.cc:490:replace_alu$1341 [27] $auto$alumacc.cc:490:replace_alu$1341 [28] $auto$alumacc.cc:490:replace_alu$1341 [29] $auto$alumacc.cc:490:replace_alu$1341 [30] $auto$alumacc.cc:490:replace_alu$1341 [31] }
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 2 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \wbinstr [31:15] = 17'xxxxxxxxxxxxxxxxx to constant driver in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Promoted 1 init specs to constant drivers.

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.13.16. Finished OPT passes. (There is nothing left to do.)

3.14. Executing FSM pass (extract and optimize FSM).

3.14.1. Executing FSM_DETECT pass (finding FSMs in design).

3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY pass.

3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$697' in module `\registerfile_32': merged $dff to cell.
Checking cell `$memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2033$695' in module `\registerfile_32': no (compatible) $dff found.
Checking cell `$memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2034$696' in module `\registerfile_32': no (compatible) $dff found.

3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\$mem$\838' in module `\registerfile_32':
  no cells found. removing memory.
Collecting $memrd, $memwr and $meminit for memory `\838' in module `\registerfile_32':
  $memwr$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2031$697 ($memwr)
  $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2034$696 ($memrd)
  $memrd$\838$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:2033$695 ($memrd)

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~4 debug messages>
Optimizing module controlunit.
<suppressed ~21 debug messages>
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~7 debug messages>
Optimizing module immdecoder_32.
<suppressed ~7 debug messages>
Optimizing module meminterface_32.
<suppressed ~2 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.
<suppressed ~1 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 12 unused cells and 24 unused wires.
<suppressed ~18 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \838 in module \registerfile_32:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.
<suppressed ~10 debug messages>

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
    Consolidated identical input bits for $pmux cell $procmux$964:
      Old ports: A={ 2'11 \id_funct3 [2] 1'0 }, B=8'01101111, Y=\_46_
      New ports: A={ 1'1 \id_funct3 [2] 1'0 }, B=6'010111, Y={ \_46_ [3] \_46_ [1:0] }
      New connections: \_46_ [2] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:351$77:
      Old ports: A=2'00, B=2'10, Y=\_40_
      New ports: A=1'0, B=1'1, Y=\_40_ [1]
      New connections: \_40_ [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:921$150:
      Old ports: A={ 1'0 \id_funct3 }, B={ \id_funct7 [3] \id_funct3 }, Y=\_36_
      New ports: A=1'0, B=\id_funct7 [3], Y=\_36_ [3]
      New connections: \_36_ [2:0] = \id_funct3
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1488$462:
      Old ports: A=2'00, B=2'10, Y=\_59_
      New ports: A=1'0, B=1'1, Y=\_59_ [1]
      New connections: \_59_ [0] = 1'0
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1489$463:
      Old ports: A={ 2'01 \_59_ }, B=4'1011, Y=\_60_
      New ports: A={ 1'1 \_59_ [1] 1'0 }, B=3'011, Y=\_60_ [2:0]
      New connections: \_60_ [3] = \_60_ [0]
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1490$464:
      Old ports: A=\_60_, B=4'0010, Y=\_61_
      New ports: A=\_60_ [2:0], B=3'010, Y=\_61_ [2:0]
      New connections: \_61_ [3] = \_61_ [0]
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/source/riscv32i.v:1491$465:
      Old ports: A=\_61_, B=4'0000, Y=\_62_
      New ports: A=\_61_ [2:0], B=3'000, Y=\_62_ [2:0]
      New connections: \_62_ [3] = \_62_ [0]
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
    Consolidated identical input bits for $mux cell $procmux$731:
      Old ports: A={ \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] }, B=16'0000000000000000, Y=\halfword_size_load.extension
      New ports: A=\halfword_size_load.halfwordval [15], B=1'0, Y=\halfword_size_load.extension [0]
      New connections: \halfword_size_load.extension [15:1] = { \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] }
    Consolidated identical input bits for $mux cell $procmux$739:
      Old ports: A={ \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] }, B=24'000000000000000000000000, Y=\byte_size_load.extension
      New ports: A=\byte_size_load.byteval [7], B=1'0, Y=\byte_size_load.extension [0]
      New connections: \byte_size_load.extension [23:1] = { \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] }
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 9 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 101 unused wires.
<suppressed ~1 debug messages>

3.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
<suppressed ~2 debug messages>
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~1 debug messages>
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.20.9. Rerunning OPT passes. (Maybe there is more to do..)

3.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

3.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

3.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.20.16. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=11\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
No more expansions possible.
<suppressed ~3714 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~288 debug messages>
Optimizing module controlunit.
<suppressed ~143 debug messages>
Optimizing module csrfile_32.
<suppressed ~537 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~68 debug messages>
Optimizing module immdecoder_32.
<suppressed ~59 debug messages>
Optimizing module meminterface_32.
<suppressed ~8 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~192 debug messages>
Optimizing module registerfile_32.
<suppressed ~64 debug messages>

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
<suppressed ~1905 debug messages>
Finding identical cells in module `\controlunit'.
<suppressed ~438 debug messages>
Finding identical cells in module `\csrfile_32'.
<suppressed ~303 debug messages>
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
<suppressed ~99 debug messages>
Finding identical cells in module `\immdecoder_32'.
<suppressed ~51 debug messages>
Finding identical cells in module `\meminterface_32'.
<suppressed ~60 debug messages>
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
<suppressed ~6 debug messages>
Finding identical cells in module `\registerfile_32'.
Removed a total of 954 cells.

3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 231 unused cells and 2053 unused wires.
<suppressed ~239 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\RISCV32I' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.2. Extracting gate netlist of module `\alu_32' to `<abc-temp-dir>/input.blif'..
Extracted 1814 gates and 1884 wires to a netlist network with 68 inputs and 33 outputs.

3.23.2.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       30
ABC RESULTS:            ANDNOT cells:      151
ABC RESULTS:              AOI3 cells:       58
ABC RESULTS:              AOI4 cells:       53
ABC RESULTS:               MUX cells:      341
ABC RESULTS:              NAND cells:       80
ABC RESULTS:               NOR cells:       22
ABC RESULTS:               NOT cells:      147
ABC RESULTS:              OAI3 cells:       67
ABC RESULTS:              OAI4 cells:       96
ABC RESULTS:                OR cells:      226
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               XOR cells:       71
ABC RESULTS:        internal signals:     1783
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

3.23.3. Extracting gate netlist of module `\controlunit' to `<abc-temp-dir>/input.blif'..
Extracted 264 gates and 312 wires to a netlist network with 46 inputs and 23 outputs.

3.23.3.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:              AOI3 cells:       13
ABC RESULTS:              AOI4 cells:        4
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:       13
ABC RESULTS:               NOT cells:        5
ABC RESULTS:              OAI3 cells:        7
ABC RESULTS:              OAI4 cells:        5
ABC RESULTS:                OR cells:       54
ABC RESULTS:             ORNOT cells:       22
ABC RESULTS:        internal signals:      243
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       23
Removing temp directory.

3.23.4. Extracting gate netlist of module `\csrfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 614 gates and 807 wires to a netlist network with 191 inputs and 160 outputs.

3.23.4.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:       49
ABC RESULTS:              AOI3 cells:       38
ABC RESULTS:              AOI4 cells:       29
ABC RESULTS:               MUX cells:      192
ABC RESULTS:              NAND cells:       21
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:        8
ABC RESULTS:              OAI3 cells:        2
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:       69
ABC RESULTS:             ORNOT cells:       40
ABC RESULTS:              XNOR cells:       13
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      456
ABC RESULTS:           input signals:      191
ABC RESULTS:          output signals:      160
Removing temp directory.

3.23.5. Extracting gate netlist of module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 891 gates and 1442 wires to a netlist network with 549 inputs and 235 outputs.

3.23.5.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       19
ABC RESULTS:            ANDNOT cells:       63
ABC RESULTS:              AOI3 cells:       22
ABC RESULTS:              AOI4 cells:       34
ABC RESULTS:               MUX cells:      194
ABC RESULTS:              NAND cells:       26
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:      119
ABC RESULTS:              OAI3 cells:       21
ABC RESULTS:              OAI4 cells:       65
ABC RESULTS:                OR cells:       42
ABC RESULTS:             ORNOT cells:       48
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               XOR cells:       43
ABC RESULTS:        internal signals:      658
ABC RESULTS:           input signals:      549
ABC RESULTS:          output signals:      235
Removing temp directory.

3.23.6. Extracting gate netlist of module `\immdecoder_32' to `<abc-temp-dir>/input.blif'..
Extracted 93 gates and 123 wires to a netlist network with 28 inputs and 32 outputs.

3.23.6.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       28
ABC RESULTS:               MUX cells:       27
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:       12
ABC RESULTS:              OAI4 cells:        6
ABC RESULTS:                OR cells:        7
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       32
Removing temp directory.

3.23.7. Extracting gate netlist of module `\meminterface_32' to `<abc-temp-dir>/input.blif'..
Extracted 553 gates and 664 wires to a netlist network with 109 inputs and 105 outputs.

3.23.7.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              AOI4 cells:       64
ABC RESULTS:               MUX cells:       88
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:       57
ABC RESULTS:              OAI3 cells:       88
ABC RESULTS:              OAI4 cells:       16
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:        internal signals:      450
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

3.23.8. Extracting gate netlist of module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 318 gates and 482 wires to a netlist network with 163 inputs and 95 outputs.

3.23.8.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:              AOI4 cells:       32
ABC RESULTS:               MUX cells:       64
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      224
ABC RESULTS:           input signals:      163
ABC RESULTS:          output signals:       95
Removing temp directory.

3.23.9. Extracting gate netlist of module `\registerfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 3170 gates and 4243 wires to a netlist network with 1072 inputs and 1088 outputs.

3.23.9.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.9.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       99
ABC RESULTS:               MUX cells:     3008
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       49
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:        internal signals:     2083
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~121 debug messages>
Optimizing module controlunit.
Optimizing module csrfile_32.
<suppressed ~25 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
<suppressed ~2 debug messages>
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.
<suppressed ~960 debug messages>

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
<suppressed ~3 debug messages>
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 1 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 7 unused cells and 4391 unused wires.
<suppressed ~22 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \controlunit
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \alu_32
Used module:         \csrfile_32
Used module:         \immdecoder_32
Used module:         \meminterface_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32

3.25.2. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \controlunit
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \alu_32
Used module:         \csrfile_32
Used module:         \immdecoder_32
Used module:         \meminterface_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32
Removed 0 unused modules.

3.26. Printing statistics.

=== RISCV32I ===

   Number of wires:                 38
   Number of wire bits:            336
   Number of public wires:          38
   Number of public wire bits:     336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     controlunit                     1
     datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1

=== alu_32 ===

   Number of wires:               1391
   Number of wire bits:           1487
   Number of public wires:           6
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1418
     $_ANDNOT_                     151
     $_AND_                         30
     $_AOI3_                        58
     $_AOI4_                        53
     $_MUX_                        341
     $_NAND_                        80
     $_NOR_                         22
     $_NOT_                        147
     $_OAI3_                        67
     $_OAI4_                        96
     $_ORNOT_                       64
     $_OR_                         226
     $_XNOR_                        12
     $_XOR_                         71

=== controlunit ===

   Number of wires:                177
   Number of wire bits:            230
   Number of public wires:          27
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                175
     $_ANDNOT_                      29
     $_AND_                          5
     $_AOI3_                        13
     $_AOI4_                         4
     $_DLATCH_P_                     4
     $_MUX_                          3
     $_NAND_                        11
     $_NOR_                         13
     $_NOT_                          5
     $_OAI3_                         7
     $_OAI4_                         5
     $_ORNOT_                       22
     $_OR_                          54

=== csrfile_32 ===

   Number of wires:                359
   Number of wire bits:            754
   Number of public wires:          28
   Number of public wire bits:     423
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                590
     $_ANDNOT_                      49
     $_AND_                          4
     $_AOI3_                        38
     $_AOI4_                        29
     $_DFF_P_                       99
     $_MUX_                        192
     $_NAND_                        21
     $_NOR_                          9
     $_NOT_                          7
     $_OAI3_                         2
     $_OAI4_                         1
     $_ORNOT_                       40
     $_OR_                          69
     $_XNOR_                        13
     $_XOR_                         17

=== datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa ===

   Number of wires:                589
   Number of wire bits:           2108
   Number of public wires:          93
   Number of public wire bits:    1581
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1501
     $_ANDNOT_                      63
     $_AND_                         19
     $_AOI3_                        22
     $_AOI4_                        34
     $_DFF_P_                      735
     $_DLATCH_P_                    33
     $_MUX_                        194
     $_NAND_                        26
     $_NOR_                         11
     $_NOT_                        119
     $_OAI3_                        21
     $_OAI4_                        65
     $_ORNOT_                       48
     $_OR_                          42
     $_XNOR_                        20
     $_XOR_                         43
     alu_32                          1
     csrfile_32                      1
     immdecoder_32                   1
     meminterface_32                 1
     programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1
     registerfile_32                 1

=== immdecoder_32 ===

   Number of wires:                 60
   Number of wire bits:            117
   Number of public wires:           6
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_ANDNOT_                      28
     $_AND_                          1
     $_MUX_                         27
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                         12
     $_OAI4_                         6
     $_ORNOT_                        2
     $_OR_                           7

=== meminterface_32 ===

   Number of wires:                284
   Number of wire bits:            586
   Number of public wires:          11
   Number of public wire bits:     275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                415
     $_ANDNOT_                      11
     $_AND_                          1
     $_AOI4_                        64
     $_DLATCH_P_                    40
     $_MUX_                         88
     $_NAND_                         9
     $_NOR_                          2
     $_NOT_                         57
     $_OAI3_                        88
     $_OAI4_                        16
     $_ORNOT_                       21
     $_OR_                          18

=== programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa ===

   Number of wires:                164
   Number of wire bits:            475
   Number of public wires:          12
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                309
     $_ANDNOT_                      46
     $_AND_                          2
     $_AOI4_                        32
     $_DFF_P_                       32
     $_DLATCH_P_                    32
     $_MUX_                         64
     $_NAND_                        16
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                       34
     $_OR_                          18
     $_XNOR_                        12
     $_XOR_                         17

=== registerfile_32 ===

   Number of wires:               3143
   Number of wire bits:           4240
   Number of public wires:          40
   Number of public wire bits:    1137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4191
     $_ANDNOT_                      99
     $_DFF_P_                     1024
     $_MUX_                       3008
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                        5
     $_OR_                          49

=== design hierarchy ===

   RISCV32I                          1
     controlunit                     1
     datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1
       alu_32                        1
       csrfile_32                    1
       immdecoder_32                 1
       meminterface_32               1
       programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1
       registerfile_32               1

   Number of wires:               6205
   Number of wire bits:          10333
   Number of public wires:         261
   Number of public wire bits:    4286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8679
     $_ANDNOT_                     476
     $_AND_                         62
     $_AOI3_                       131
     $_AOI4_                       216
     $_DFF_P_                     1890
     $_DLATCH_P_                   109
     $_MUX_                       3917
     $_NAND_                       167
     $_NOR_                         62
     $_NOT_                        351
     $_OAI3_                       185
     $_OAI4_                       189
     $_ORNOT_                      236
     $_OR_                         483
     $_XNOR_                        57
     $_XOR_                        148

3.27. Executing CHECK pass (checking for obvious problems).
checking module RISCV32I..
checking module alu_32..
checking module controlunit..
checking module csrfile_32..
checking module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module immdecoder_32..
checking module meminterface_32..
checking module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module registerfile_32..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\RISCV32I':
Mapping DFF cells in module `\alu_32':
Mapping DFF cells in module `\controlunit':
Mapping DFF cells in module `\csrfile_32':
  mapped 99 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa':
  mapped 735 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\immdecoder_32':
Mapping DFF cells in module `\meminterface_32':
Mapping DFF cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa':
  mapped 32 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\registerfile_32':
  mapped 1024 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\RISCV32I' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.2. Extracting gate netlist of module `\alu_32' to `<abc-temp-dir>/input.blif'..
Extracted 1418 gates and 1486 wires to a netlist network with 68 inputs and 33 outputs.

6.2.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       42
ABC RESULTS:           AOI21X1 cells:      228
ABC RESULTS:           AOI22X1 cells:       33
ABC RESULTS:             INVX1 cells:      197
ABC RESULTS:            MUX2X1 cells:       68
ABC RESULTS:           NAND2X1 cells:      336
ABC RESULTS:           NAND3X1 cells:      152
ABC RESULTS:            NOR2X1 cells:      196
ABC RESULTS:            NOR3X1 cells:       14
ABC RESULTS:           OAI21X1 cells:      417
ABC RESULTS:           OAI22X1 cells:       23
ABC RESULTS:             OR2X2 cells:       17
ABC RESULTS:           XNOR2X1 cells:        4
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:     1385
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

6.3. Extracting gate netlist of module `\controlunit' to `<abc-temp-dir>/input.blif'..
Extracted 171 gates and 217 wires to a netlist network with 46 inputs and 23 outputs.

6.3.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        3
ABC RESULTS:           AOI21X1 cells:        4
ABC RESULTS:           AOI22X1 cells:        4
ABC RESULTS:             INVX1 cells:       20
ABC RESULTS:           NAND2X1 cells:       23
ABC RESULTS:           NAND3X1 cells:       20
ABC RESULTS:            NOR2X1 cells:       28
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:       10
ABC RESULTS:           OAI22X1 cells:        3
ABC RESULTS:             OR2X2 cells:        6
ABC RESULTS:        internal signals:      148
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       23
Removing temp directory.

6.4. Extracting gate netlist of module `\csrfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 491 gates and 682 wires to a netlist network with 191 inputs and 160 outputs.

6.4.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       14
ABC RESULTS:           AOI21X1 cells:       73
ABC RESULTS:           AOI22X1 cells:       35
ABC RESULTS:             INVX1 cells:      125
ABC RESULTS:            MUX2X1 cells:       11
ABC RESULTS:           NAND2X1 cells:      115
ABC RESULTS:           NAND3X1 cells:       31
ABC RESULTS:            NOR2X1 cells:       68
ABC RESULTS:            NOR3X1 cells:        6
ABC RESULTS:           OAI21X1 cells:      159
ABC RESULTS:           OAI22X1 cells:       13
ABC RESULTS:             OR2X2 cells:        3
ABC RESULTS:           XNOR2X1 cells:        4
ABC RESULTS:        internal signals:      331
ABC RESULTS:           input signals:      191
ABC RESULTS:          output signals:      160
Removing temp directory.

6.5. Extracting gate netlist of module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 727 gates and 1276 wires to a netlist network with 549 inputs and 235 outputs.

6.5.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       25
ABC RESULTS:           AOI21X1 cells:       27
ABC RESULTS:           AOI22X1 cells:       34
ABC RESULTS:             INVX1 cells:      141
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:      403
ABC RESULTS:           NAND3X1 cells:      108
ABC RESULTS:            NOR2X1 cells:       80
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:      135
ABC RESULTS:             OR2X2 cells:       12
ABC RESULTS:           XNOR2X1 cells:       19
ABC RESULTS:            XOR2X1 cells:       15
ABC RESULTS:          _const1_ cells:        2
ABC RESULTS:        internal signals:      492
ABC RESULTS:           input signals:      549
ABC RESULTS:          output signals:      235
Removing temp directory.

6.6. Extracting gate netlist of module `\immdecoder_32' to `<abc-temp-dir>/input.blif'..
Extracted 86 gates and 114 wires to a netlist network with 28 inputs and 32 outputs.

6.6.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        3
ABC RESULTS:           AOI22X1 cells:        2
ABC RESULTS:             INVX1 cells:       23
ABC RESULTS:           NAND2X1 cells:       27
ABC RESULTS:           NAND3X1 cells:       13
ABC RESULTS:            NOR2X1 cells:        1
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:       27
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       32
Removing temp directory.

6.7. Extracting gate netlist of module `\meminterface_32' to `<abc-temp-dir>/input.blif'..
Extracted 375 gates and 484 wires to a netlist network with 109 inputs and 105 outputs.

6.7.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.7.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        8
ABC RESULTS:           AOI22X1 cells:        8
ABC RESULTS:             INVX1 cells:       63
ABC RESULTS:            MUX2X1 cells:        8
ABC RESULTS:           NAND2X1 cells:      178
ABC RESULTS:           NAND3X1 cells:      114
ABC RESULTS:            NOR2X1 cells:        7
ABC RESULTS:           OAI21X1 cells:       72
ABC RESULTS:           OAI22X1 cells:        8
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:        internal signals:      270
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

6.8. Extracting gate netlist of module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 245 gates and 408 wires to a netlist network with 163 inputs and 95 outputs.

6.8.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.8.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       19
ABC RESULTS:           AOI21X1 cells:       32
ABC RESULTS:           AOI22X1 cells:       29
ABC RESULTS:             INVX1 cells:       43
ABC RESULTS:           NAND2X1 cells:       90
ABC RESULTS:           NAND3X1 cells:       55
ABC RESULTS:            NOR2X1 cells:       57
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           OAI21X1 cells:       19
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:        internal signals:      150
ABC RESULTS:           input signals:      163
ABC RESULTS:          output signals:       95
Removing temp directory.

6.9. Extracting gate netlist of module `\registerfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 3167 gates and 4239 wires to a netlist network with 1072 inputs and 1088 outputs.

6.9.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.9.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:      867
ABC RESULTS:           AOI22X1 cells:      122
ABC RESULTS:             BUFX2 cells:       32
ABC RESULTS:             INVX1 cells:      252
ABC RESULTS:            MUX2X1 cells:      319
ABC RESULTS:           NAND2X1 cells:     1019
ABC RESULTS:           NAND3X1 cells:      311
ABC RESULTS:            NOR2X1 cells:      570
ABC RESULTS:           OAI21X1 cells:     1751
ABC RESULTS:           OAI22X1 cells:      243
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:        internal signals:     2079
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
Using template datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa for cells of type datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Using template controlunit for cells of type controlunit.
Using template immdecoder_32 for cells of type immdecoder_32.
Using template csrfile_32 for cells of type csrfile_32.
Using template registerfile_32 for cells of type registerfile_32.
Using template alu_32 for cells of type alu_32.
Using template programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa for cells of type programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Using template meminterface_32 for cells of type meminterface_32.
<suppressed ~8 debug messages>
No more expansions possible.
Deleting now unused module alu_32.
Deleting now unused module controlunit.
Deleting now unused module csrfile_32.
Deleting now unused module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Deleting now unused module immdecoder_32.
Deleting now unused module meminterface_32.
Deleting now unused module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Deleting now unused module registerfile_32.

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 2 unused cells and 9045 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port RISCV32I.CLK: Missing option -inpad.
Mapping port RISCV32I.DMEM_ADDR using BUFX2.
Don't map input port RISCV32I.DMEM_DATA_L: Missing option -inpad.
Mapping port RISCV32I.DMEM_DATA_S using BUFX2.
Mapping port RISCV32I.DMEM_WEN using BUFX2.
Mapping port RISCV32I.IMEM_ADDR using BUFX2.
Don't map input port RISCV32I.IMEM_DATA: Missing option -inpad.
Don't map input port RISCV32I.IRQ: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3266 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3267 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3268 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3269 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3270 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3271 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3272 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3273 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3274 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3275 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3276 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3277 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3278 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3279 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3280 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3281 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3282 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3283 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3284 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3285 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3286 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3287 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3288 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3289 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3290 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3291 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3292 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3293 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3294 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3295 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3296 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3297 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3306 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11432 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11433 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11434 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11435 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11436 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11437 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11438 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11439 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11440 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11441 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11442 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11443 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11444 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11445 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11446 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11447 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11448 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11449 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11450 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11451 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11452 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11453 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11454 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11455 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11456 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11457 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11458 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11459 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11460 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11461 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11462 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11463 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11466 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11467 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11468 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11469 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11470 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11471 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11472 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$11473 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12204 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12205 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12206 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12207 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12208 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12209 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12210 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12211 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12212 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12213 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12214 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12215 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12216 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12217 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12218 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12219 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12220 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12221 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12222 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12223 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12224 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12225 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12226 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12227 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12228 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12229 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12230 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12231 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12232 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12233 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12234 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$12235 ($_DLATCH_P_) from module RISCV32I.
Replaced 105 DFF cells.

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing Verilog backend.
Dumping module `\RISCV32I'.

12. Printing statistics.

=== RISCV32I ===

   Number of wires:               9317
   Number of wire bits:          12011
   Number of public wires:        9317
   Number of public wire bits:   12011
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11918
     $_DLATCH_P_                     4
     AND2X2                        106
     AOI21X1                      1239
     AOI22X1                       267
     BUFX2                         129
     DFFPOSX1                     1888
     INVX1                         864
     MUX2X1                        407
     NAND2X1                      2191
     NAND3X1                       804
     NOR2X1                       1007
     NOR3X1                         29
     OAI21X1                      2590
     OAI22X1                       290
     OR2X2                          52
     XNOR2X1                        35
     XOR2X1                         16

End of script. Logfile hash: bbd588d47c
CPU: user 7.08s system 0.03s, MEM: 96.64 MB total, 79.86 MB resident
Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)
Time spent: 30% 2x write_verilog (2 sec), 14% 21x opt_clean (1 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/share/qflow/tech/osu035/osu035_stdcells.lef
Running vlogFanout
vlogFanout -l 200 -c 30 -I RISCV32I_nofanout -s nullstring -p /usr/share/qflow/tech/osu035/osu035_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y RISCV32I_mapped.v RISCV32I_sized.v

vlogFanout for qflow 1.4.87
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 421 (load 10356.5) from node \datapath.idinstr [20],
driven by DFFPOSX1 with strength 313.624 (fF driven at latency 200)
Top fanout load-to-strength ratio is 74.916 (latency = 14983.2 ps)
Top input node fanout is 1888 (load 76493.8) from node CLK.
0 gates exceed specified minimum load.
1367 buffers were added.
Warning 1: load of 714.909 is 3.44604 times greater than strongest gate AND2X2
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 2: load of 627.598 is 5.77444 times greater than strongest gate NOR2X1
Warning 4: load of 1552.52 is 15.1862 times greater than strongest gate NAND2X1
Warning 136: load of 10191.7 is 32.4965 times greater than strongest gate DFFPOSX1
Warning 141: load of 10366.5 is 33.0538 times greater than strongest gate DFFPOSX1
Warning 379: load of 5319.2 is 52.0305 times greater than strongest gate NAND2X1
115 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 11779    	Out: 11664    	-115
	"2" gates	In: 1502    	Out: 1560    	+58

448 gates exceed specified minimum load.
58 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 11791    	Out: 11676    	-115
	"2" gates	In: 1548    	Out: 1606    	+58

Number of gates changed: 58
Running vlog2Verilog for antenna cell mapping.
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
   -o RISCV32I.v RISCV32I_sized.v

Generating RTL verilog and SPICE netlist file in directory
	 /home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/synthesis
Files:
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/synthesis/RISCV32I.rtl.v
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/synthesis/RISCV32I.rtlnopwr.v
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/synthesis/RISCV32I.rtlbb.v
   Spice:   /home/dadmin/Documents/tesis/dev/qflow/pipelined4CSR/synthesis/RISCV32I.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
	-o RISCV32I.rtl.v
   RISCV32I.v
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
	-o RISCV32I.rtlnopwr.v
   RISCV32I.v
/usr/share/qflow/bin/vlog2Verilog -c -p -b -n -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef
   -o RISCV32I.rtlbb.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/share/qflow/tech/osu035/osu035_stdcells.sp -o RISCV32I.spc RISCV32I.rtl.v
Warning:  No SPICE subcircuit for \$_DLATCH_P_ .  Pin order will be arbitrary.
Running spi2xspice.py
spi2xspice.py "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" RISCV32I.spc RISCV32I.xspice

Synthesis script ended on lun 05 abr 2021 19:52:09 CST
