#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 25 12:03:55 2024
# Process ID: 23724
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23988 E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :16137 MB
# Total Virtual     :24620 MB
# Available Virtual :15166 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\component.xml}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/multiply_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data/ram_data_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/multiply_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data/ram_data_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc}
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
import_files -force -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v}
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
import_files -force {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v}
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv
ipx::merge_project_changes files [ipx::current_core]
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property is_enabled false [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv]
set_property is_enabled true [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv
import_files -force -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci}
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe}
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe}
add_files -fileset constrs_1 -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/blk_mem_gen_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_mult_gen_0_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_bias_fc64_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_3_ooc.xdc}
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file xci_sm/ila_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_bias_fc64.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_3.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_2.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_1.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_3.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_2.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_1.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci}
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci}
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/test_ram_data_init.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0.coe] -no_script -reset -force -quiet
remove_files  {e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/test_ram_data_init.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0.coe}
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe}
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file ip_sm/ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe}
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file ip_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd}
set_property source_mgmt_mode All [current_project]
import_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/synth/ila_0.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/ila_0.veo}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/synth/ila_0.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/synth/ila_0.v
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci
export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv}
ipx::merge_project_changes files [ipx::current_core]
import_files -force -norecurse {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci}
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data/ram_data.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci
