Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fp_mul_pipelined_behav xil_defaultlib.tb_fp_mul_pipelined xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vedic3x3
Compiling module xil_defaultlib.vedic6x6
Compiling module xil_defaultlib.vedic12x12
Compiling module xil_defaultlib.vedic24x24
Compiling module xil_defaultlib.fp_mul_pipelined
Compiling module xil_defaultlib.tb_fp_mul_pipelined
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_mul_pipelined_behav
