static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 ;\r\nunsigned long V_5 = V_4 -> V_6 + V_7 ;\r\nunsigned long V_8 = V_4 -> V_6 + V_9 ;\r\nunsigned long V_10 , V_11 , V_12 ;\r\nint V_13 ;\r\nV_11 = F_2 ( V_8 ) ;\r\nV_10 = F_2 ( V_5 ) ;\r\nV_12 = V_10 &\r\n( V_14 | V_15 |\r\nV_16 | V_17 |\r\nV_18 | V_19 ) ;\r\nif ( ! V_12 )\r\nreturn V_20 ;\r\nF_3 ( V_12 , V_5 ) ;\r\nF_4 ( L_1 ,\r\nV_4 -> V_21 ,\r\n( ( V_12 & V_14 ) ?\r\nL_2 :\r\n( ( V_12 & V_15 ) ?\r\nL_3 : L_4 ) ) ,\r\n( ( V_12 & V_19 ) ?\r\nL_5 : L_6 ) ) ;\r\nF_4 ( L_7 ,\r\nV_4 -> V_21 ,\r\n( V_10 & V_22 ) >> 32UL ,\r\n( V_10 & V_23 ) >> 29UL ,\r\n( ( V_10 & V_24 ) ? 1 : 0 ) ) ;\r\nF_4 ( L_8 , V_4 -> V_21 , V_11 ) ;\r\nF_4 ( L_9 , V_4 -> V_21 ) ;\r\nV_13 = 0 ;\r\nif ( V_10 & V_16 ) {\r\nV_13 ++ ;\r\nF_4 ( L_10 ) ;\r\n}\r\nif ( V_10 & V_17 ) {\r\nV_13 ++ ;\r\nF_4 ( L_11 ) ;\r\n}\r\nif ( V_10 & V_18 ) {\r\nV_13 ++ ;\r\nF_4 ( L_12 ) ;\r\n}\r\nif ( ! V_13 )\r\nF_4 ( L_13 ) ;\r\nF_4 ( L_14 ) ;\r\nF_5 ( V_4 , V_10 , V_11 , V_25 ) ;\r\nreturn V_26 ;\r\n}\r\nstatic T_1 F_6 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 ;\r\nunsigned long V_5 = V_4 -> V_6 + V_27 ;\r\nunsigned long V_8 = V_4 -> V_6 + V_9 ;\r\nunsigned long V_10 , V_11 , V_12 ;\r\nint V_13 ;\r\nV_11 = F_2 ( V_8 ) ;\r\nV_10 = F_2 ( V_5 ) ;\r\nV_12 = V_10 &\r\n( V_28 | V_29 |\r\nV_30 | V_31 ) ;\r\nif ( ! V_12 )\r\nreturn V_20 ;\r\nF_3 ( V_12 , V_5 ) ;\r\nF_4 ( L_15 ,\r\nV_4 -> V_21 ,\r\n( ( V_12 & V_28 ) ?\r\nL_2 :\r\n( ( V_12 & V_29 ) ?\r\nL_3 : L_4 ) ) ) ;\r\nF_4 ( L_16\r\nL_17 ,\r\nV_4 -> V_21 ,\r\n( V_10 & V_32 ) >> 48UL ,\r\n( V_10 & V_33 ) >> 32UL ,\r\n( V_10 & V_34 ) >> 29UL ,\r\n( ( V_10 & V_35 ) ? 1 : 0 ) ) ;\r\nF_4 ( L_18 , V_4 -> V_21 , V_11 ) ;\r\nF_4 ( L_19 , V_4 -> V_21 ) ;\r\nV_13 = 0 ;\r\nif ( V_10 & V_30 ) {\r\nV_13 ++ ;\r\nF_4 ( L_10 ) ;\r\n}\r\nif ( V_10 & V_31 ) {\r\nV_13 ++ ;\r\nF_4 ( L_11 ) ;\r\n}\r\nif ( ! V_13 )\r\nF_4 ( L_13 ) ;\r\nF_4 ( L_14 ) ;\r\nreturn V_26 ;\r\n}\r\nstatic void F_7 ( struct V_3 * V_4 )\r\n{\r\nstruct V_36 * V_37 = V_4 -> V_38 -> V_39 . V_40 ;\r\nstruct V_41 * V_38 ;\r\nunsigned long V_42 = V_4 -> V_6 ;\r\nT_2 V_43 ;\r\nint V_44 ;\r\nif ( V_4 -> V_45 == V_46 )\r\nV_37 = V_37 -> V_47 ;\r\nV_38 = F_8 ( V_37 ) ;\r\nif ( ! V_38 )\r\nreturn;\r\nif ( V_38 -> V_48 . V_49 < 4 )\r\nreturn;\r\nF_3 ( ( V_14 | V_15 |\r\nV_16 | V_17 |\r\nV_18 | V_19 ) ,\r\nV_42 + V_7 ) ;\r\nV_44 = F_9 ( V_38 -> V_48 . V_50 [ 1 ] , F_1 , 0 , L_20 , V_4 ) ;\r\nif ( V_44 )\r\nF_4 ( V_51 L_21 ,\r\nV_4 -> V_21 , V_44 ) ;\r\nF_3 ( ( V_28 | V_29 |\r\nV_30 | V_31 ) ,\r\nV_42 + V_27 ) ;\r\nV_44 = F_9 ( V_38 -> V_48 . V_50 [ 2 ] , F_6 , 0 , L_22 , V_4 ) ;\r\nif ( V_44 )\r\nF_4 ( V_51 L_23 ,\r\nV_4 -> V_21 , V_44 ) ;\r\nV_44 = F_9 ( V_38 -> V_48 . V_50 [ 0 ] , V_52 , 0 ,\r\nL_24 , V_4 ) ;\r\nif ( V_44 )\r\nF_4 ( V_51 L_25 ,\r\nV_4 -> V_21 , V_44 ) ;\r\nV_43 = F_2 ( V_42 + V_53 ) ;\r\nV_43 |= V_54 ;\r\nF_3 ( V_43 , V_42 + V_53 ) ;\r\n}\r\nstatic void F_10 ( struct V_55 * V_56 )\r\n{\r\nstruct V_57 * V_58 ;\r\nF_11 (pdev, &sabre_bus->devices, bus_list) {\r\nif ( V_58 -> V_59 == V_60 &&\r\nV_58 -> V_61 == V_62 ) {\r\nT_3 V_63 ;\r\nF_12 ( V_58 , V_64 , & V_63 ) ;\r\nV_63 |= V_65 | V_66 |\r\nV_67 | V_68 |\r\nV_69 ;\r\nF_13 ( V_58 , V_64 , V_63 ) ;\r\nF_13 ( V_58 , V_70 , 0xffff ) ;\r\nF_13 ( V_58 , V_71 , 0xffff ) ;\r\nF_14 ( V_58 , V_72 , 64 ) ;\r\nF_14 ( V_58 , V_73 , 64 ) ;\r\nF_14 ( V_58 , V_74 ,\r\n( V_75 |\r\nV_76 |\r\nV_77 ) ) ;\r\n}\r\n}\r\n}\r\nstatic void T_4 F_15 ( struct V_3 * V_4 ,\r\nstruct V_61 * V_47 )\r\n{\r\nstatic int V_78 ;\r\nif ( V_79 )\r\nV_4 -> V_80 = 1 ;\r\nelse\r\nV_4 -> V_80 = 0 ;\r\nif ( V_78 != 0 ) {\r\nF_4 (KERN_ERR PFX L_26 ) ;\r\nreturn;\r\n}\r\nV_78 ++ ;\r\nV_4 -> V_55 = F_16 ( V_4 , V_47 ) ;\r\nif ( ! V_4 -> V_55 )\r\nreturn;\r\nV_81 = V_4 -> V_55 ;\r\nF_10 ( V_4 -> V_55 ) ;\r\nF_7 ( V_4 ) ;\r\n}\r\nstatic void T_4 F_17 ( struct V_3 * V_4 ,\r\nstruct V_41 * V_38 )\r\n{\r\nF_18 ( V_4 , V_38 , L_27 , V_46 ) ;\r\nV_4 -> V_82 = V_4 -> V_6 + V_83 ;\r\nV_4 -> V_84 = V_4 -> V_6 + V_85 ;\r\nV_4 -> V_86 = V_4 -> V_6 + V_53 ;\r\nF_15 ( V_4 , & V_38 -> V_39 ) ;\r\n}\r\nstatic int T_4 F_19 ( struct V_41 * V_38 )\r\n{\r\nconst struct V_87 * V_88 ;\r\nconst struct V_89 * V_90 ;\r\nstruct V_36 * V_37 = V_38 -> V_39 . V_40 ;\r\nstruct V_3 * V_4 ;\r\nT_5 V_91 , V_92 ;\r\nstruct V_93 * V_93 ;\r\nint V_94 , V_44 ;\r\nconst T_5 * V_95 ;\r\nT_2 V_96 ;\r\nV_88 = F_20 ( V_97 , & V_38 -> V_39 ) ;\r\nV_79 = V_88 && ( V_88 -> V_98 != NULL ) ;\r\nif ( ! V_79 ) {\r\nstruct V_36 * V_99 ;\r\nF_21 (cpu_dp, L_28 ) {\r\nif ( ! strcmp ( V_99 -> V_21 , L_29 ) )\r\nV_79 = 1 ;\r\n}\r\n}\r\nV_44 = - V_100 ;\r\nV_4 = F_22 ( sizeof( * V_4 ) , V_101 ) ;\r\nif ( ! V_4 ) {\r\nF_4 (KERN_ERR PFX L_30 ) ;\r\ngoto V_102;\r\n}\r\nV_93 = F_22 ( sizeof( * V_93 ) , V_101 ) ;\r\nif ( ! V_93 ) {\r\nF_4 (KERN_ERR PFX L_31 ) ;\r\ngoto V_103;\r\n}\r\nV_4 -> V_93 = V_93 ;\r\nV_91 = F_23 ( V_37 , L_32 , 0xff ) ;\r\nV_4 -> V_104 = V_91 ;\r\nV_90 = F_24 ( V_37 , L_33 , NULL ) ;\r\nV_44 = - V_105 ;\r\nif ( ! V_90 ) {\r\nF_4 (KERN_ERR PFX L_34 ) ;\r\ngoto V_106;\r\n}\r\nV_4 -> V_6 = V_90 [ 0 ] . V_107 ;\r\nfor ( V_96 = V_108 ; V_96 < V_109 + 0x80 ; V_96 += 8 )\r\nF_3 ( 0x0UL , V_4 -> V_6 + V_96 ) ;\r\nfor ( V_96 = V_110 ; V_96 < V_110 + 0x80 ; V_96 += 8 )\r\nF_3 ( 0x0UL , V_4 -> V_6 + V_96 ) ;\r\nF_3 ( ( V_111 | V_112 |\r\nV_113 | V_114 ) ,\r\nV_4 -> V_6 + V_53 ) ;\r\nV_4 -> V_115 = V_4 -> V_6 + V_116 ;\r\nV_95 = F_24 ( V_37 , L_35 , NULL ) ;\r\nif ( ! V_95 ) {\r\nF_4 (KERN_ERR PFX L_36 ) ;\r\ngoto V_106;\r\n}\r\nV_92 = V_95 [ 0 ] ;\r\nswitch( V_95 [ 1 ] ) {\r\ncase 0x20000000 :\r\nV_92 |= 0x1fffffff ;\r\nV_94 = 64 ;\r\nbreak;\r\ncase 0x40000000 :\r\nV_92 |= 0x3fffffff ;\r\nV_94 = 128 ;\r\nbreak;\r\ncase 0x80000000 :\r\nV_92 |= 0x7fffffff ;\r\nV_94 = 128 ;\r\nbreak;\r\ndefault:\r\nF_4 (KERN_ERR PFX L_37 ) ;\r\ngoto V_106;\r\n}\r\nV_44 = F_25 ( V_4 , V_94 , V_95 [ 0 ] , V_92 , V_117 ) ;\r\nif ( V_44 )\r\ngoto V_106;\r\nF_17 ( V_4 , V_38 ) ;\r\nV_4 -> V_118 = V_119 ;\r\nV_119 = V_4 ;\r\nF_26 ( & V_38 -> V_39 , V_4 ) ;\r\nreturn 0 ;\r\nV_106:\r\nF_27 ( V_4 -> V_93 ) ;\r\nV_103:\r\nF_27 ( V_4 ) ;\r\nV_102:\r\nreturn V_44 ;\r\n}\r\nstatic int T_6 F_28 ( void )\r\n{\r\nreturn F_29 ( & V_120 ) ;\r\n}
