

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      2.27136MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            1 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
ba891275053276a4631579b410fbb51f  /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_BamlgL
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Ur14iw"
Running: cat _ptx_Ur14iw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HcuPlh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HcuPlh --output-file  /dev/null 2> _ptx_Ur14iwinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Ur14iw _ptx2_HcuPlh _ptx_Ur14iwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 17854
gpu_sim_insn = 1245376
gpu_ipc =      69.7533
gpu_tot_sim_cycle = 240258
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       5.1835
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 35
gpu_stall_icnt2sh    = 2240
partiton_reqs_in_parallel = 392753
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9980
partiton_level_parallism_total  =       1.6347
partiton_reqs_in_parallel_util = 392753
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 17854
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9980
partiton_level_parallism_util_total  =      21.9980
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =      11.7856 GB/Sec
L2_BW_total  =       0.8758 GB/Sec
gpu_total_sim_rate=83025

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2671
	L1I_total_cache_miss_rate = 0.1180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2671
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 520
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16064	W0_Idle:28076	W0_Scoreboard:356927	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 6486 
averagemflatency = 5230 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 240257 
mrq_lat_table:157 	48 	53 	52 	105 	123 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64 	26 	245 	13 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	111 	21 	17 	0 	9 	43 	126 	101 	6 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	629 	1009 	478 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	4 	5 	5 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         3         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:      7239      7242         0         0      8713         0         0         0         0         0         0         0         0         0      6217      6219 
dram[1]:      7237      7240     17753         0     12203         0         0         0         0         0         0     17087         0         0      6221      6224 
dram[2]:      7241      7245         0         0         0         0         0         0         0         0         0         0         0         0      6217      6219 
dram[3]:      7247      7253         0     11430         0         0      5957      9868         0         0         0         0         0         0      6221      6226 
dram[4]:      7243      7250     16355         0     17321         0         0         0         0         0         0         0         0         0      1175     10598 
dram[5]:      7254      7260     13554     16999         0         0     17841         0         0         0         0         0         0         0      3810      2011 
dram[6]:      7234      7237         0         0         0         0         0     10121         0         0         0         0         0         0      5199      6217 
dram[7]:      7239      7243     14665         0     15820         0         0         0     16341         0         0         0         0         0      3933      4692 
dram[8]:      7246      7249         0         0         0     11683     13020         0         0     15567         0         0         0         0      6217      6219 
dram[9]:      7253      7254         0         0      8093         0         0         0         0         0         0         0         0         0      6219      6217 
dram[10]:      7246      7246         0         0     14130         0         0         0         0         0         0         0         0         0      7319      6223 
average row accesses per activate:
dram[0]: 10.000000  9.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]:  9.000000  9.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]:  9.000000  9.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]:  9.000000 11.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.333333  8.000000 
dram[6]: 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[7]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[9]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         9         0         0         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:         9         9         1         0         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:         9         9         0         1         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:         9         9         1         0         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:         9        10         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        10         9         0         0         0         0         0         1         0         0         0         0         0         0        15        15 
dram[7]:         9         9         1         0         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:         8         8         0         0         0         2         1         0         0         1         0         0         0         0        15        15 
dram[9]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 544
min_bank_accesses = 0!
chip skew: 54/46 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16679     17892    none      none        1516    none      none      none      none      none      none      none      none      none       24141     24186
dram[1]:      17746     17805       119    none         170    none      none      none      none      none      none         170    none      none       24142     24189
dram[2]:      17731     17797    none      none      none      none      none      none      none      none      none      none      none      none       24119     24180
dram[3]:      17724     17755    none         558    none      none        3722       560    none      none      none      none      none      none       24324     24404
dram[4]:      17716     17770       170    none         250    none      none      none      none      none      none      none      none      none       21654     19676
dram[5]:      17734     14602       170       119    none      none         170    none      none      none      none      none      none      none       21744     22300
dram[6]:      14705     17776    none      none      none      none      none        1048    none      none      none      none      none      none       24021     24216
dram[7]:      17751     17831       170    none        1186    none      none      none         170    none      none      none      none      none       23953     24038
dram[8]:      19702     19712    none      none      none         650       833    none      none         629    none      none      none      none       24138     24204
dram[9]:      16951     17009    none      none         606    none      none      none      none      none      none      none      none      none       24133     24208
dram[10]:      16982     17039    none      none         606    none      none      none      none      none      none      none      none      none       21392     24289
maximum mf latency per bank:
dram[0]:       6422      6434         0         0       606         0         0         0         0         0         0         0         0         0      6397      6407
dram[1]:       6398      6414       239         0       341         0         0         0         0         0         0       341         0         0      6393      6417
dram[2]:       6392      6420         0         0         0         0         0         0         0         0         0         0         0         0      6390      6413
dram[3]:       6415      6428         0      1116         0         0      3253      1120         0         0         0         0         0         0      6397      6427
dram[4]:       6423      6422       341         0       250         0         0         0         0         0         0         0         0         0      6411      6448
dram[5]:       6462      6459       341       239         0         0       341         0         0         0         0         0         0         0      6419      6442
dram[6]:       6467      6486         0         0         0         0         0      1048         0         0         0         0         0         0      6402      6437
dram[7]:       6458      6484       341         0      1186         0         0         0       341         0         0         0         0         0      6404      6432
dram[8]:       6419      6418         0         0         0      1058       833         0         0      1258         0         0         0         0      6403      6437
dram[9]:       6405      6430         0         0       606         0         0         0         0         0         0         0         0         0      6399      6428
dram[10]:       6412      6428         0         0       606         0         0         0         0         0         0         0         0         0      6394      6428
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32952 n_act=6 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.01158
n_activity=498 dram_eff=0.7711
bk0: 40a 32984i bk1: 36a 32937i bk2: 0a 33150i bk3: 0a 33152i bk4: 4a 33132i bk5: 0a 33150i bk6: 0a 33150i bk7: 0a 33150i bk8: 0a 33150i bk9: 0a 33151i bk10: 0a 33151i bk11: 0a 33151i bk12: 0a 33152i bk13: 0a 33152i bk14: 56a 33022i bk15: 56a 32933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0408736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32945 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.01201
n_activity=538 dram_eff=0.7398
bk0: 36a 32994i bk1: 36a 32935i bk2: 4a 33126i bk3: 0a 33151i bk4: 4a 33125i bk5: 0a 33149i bk6: 0a 33149i bk7: 0a 33150i bk8: 0a 33151i bk9: 0a 33151i bk10: 0a 33151i bk11: 4a 33126i bk12: 0a 33150i bk13: 0a 33151i bk14: 56a 33022i bk15: 56a 32938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0463938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32963 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.0111
n_activity=418 dram_eff=0.8804
bk0: 36a 32999i bk1: 36a 32942i bk2: 0a 33150i bk3: 0a 33151i bk4: 0a 33151i bk5: 0a 33151i bk6: 0a 33151i bk7: 0a 33151i bk8: 0a 33151i bk9: 0a 33151i bk10: 0a 33151i bk11: 0a 33151i bk12: 0a 33151i bk13: 0a 33152i bk14: 56a 33024i bk15: 56a 32935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0491991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32940 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.01219
n_activity=592 dram_eff=0.6824
bk0: 36a 32995i bk1: 36a 32941i bk2: 0a 33150i bk3: 4a 33126i bk4: 0a 33151i bk5: 0a 33151i bk6: 8a 33100i bk7: 4a 33123i bk8: 0a 33149i bk9: 0a 33149i bk10: 0a 33151i bk11: 0a 33151i bk12: 0a 33151i bk13: 0a 33152i bk14: 56a 33023i bk15: 56a 32935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0614763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32933 n_act=9 n_pre=3 n_req=53 n_rd=204 n_write=2 bw_util=0.01243
n_activity=698 dram_eff=0.5903
bk0: 36a 32985i bk1: 36a 32935i bk2: 4a 33124i bk3: 0a 33148i bk4: 4a 33131i bk5: 0a 33150i bk6: 0a 33151i bk7: 0a 33151i bk8: 0a 33151i bk9: 0a 33151i bk10: 0a 33152i bk11: 0a 33152i bk12: 0a 33152i bk13: 0a 33154i bk14: 60a 33002i bk15: 64a 32865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0572833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8050a400, atomic=0 1 entries : 0x7f232212b320 :  mf: uid= 50823, sid01:w00, part=5, addr=0x8050a440, load , size=32, unknown  status = IN_PARTITION_DRAM (240257), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32919 n_act=10 n_pre=3 n_req=58 n_rd=215 n_write=4 bw_util=0.01321
n_activity=724 dram_eff=0.605
bk0: 36a 33012i bk1: 40a 32936i bk2: 4a 33123i bk3: 4a 33124i bk4: 0a 33149i bk5: 0a 33150i bk6: 3a 33127i bk7: 0a 33149i bk8: 0a 33150i bk9: 0a 33150i bk10: 0a 33150i bk11: 0a 33153i bk12: 0a 33153i bk13: 0a 33155i bk14: 64a 32971i bk15: 64a 32897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0501041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32945 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.01213
n_activity=521 dram_eff=0.7716
bk0: 40a 32953i bk1: 36a 32912i bk2: 0a 33150i bk3: 0a 33152i bk4: 0a 33152i bk5: 0a 33152i bk6: 0a 33152i bk7: 4a 33132i bk8: 0a 33150i bk9: 0a 33150i bk10: 0a 33150i bk11: 0a 33150i bk12: 0a 33150i bk13: 0a 33152i bk14: 60a 33015i bk15: 60a 32924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.057223
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32938 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.01243
n_activity=598 dram_eff=0.689
bk0: 36a 32980i bk1: 36a 32924i bk2: 4a 33125i bk3: 0a 33149i bk4: 4a 33131i bk5: 0a 33150i bk6: 0a 33151i bk7: 0a 33151i bk8: 4a 33125i bk9: 0a 33149i bk10: 0a 33150i bk11: 0a 33150i bk12: 0a 33152i bk13: 0a 33153i bk14: 60a 33017i bk15: 60a 32928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.063618
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32943 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.01213
n_activity=548 dram_eff=0.7336
bk0: 32a 33000i bk1: 32a 32950i bk2: 0a 33149i bk3: 0a 33151i bk4: 0a 33152i bk5: 8a 33125i bk6: 4a 33131i bk7: 0a 33150i bk8: 0a 33151i bk9: 4a 33126i bk10: 0a 33150i bk11: 0a 33150i bk12: 0a 33151i bk13: 0a 33152i bk14: 60a 33015i bk15: 60a 32910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.05484
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32958 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01134
n_activity=450 dram_eff=0.8356
bk0: 32a 33020i bk1: 32a 32959i bk2: 0a 33151i bk3: 0a 33151i bk4: 4a 33131i bk5: 0a 33150i bk6: 0a 33150i bk7: 0a 33150i bk8: 0a 33151i bk9: 0a 33151i bk10: 0a 33151i bk11: 0a 33151i bk12: 0a 33151i bk13: 0a 33153i bk14: 60a 33009i bk15: 60a 32915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0517631
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33151 n_nop=32951 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.01164
n_activity=510 dram_eff=0.7569
bk0: 32a 32998i bk1: 32a 32945i bk2: 0a 33150i bk3: 0a 33150i bk4: 4a 33130i bk5: 0a 33150i bk6: 0a 33150i bk7: 0a 33150i bk8: 0a 33150i bk9: 0a 33152i bk10: 0a 33152i bk11: 0a 33152i bk12: 0a 33152i bk13: 0a 33154i bk14: 64a 32978i bk15: 60a 32918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0464541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 25, Miss_rate = 0.195, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 27, Miss_rate = 0.270, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1590
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.4212
	minimum = 6
	maximum = 98
Network latency average = 18.9153
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.6003
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00248698
	minimum = 0.00190444 (at node 11)
	maximum = 0.00403294 (at node 1)
Accepted packet rate average = 0.00248698
	minimum = 0.00190444 (at node 11)
	maximum = 0.00403294 (at node 1)
Injected flit rate average = 0.00388898
	minimum = 0.00190444 (at node 11)
	maximum = 0.00935417 (at node 39)
Accepted flit rate average= 0.00388898
	minimum = 0.0025766 (at node 29)
	maximum = 0.00795385 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.4212 (1 samples)
	minimum = 6 (1 samples)
	maximum = 98 (1 samples)
Network latency average = 18.9153 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.6003 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00248698 (1 samples)
	minimum = 0.00190444 (1 samples)
	maximum = 0.00403294 (1 samples)
Accepted packet rate average = 0.00248698 (1 samples)
	minimum = 0.00190444 (1 samples)
	maximum = 0.00403294 (1 samples)
Injected flit rate average = 0.00388898 (1 samples)
	minimum = 0.00190444 (1 samples)
	maximum = 0.00935417 (1 samples)
Accepted flit rate average = 0.00388898 (1 samples)
	minimum = 0.0025766 (1 samples)
	maximum = 0.00795385 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 83025 (inst/sec)
gpgpu_simulation_rate = 16017 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2567
gpu_sim_insn = 1114192
gpu_ipc =     434.0444
gpu_tot_sim_cycle = 464975
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       5.0746
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7181
partiton_reqs_in_parallel = 56282
partiton_reqs_in_parallel_total    = 392753
partiton_level_parallism =      21.9252
partiton_level_parallism_total  =       0.9657
partiton_reqs_in_parallel_util = 56282
partiton_reqs_in_parallel_util_total    = 392753
gpu_sim_cycle_parition_util = 2567
gpu_tot_sim_cycle_parition_util    = 17854
partiton_level_parallism_util =      21.9252
partiton_level_parallism_util_total  =      21.9889
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      78.8697 GB/Sec
L2_BW_total  =       0.8880 GB/Sec
gpu_total_sim_rate=124187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5351
	L1I_total_cache_miss_rate = 0.1240
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37801
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5351
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20489	W0_Idle:59569	W0_Scoreboard:384555	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 6486 
averagemflatency = 2822 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 464974 
mrq_lat_table:385 	69 	82 	88 	148 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	276 	1869 	265 	18 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	461 	153 	89 	2 	1563 	61 	127 	103 	11 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	968 	1541 	1518 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	6 	5 	5 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         3         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:      7239      7242      1017      1019      8713         0         0         0         0         0         0         0         0         0      6217      6219 
dram[1]:      7237      7240     17753       985     12203         0         0         0         0         0         0     17087         0         0      6221      6224 
dram[2]:      7241      7245       989       993         0         0         0         0         0         0         0         0         0         0      6217      6219 
dram[3]:      7247      7253      1005     11430         0         0      5957      9868         0         0         0         0         0         0      6221      6226 
dram[4]:      7243      7250     16355       987     17321         0         0         0         0         0         0         0         0         0      1175     10598 
dram[5]:      7254      7260     13554     16999         0         0     17841         0         0         0         0         0         0         0      3810      2011 
dram[6]:      7234      7237      1007      1002         0         0         0     10121         0         0         0         0         0         0      5199      6217 
dram[7]:      7239      7243     14665      1007     15820         0         0         0     16341         0         0         0         0         0      3933      4692 
dram[8]:      7246      7249      1010      1005         0     11683     13020         0         0     15567         0         0      1519         0      6217      6219 
dram[9]:      7253      7254      1005      1009      8093         0         0         0         0         0         0         0         0         0      6219      6217 
dram[10]:      7246      7246      1014      1008     14130         0         0         0         0         0         0         0         0         0      7319      6223 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]: 16.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]: 16.000000 16.000000 16.000000 17.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.333333  8.000000 
dram[6]: 17.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan  7.000000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:        16        16        16        16         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:        16        16        16        16         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:        16        16        16        16         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:        16        16        16        16         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        16        16        16        16         0         0         0         1         0         0         0         0         0         0        16        16 
dram[7]:        16        16        16        16         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         0         2         1         0         0         1         0         0         1         0        15        15 
dram[9]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10372     10633      1554      1676      1516    none      none      none      none      none      none      none      none      none       24141     24186
dram[1]:      10526     10572      1219      1368       170    none      none      none      none      none      none         170    none      none       24159     24189
dram[2]:      10588     10583      1328      1506    none      none      none      none      none      none      none      none      none      none       24119     24214
dram[3]:      10552     10544      1461      1496    none      none        3722       560    none      none      none      none      none      none       24340     24404
dram[4]:      10560     10531      1261      1512      1461    none      none      none      none      none      none      none      none      none       21669     19676
dram[5]:      10531      9973      1195      1301    none      none         170    none      none      none      none      none      none      none       21744     22300
dram[6]:      10054     10555      1396      1515    none      none      none        1837    none      none      none      none      none      none       22520     22702
dram[7]:      10571     10569      1325      1475      2430    none      none      none         170    none      none      none      none      none       23953     24038
dram[8]:      10516     10517      1509      1532    none        1533      1699    none      none         629    none      none         239    none       24138     24204
dram[9]:       9199      9185      1485      1544      1827    none      none      none      none      none      none      none      none      none       24149     24208
dram[10]:       9245      9234      1569      1656      1805    none      none      none      none      none      none      none      none      none       21392     24289
maximum mf latency per bank:
dram[0]:       6422      6434       496       513       606         0         0         0         0         0         0         0         0         0      6397      6407
dram[1]:       6398      6414       431       463       341         0         0         0         0         0         0       341         0         0      6393      6417
dram[2]:       6392      6420       425       465         0         0         0         0         0         0         0         0         0         0      6390      6413
dram[3]:       6415      6428       464      1116         0         0      3253      1120         0         0         0         0         0         0      6397      6427
dram[4]:       6423      6422       433       459      1211         0         0         0         0         0         0         0         0         0      6411      6448
dram[5]:       6462      6459       397       452         0         0       341         0         0         0         0         0         0         0      6419      6442
dram[6]:       6467      6486       450       501         0         0         0      1048         0         0         0         0         0         0      6402      6437
dram[7]:       6458      6484       439       457      1244         0         0         0       341         0         0         0         0         0      6404      6432
dram[8]:       6419      6418       487       478         0      1224       866         0         0      1258         0         0       239         0      6403      6437
dram[9]:       6405      6430       483       474      1221         0         0         0         0         0         0         0         0         0      6399      6428
dram[10]:       6412      6428       508       524      1199         0         0         0         0         0         0         0         0         0      6394      6428
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37531 n_act=8 n_pre=1 n_req=94 n_rd=376 n_write=0 bw_util=0.01983
n_activity=919 dram_eff=0.8183
bk0: 68a 37683i bk1: 64a 37627i bk2: 64a 37675i bk3: 64a 37571i bk4: 4a 37896i bk5: 0a 37914i bk6: 0a 37914i bk7: 0a 37914i bk8: 0a 37915i bk9: 0a 37916i bk10: 0a 37916i bk11: 0a 37916i bk12: 0a 37917i bk13: 0a 37917i bk14: 56a 37788i bk15: 56a 37699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37529 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.01999
n_activity=945 dram_eff=0.8021
bk0: 64a 37693i bk1: 64a 37609i bk2: 64a 37699i bk3: 64a 37628i bk4: 4a 37889i bk5: 0a 37913i bk6: 0a 37913i bk7: 0a 37914i bk8: 0a 37916i bk9: 0a 37916i bk10: 0a 37916i bk11: 4a 37891i bk12: 0a 37915i bk13: 0a 37916i bk14: 56a 37787i bk15: 56a 37703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0742167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37542 n_act=6 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.01941
n_activity=829 dram_eff=0.8878
bk0: 64a 37713i bk1: 64a 37611i bk2: 64a 37669i bk3: 64a 37570i bk4: 0a 37914i bk5: 0a 37915i bk6: 0a 37915i bk7: 0a 37915i bk8: 0a 37915i bk9: 0a 37915i bk10: 0a 37915i bk11: 0a 37917i bk12: 0a 37917i bk13: 0a 37918i bk14: 56a 37790i bk15: 56a 37701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0975314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37524 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.02015
n_activity=986 dram_eff=0.7748
bk0: 64a 37683i bk1: 64a 37611i bk2: 64a 37686i bk3: 64a 37577i bk4: 0a 37915i bk5: 0a 37915i bk6: 8a 37864i bk7: 4a 37887i bk8: 0a 37913i bk9: 0a 37914i bk10: 0a 37916i bk11: 0a 37916i bk12: 0a 37916i bk13: 0a 37918i bk14: 56a 37789i bk15: 56a 37701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.114543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37517 n_act=10 n_pre=3 n_req=98 n_rd=384 n_write=2 bw_util=0.02036
n_activity=1109 dram_eff=0.6961
bk0: 64a 37698i bk1: 64a 37620i bk2: 64a 37655i bk3: 64a 37590i bk4: 4a 37895i bk5: 0a 37914i bk6: 0a 37915i bk7: 0a 37915i bk8: 0a 37915i bk9: 0a 37916i bk10: 0a 37917i bk11: 0a 37917i bk12: 0a 37917i bk13: 0a 37919i bk14: 60a 37767i bk15: 64a 37631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0906214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37511 n_act=10 n_pre=3 n_req=101 n_rd=388 n_write=4 bw_util=0.02068
n_activity=1153 dram_eff=0.68
bk0: 64a 37720i bk1: 64a 37620i bk2: 64a 37690i bk3: 64a 37604i bk4: 0a 37914i bk5: 0a 37915i bk6: 4a 37890i bk7: 0a 37914i bk8: 0a 37915i bk9: 0a 37915i bk10: 0a 37915i bk11: 0a 37918i bk12: 0a 37918i bk13: 0a 37920i bk14: 64a 37736i bk15: 64a 37662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0718958
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37516 n_act=9 n_pre=2 n_req=98 n_rd=388 n_write=1 bw_util=0.02052
n_activity=1009 dram_eff=0.7711
bk0: 64a 37645i bk1: 64a 37606i bk2: 64a 37702i bk3: 64a 37600i bk4: 0a 37915i bk5: 0a 37917i bk6: 0a 37917i bk7: 4a 37897i bk8: 0a 37915i bk9: 0a 37915i bk10: 0a 37915i bk11: 0a 37916i bk12: 0a 37916i bk13: 0a 37919i bk14: 64a 37750i bk15: 64a 37642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.101118
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37522 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.02036
n_activity=1026 dram_eff=0.7524
bk0: 64a 37693i bk1: 64a 37604i bk2: 64a 37683i bk3: 64a 37602i bk4: 4a 37895i bk5: 0a 37914i bk6: 0a 37915i bk7: 0a 37915i bk8: 4a 37890i bk9: 0a 37914i bk10: 0a 37915i bk11: 0a 37915i bk12: 0a 37917i bk13: 0a 37918i bk14: 60a 37782i bk15: 60a 37693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.102305
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37503 n_act=10 n_pre=0 n_req=106 n_rd=396 n_write=7 bw_util=0.02126
n_activity=1075 dram_eff=0.7498
bk0: 64a 37684i bk1: 64a 37606i bk2: 64a 37681i bk3: 64a 37571i bk4: 0a 37915i bk5: 8a 37888i bk6: 4a 37895i bk7: 0a 37914i bk8: 0a 37917i bk9: 4a 37892i bk10: 0a 37916i bk11: 0a 37916i bk12: 4a 37886i bk13: 0a 37916i bk14: 60a 37779i bk15: 60a 37674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.110402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37529 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.02004
n_activity=911 dram_eff=0.8342
bk0: 64a 37714i bk1: 64a 37625i bk2: 64a 37678i bk3: 64a 37567i bk4: 4a 37895i bk5: 0a 37914i bk6: 0a 37914i bk7: 0a 37914i bk8: 0a 37916i bk9: 0a 37916i bk10: 0a 37916i bk11: 0a 37916i bk12: 0a 37916i bk13: 0a 37918i bk14: 60a 37775i bk15: 60a 37681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.104547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37916 n_nop=37522 n_act=8 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.02031
n_activity=958 dram_eff=0.8038
bk0: 64a 37687i bk1: 64a 37588i bk2: 64a 37645i bk3: 64a 37550i bk4: 4a 37893i bk5: 0a 37914i bk6: 0a 37915i bk7: 0a 37915i bk8: 0a 37915i bk9: 0a 37917i bk10: 0a 37917i bk11: 0a 37917i bk12: 0a 37917i bk13: 0a 37919i bk14: 64a 37743i bk15: 60a 37683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.114622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 49, Miss_rate = 0.247, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9426
	minimum = 6
	maximum = 106
Network latency average = 16.4459
	minimum = 6
	maximum = 71
Slowest packet = 4441
Flit latency average = 17.0186
	minimum = 6
	maximum = 70
Slowest flit = 11597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166485
	minimum = 0.0128605 (at node 0)
	maximum = 0.0237724 (at node 3)
Accepted packet rate average = 0.0166485
	minimum = 0.0128605 (at node 0)
	maximum = 0.0237724 (at node 3)
Injected flit rate average = 0.0256274
	minimum = 0.0128605 (at node 0)
	maximum = 0.0633281 (at node 40)
Accepted flit rate average= 0.0256274
	minimum = 0.0179267 (at node 28)
	maximum = 0.0471551 (at node 3)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6819 (2 samples)
	minimum = 6 (2 samples)
	maximum = 102 (2 samples)
Network latency average = 17.6806 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 16.8094 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00956773 (2 samples)
	minimum = 0.00738246 (2 samples)
	maximum = 0.0139027 (2 samples)
Accepted packet rate average = 0.00956773 (2 samples)
	minimum = 0.00738246 (2 samples)
	maximum = 0.0139027 (2 samples)
Injected flit rate average = 0.0147582 (2 samples)
	minimum = 0.00738246 (2 samples)
	maximum = 0.0363412 (2 samples)
Accepted flit rate average = 0.0147582 (2 samples)
	minimum = 0.0102517 (2 samples)
	maximum = 0.0275545 (2 samples)
Injected packet size average = 1.5425 (2 samples)
Accepted packet size average = 1.5425 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 124187 (inst/sec)
gpgpu_simulation_rate = 24472 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12698
gpu_sim_insn = 1246472
gpu_ipc =      98.1629
gpu_tot_sim_cycle = 700331
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       5.1491
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7181
partiton_reqs_in_parallel = 279356
partiton_reqs_in_parallel_total    = 449035
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0401
partiton_reqs_in_parallel_util = 279356
partiton_reqs_in_parallel_util_total    = 449035
gpu_sim_cycle_parition_util = 12698
gpu_tot_sim_cycle_parition_util    = 20421
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9931
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =      18.1462 GB/Sec
L2_BW_total  =       0.9186 GB/Sec
gpu_total_sim_rate=138693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5358
	L1I_total_cache_miss_rate = 0.0807
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5358
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
113, 113, 112, 113, 112, 113, 112, 113, 113, 113, 113, 113, 113, 113, 113, 113, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26481	W0_Idle:133269	W0_Scoreboard:461120	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 6486 
averagemflatency = 1862 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 700330 
mrq_lat_table:505 	73 	96 	106 	148 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2597 	1956 	267 	32 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1700 	160 	89 	2 	2732 	61 	128 	105 	24 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3145 	1683 	1519 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	8 	9 	7 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         2         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        12        15 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:      7239      7242      1017      1019      8713         0      8022      7564      4659      8268         0         0         0      7355      6217      6219 
dram[1]:      7237      7240     17753       985     12203      9729      5986      7186         0         0         0     17087      3957      3900      6221      6224 
dram[2]:      7241      7245       989       993         0         0         0      6928         0         0      5496         0         0         0      6217      6219 
dram[3]:      7247      7253      1005     11430      5178      4221      5957      9868         0         0         0     11495      9895      4153      6221      6226 
dram[4]:      7243      7250     16355      2154     17321      5714      3921      4885         0         0         0         0      9896         0      5103     10598 
dram[5]:      7254      7260     13554     16999      5222      3394     17841         0         0      6561      6111      9393         0         0      3810      2011 
dram[6]:      7234      7237      1122      1002      6856      6607      9118     10121      6006         0         0         0         0         0      5199      6217 
dram[7]:      7239      7243     14665      1007     15820     10250      5028      6898     16341         0         0         0         0         0      3933      4692 
dram[8]:      7246      7249      1010      1005      8385     11683     13020      5292         0     15567         0         0      5899         0      6217      6219 
dram[9]:      7253      7254      1005      1373      8093      5486         0      7090         0         0     10632      4913         0         0      6219      6217 
dram[10]:      7246      7246      1014      1008     14130      6378         0      4900      5742         0      6271      7534         0         0      7319      6223 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  5.000000  6.000000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      10757     11075      1583      1684      1596    none         250       313      2494       186    none      none      none         169     21821     24924
dram[1]:      10929     10976      1269      1368       482       352       352       170    none      none      none         480      1882      3008     24942     24933
dram[2]:      10510     10976      1372      1535    none      none      none         352    none      none         900    none      none      none       24908     18660
dram[3]:      10961     10969      1469      1496       352       414      2596       786    none      none      none         170       170      2227     25102     22010
dram[4]:      10991     10915      1275      1591       456       352       265       169    none      none      none      none         170    none       19742     20304
dram[5]:      10941     10340      1237      1301       405       885       871    none      none         169       881       170    none      none       17989     20438
dram[6]:      10453     10932      1481      1552       170       348       233      1837       170    none      none      none      none      none       23231     17956
dram[7]:      10988     10966      1325      1483      1040       233       352       352       365    none      none      none      none      none       24739     24793
dram[8]:      10867     10856      1517      1569       349       853      1087       170    none         619    none      none         224    none       24917     24951
dram[9]:       9539      9525      1522      1647       839       261    none         250    none      none         170      2241    none      none       22032     24964
dram[10]:       9596      9578      1569      1670      1075       170    none         352       170    none         242       953    none      none       22128     22097
maximum mf latency per bank:
dram[0]:       6422      6434       496       513       606         0       250       352      1714       341         0         0         0       341      6397      6407
dram[1]:       6398      6414       431       463       359       352       352       341         0         0         0      1713      1891      1708      6393      6417
dram[2]:       6392      6420       425       465         0         0         0       352         0         0       250         0         0         0      6390      6413
dram[3]:       6415      6428       464      1116       352       346      3253      1120         0         0         0       341       341      1707      6397      6427
dram[4]:       6423      6422       433      1720      1211       352       358       341         0         0         0         0       341         0      6411      6448
dram[5]:       6462      6459       397       452       352      1714       341         0         0       341       606       341         0         0      6419      6442
dram[6]:       6467      6486      1441       501       341       352       359      1048       341         0         0         0         0         0      6402      6437
dram[7]:       6458      6484       439       457      1244       359       352       352       341         0         0         0         0         0      6404      6432
dram[8]:       6419      6418       487       478       352      1224       866       341         0      1258         0         0       347         0      6403      6437
dram[9]:       6405      6430       483      1608      1221       352         0       250         0         0       341      1721         0         0      6399      6428
dram[10]:       6412      6428       508       524      1199       341         0       352       341         0       341       821         0         0      6394      6428
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61044 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.01395
n_activity=1369 dram_eff=0.6267
bk0: 68a 61259i bk1: 64a 61204i bk2: 64a 61254i bk3: 64a 61150i bk4: 8a 61444i bk5: 0a 61493i bk6: 4a 61474i bk7: 12a 61458i bk8: 4a 61472i bk9: 12a 61417i bk10: 0a 61489i bk11: 0a 61490i bk12: 0a 61493i bk13: 8a 61451i bk14: 60a 61326i bk15: 56a 61274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0725448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61041 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.01402
n_activity=1418 dram_eff=0.6079
bk0: 64a 61271i bk1: 64a 61187i bk2: 64a 61279i bk3: 64a 61208i bk4: 12a 61431i bk5: 4a 61472i bk6: 4a 61471i bk7: 4a 61464i bk8: 0a 61491i bk9: 0a 61492i bk10: 0a 61493i bk11: 16a 61382i bk12: 12a 61425i bk13: 4a 61469i bk14: 56a 61360i bk15: 56a 61278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0464443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61085 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.01281
n_activity=1094 dram_eff=0.7203
bk0: 68a 61257i bk1: 64a 61186i bk2: 64a 61245i bk3: 64a 61146i bk4: 0a 61492i bk5: 0a 61493i bk6: 0a 61493i bk7: 4a 61474i bk8: 0a 61492i bk9: 0a 61493i bk10: 4a 61473i bk11: 0a 61493i bk12: 0a 61494i bk13: 0a 61495i bk14: 56a 61367i bk15: 68a 61192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0604296
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61053 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.01369
n_activity=1326 dram_eff=0.635
bk0: 64a 61259i bk1: 64a 61188i bk2: 64a 61265i bk3: 64a 61156i bk4: 4a 61474i bk5: 8a 61465i bk6: 12a 61432i bk7: 8a 61431i bk8: 0a 61488i bk9: 0a 61492i bk10: 0a 61494i bk11: 4a 61468i bk12: 4a 61466i bk13: 4a 61474i bk14: 56a 61364i bk15: 60a 61241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0711138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61019 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.01447
n_activity=1657 dram_eff=0.5371
bk0: 64a 61274i bk1: 64a 61196i bk2: 64a 61234i bk3: 68a 61138i bk4: 16a 61386i bk5: 4a 61470i bk6: 16a 61393i bk7: 8a 61445i bk8: 0a 61489i bk9: 0a 61493i bk10: 0a 61496i bk11: 0a 61496i bk12: 4a 61470i bk13: 0a 61496i bk14: 64a 61307i bk15: 64a 61207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0569658
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61004 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.01506
n_activity=1709 dram_eff=0.5418
bk0: 64a 61294i bk1: 64a 61195i bk2: 64a 61267i bk3: 64a 61183i bk4: 16a 61453i bk5: 16a 61428i bk6: 4a 61465i bk7: 0a 61491i bk8: 0a 61493i bk9: 8a 61452i bk10: 8a 61436i bk11: 4a 61467i bk12: 0a 61493i bk13: 0a 61497i bk14: 72a 61258i bk15: 68a 61199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0454035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61036 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.01412
n_activity=1424 dram_eff=0.6096
bk0: 64a 61220i bk1: 64a 61184i bk2: 68a 61248i bk3: 64a 61177i bk4: 4a 61468i bk5: 8a 61469i bk6: 8a 61437i bk7: 4a 61472i bk8: 4a 61465i bk9: 0a 61490i bk10: 0a 61490i bk11: 0a 61492i bk12: 0a 61493i bk13: 0a 61496i bk14: 64a 61328i bk15: 76a 61134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.062934
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61069 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.01337
n_activity=1234 dram_eff=0.6661
bk0: 64a 61270i bk1: 64a 61181i bk2: 64a 61262i bk3: 64a 61181i bk4: 12a 61461i bk5: 8a 61436i bk6: 4a 61471i bk7: 4a 61470i bk8: 4a 61464i bk9: 0a 61489i bk10: 0a 61491i bk11: 0a 61491i bk12: 0a 61494i bk13: 0a 61495i bk14: 60a 61359i bk15: 60a 61270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0631942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x80516280, atomic=0 1 entries : 0x7f2314194aa0 :  mf: uid=132314, sid22:w24, part=8, addr=0x805162e0, load , size=32, unknown  status = IN_PARTITION_DRAM (700330), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61043 n_act=14 n_pre=2 n_req=117 n_rd=423 n_write=11 bw_util=0.01412
n_activity=1311 dram_eff=0.6621
bk0: 64a 61261i bk1: 64a 61184i bk2: 64a 61260i bk3: 64a 61150i bk4: 8a 61467i bk5: 12a 61427i bk6: 8a 61464i bk7: 4a 61464i bk8: 0a 61491i bk9: 7a 61452i bk10: 0a 61493i bk11: 0a 61494i bk12: 8a 61426i bk13: 0a 61492i bk14: 60a 61355i bk15: 60a 61251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0687558
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61053 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01376
n_activity=1281 dram_eff=0.6604
bk0: 64a 61289i bk1: 64a 61203i bk2: 64a 61258i bk3: 68a 61115i bk4: 12a 61459i bk5: 12a 61427i bk6: 0a 61489i bk7: 4a 61471i bk8: 0a 61492i bk9: 0a 61493i bk10: 4a 61468i bk11: 4a 61473i bk12: 0a 61491i bk13: 0a 61494i bk14: 64a 61314i bk15: 60a 61256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0651456
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61493 n_nop=61047 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.01386
n_activity=1332 dram_eff=0.6396
bk0: 64a 61262i bk1: 64a 61163i bk2: 64a 61223i bk3: 64a 61128i bk4: 8a 61464i bk5: 4a 61466i bk6: 0a 61493i bk7: 4a 61473i bk8: 4a 61469i bk9: 0a 61496i bk10: 8a 61439i bk11: 8a 61436i bk12: 0a 61490i bk13: 0a 61493i bk14: 64a 61319i bk15: 64a 61222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0715529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 332, Miss = 57, Miss_rate = 0.172, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 330, Miss = 56, Miss_rate = 0.170, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69128
	minimum = 6
	maximum = 31
Network latency average = 7.6448
	minimum = 6
	maximum = 23
Slowest packet = 8884
Flit latency average = 7.25978
	minimum = 6
	maximum = 22
Slowest flit = 17565
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0038291
	minimum = 0.00252018 (at node 5)
	maximum = 0.00614294 (at node 22)
Accepted packet rate average = 0.0038291
	minimum = 0.00252018 (at node 5)
	maximum = 0.00614294 (at node 22)
Injected flit rate average = 0.00576019
	minimum = 0.00252018 (at node 5)
	maximum = 0.0114983 (at node 38)
Accepted flit rate average= 0.00576019
	minimum = 0.00393778 (at node 34)
	maximum = 0.0115771 (at node 22)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.685 (3 samples)
	minimum = 6 (3 samples)
	maximum = 78.3333 (3 samples)
Network latency average = 14.3353 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51.3333 (3 samples)
Flit latency average = 13.6262 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00765485 (3 samples)
	minimum = 0.0057617 (3 samples)
	maximum = 0.0113161 (3 samples)
Accepted packet rate average = 0.00765485 (3 samples)
	minimum = 0.0057617 (3 samples)
	maximum = 0.0113161 (3 samples)
Injected flit rate average = 0.0117589 (3 samples)
	minimum = 0.0057617 (3 samples)
	maximum = 0.0280602 (3 samples)
Accepted flit rate average = 0.0117589 (3 samples)
	minimum = 0.00814704 (3 samples)
	maximum = 0.0222287 (3 samples)
Injected packet size average = 1.53613 (3 samples)
Accepted packet size average = 1.53613 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 138693 (inst/sec)
gpgpu_simulation_rate = 26935 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1318
gpu_sim_insn = 1114592
gpu_ipc =     845.6692
gpu_tot_sim_cycle = 923799
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       5.1100
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28996
partiton_reqs_in_parallel_total    = 728391
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.8199
partiton_reqs_in_parallel_util = 28996
partiton_reqs_in_parallel_util_total    = 728391
gpu_sim_cycle_parition_util = 1318
gpu_tot_sim_cycle_parition_util    = 33119
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9934
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     160.5143 GB/Sec
L2_BW_total  =       0.9254 GB/Sec
gpu_total_sim_rate=162780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5358
	L1I_total_cache_miss_rate = 0.0615
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81736
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5358
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 154, 155, 155, 170, 155, 155, 155, 155, 155, 155, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30839	W0_Idle:141286	W0_Scoreboard:474925	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 6486 
averagemflatency = 1444 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 923798 
mrq_lat_table:505 	73 	96 	106 	148 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4829 	1956 	267 	32 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3654 	216 	89 	2 	2954 	61 	128 	105 	24 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4862 	1999 	1534 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	8 	9 	7 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         2         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        12        15 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:      7239      7242      1017      1019      8713         0      8022      7564      4659      8268         0         0         0      7355      6217      6219 
dram[1]:      7237      7240     17753       985     12203      9729      5986      7186         0         0         0     17087      3957      3900      6221      6224 
dram[2]:      7241      7245       989       993         0         0         0      6928         0         0      5496         0         0         0      6217      6219 
dram[3]:      7247      7253      1005     11430      5178      4221      5957      9868         0         0         0     11495      9895      4153      6221      6226 
dram[4]:      7243      7250     16355      2154     17321      5714      3921      4885         0         0         0         0      9896         0      5103     10598 
dram[5]:      7254      7260     13554     16999      5222      3394     17841         0         0      6561      6111      9393         0         0      3810      2011 
dram[6]:      7234      7237      1122      1002      6856      6607      9118     10121      6006         0         0         0         0         0      5199      6217 
dram[7]:      7239      7243     14665      1007     15820     10250      5028      6898     16341         0         0         0         0         0      3933      4692 
dram[8]:      7246      7249      1010      1005      8385     11683     13020      5292         0     15567         0         0      5899         0      6217      6219 
dram[9]:      7253      7254      1005      1373      8093      5486         0      7090         0         0     10632      4913         0         0      6219      6217 
dram[10]:      7246      7246      1014      1008     14130      6378         0      4900      5742         0      6271      7534         0         0      7319      6223 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  5.000000  6.000000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      10987     11326      2151      2248      1596    none         482       511      2494       186    none      none      none         169     21821     24942
dram[1]:      11171     11225      1845      1952       598       585       584       170    none      none      none         480      1882      3008     24961     24943
dram[2]:      10763     11215      2003      2162    none      none      none         584    none      none         900    none      none      none       24927     18660
dram[3]:      11200     11232      2081      2067       584       646      2674       830    none      none      none         170       170      2227     25112     22018
dram[4]:      11240     11161      1825      2151       477       584       405       169    none      none      none      none         170    none       19750     20304
dram[5]:      11187     10587      1787      1818       695      1034       871    none      none         169       881       170    none      none       17989     20438
dram[6]:      10696     11165      2006      2129       170       581       310      1837       170    none      none      none      none      none       23239     17963
dram[7]:      11229     11204      1844      2044      1161       310       584       584       365    none      none      none      none      none       24739     24793
dram[8]:      11140     11135      2102      2170       480       853      1319       170    none         619    none      none         890    none       24925     24975
dram[9]:       9848      9801      2151      2213       994       377    none         380    none      none         170      2241    none      none       22039     24973
dram[10]:       9879      9843      2169      2284      1191       170    none         584       170    none         242       953    none      none       22151     22126
maximum mf latency per bank:
dram[0]:       6422      6434       496       513       606         0       250       352      1714       341         0         0         0       341      6397      6407
dram[1]:       6398      6414       431       463       359       352       352       341         0         0         0      1713      1891      1708      6393      6417
dram[2]:       6392      6420       425       465         0         0         0       352         0         0       250         0         0         0      6390      6413
dram[3]:       6415      6428       464      1116       352       346      3253      1120         0         0         0       341       341      1707      6397      6427
dram[4]:       6423      6422       433      1720      1211       352       358       341         0         0         0         0       341         0      6411      6448
dram[5]:       6462      6459       397       452       352      1714       341         0         0       341       606       341         0         0      6419      6442
dram[6]:       6467      6486      1441       501       341       352       359      1048       341         0         0         0         0         0      6402      6437
dram[7]:       6458      6484       439       457      1244       359       352       352       341         0         0         0         0         0      6404      6432
dram[8]:       6419      6418       487       478       352      1224       866       341         0      1258         0         0       347         0      6403      6437
dram[9]:       6405      6430       483      1608      1221       352         0       250         0         0       341      1721         0         0      6399      6428
dram[10]:       6412      6428       508       524      1199       341         0       352       341         0       341       821         0         0      6394      6428
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63490 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.01342
n_activity=1369 dram_eff=0.6267
bk0: 68a 63705i bk1: 64a 63650i bk2: 64a 63700i bk3: 64a 63596i bk4: 8a 63890i bk5: 0a 63939i bk6: 4a 63920i bk7: 12a 63904i bk8: 4a 63918i bk9: 12a 63863i bk10: 0a 63935i bk11: 0a 63936i bk12: 0a 63939i bk13: 8a 63897i bk14: 60a 63772i bk15: 56a 63720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0697696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63487 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.01348
n_activity=1418 dram_eff=0.6079
bk0: 64a 63717i bk1: 64a 63633i bk2: 64a 63725i bk3: 64a 63654i bk4: 12a 63877i bk5: 4a 63918i bk6: 4a 63917i bk7: 4a 63910i bk8: 0a 63937i bk9: 0a 63938i bk10: 0a 63939i bk11: 16a 63828i bk12: 12a 63871i bk13: 4a 63915i bk14: 56a 63806i bk15: 56a 63724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0446676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63531 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.01232
n_activity=1094 dram_eff=0.7203
bk0: 68a 63703i bk1: 64a 63632i bk2: 64a 63691i bk3: 64a 63592i bk4: 0a 63938i bk5: 0a 63939i bk6: 0a 63939i bk7: 4a 63920i bk8: 0a 63938i bk9: 0a 63939i bk10: 4a 63919i bk11: 0a 63939i bk12: 0a 63940i bk13: 0a 63941i bk14: 56a 63813i bk15: 68a 63638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0581179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63499 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.01317
n_activity=1326 dram_eff=0.635
bk0: 64a 63705i bk1: 64a 63634i bk2: 64a 63711i bk3: 64a 63602i bk4: 4a 63920i bk5: 8a 63911i bk6: 12a 63878i bk7: 8a 63877i bk8: 0a 63934i bk9: 0a 63938i bk10: 0a 63940i bk11: 4a 63914i bk12: 4a 63912i bk13: 4a 63920i bk14: 56a 63810i bk15: 60a 63687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0683933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63465 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.01392
n_activity=1657 dram_eff=0.5371
bk0: 64a 63720i bk1: 64a 63642i bk2: 64a 63680i bk3: 68a 63584i bk4: 16a 63832i bk5: 4a 63916i bk6: 16a 63839i bk7: 8a 63891i bk8: 0a 63935i bk9: 0a 63939i bk10: 0a 63942i bk11: 0a 63942i bk12: 4a 63916i bk13: 0a 63942i bk14: 64a 63753i bk15: 64a 63653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0547866
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63450 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.01448
n_activity=1709 dram_eff=0.5418
bk0: 64a 63740i bk1: 64a 63641i bk2: 64a 63713i bk3: 64a 63629i bk4: 16a 63899i bk5: 16a 63874i bk6: 4a 63911i bk7: 0a 63937i bk8: 0a 63939i bk9: 8a 63898i bk10: 8a 63882i bk11: 4a 63913i bk12: 0a 63939i bk13: 0a 63943i bk14: 72a 63704i bk15: 68a 63645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0436666
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63482 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.01358
n_activity=1424 dram_eff=0.6096
bk0: 64a 63666i bk1: 64a 63630i bk2: 68a 63694i bk3: 64a 63623i bk4: 4a 63914i bk5: 8a 63915i bk6: 8a 63883i bk7: 4a 63918i bk8: 4a 63911i bk9: 0a 63936i bk10: 0a 63936i bk11: 0a 63938i bk12: 0a 63939i bk13: 0a 63942i bk14: 64a 63774i bk15: 76a 63580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0605264
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63515 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.01286
n_activity=1234 dram_eff=0.6661
bk0: 64a 63716i bk1: 64a 63627i bk2: 64a 63708i bk3: 64a 63627i bk4: 12a 63907i bk5: 8a 63882i bk6: 4a 63917i bk7: 4a 63916i bk8: 4a 63910i bk9: 0a 63935i bk10: 0a 63937i bk11: 0a 63937i bk12: 0a 63940i bk13: 0a 63941i bk14: 60a 63805i bk15: 60a 63716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0607767
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63488 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.01361
n_activity=1324 dram_eff=0.6571
bk0: 64a 63707i bk1: 64a 63630i bk2: 64a 63706i bk3: 64a 63596i bk4: 8a 63913i bk5: 12a 63873i bk6: 8a 63910i bk7: 4a 63910i bk8: 0a 63937i bk9: 8a 63896i bk10: 0a 63939i bk11: 0a 63940i bk12: 8a 63872i bk13: 0a 63938i bk14: 60a 63801i bk15: 60a 63697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0661255
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63499 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01323
n_activity=1281 dram_eff=0.6604
bk0: 64a 63735i bk1: 64a 63649i bk2: 64a 63704i bk3: 68a 63561i bk4: 12a 63905i bk5: 12a 63873i bk6: 0a 63935i bk7: 4a 63917i bk8: 0a 63938i bk9: 0a 63939i bk10: 4a 63914i bk11: 4a 63919i bk12: 0a 63937i bk13: 0a 63940i bk14: 64a 63760i bk15: 60a 63702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0626535
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63939 n_nop=63493 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.01333
n_activity=1332 dram_eff=0.6396
bk0: 64a 63708i bk1: 64a 63609i bk2: 64a 63669i bk3: 64a 63574i bk4: 8a 63910i bk5: 4a 63912i bk6: 0a 63939i bk7: 4a 63919i bk8: 4a 63915i bk9: 0a 63942i bk10: 8a 63885i bk11: 8a 63882i bk12: 0a 63936i bk13: 0a 63939i bk14: 64a 63765i bk15: 64a 63668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0688156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 434, Miss = 57, Miss_rate = 0.131, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 56, Miss_rate = 0.131, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 445, Miss = 53, Miss_rate = 0.119, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39135
	minimum = 6
	maximum = 38
Network latency average = 8.23029
	minimum = 6
	maximum = 29
Slowest packet = 14355
Flit latency average = 8.01269
	minimum = 6
	maximum = 28
Slowest flit = 22150
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0338952
	minimum = 0.0242976 (at node 20)
	maximum = 0.056568 (at node 44)
Accepted packet rate average = 0.0338952
	minimum = 0.0242976 (at node 20)
	maximum = 0.056568 (at node 44)
Injected flit rate average = 0.0508428
	minimum = 0.0242976 (at node 20)
	maximum = 0.0930144 (at node 44)
Accepted flit rate average= 0.0508428
	minimum = 0.0379651 (at node 28)
	maximum = 0.0766894 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8616 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.25 (4 samples)
Network latency average = 12.8091 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45.75 (4 samples)
Flit latency average = 12.2228 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142149 (4 samples)
	minimum = 0.0103957 (4 samples)
	maximum = 0.0226291 (4 samples)
Accepted packet rate average = 0.0142149 (4 samples)
	minimum = 0.0103957 (4 samples)
	maximum = 0.0226291 (4 samples)
Injected flit rate average = 0.0215299 (4 samples)
	minimum = 0.0103957 (4 samples)
	maximum = 0.0442988 (4 samples)
Accepted flit rate average = 0.0215299 (4 samples)
	minimum = 0.0156015 (4 samples)
	maximum = 0.0358439 (4 samples)
Injected packet size average = 1.51459 (4 samples)
Accepted packet size average = 1.51459 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 162780 (inst/sec)
gpgpu_simulation_rate = 31855 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 32065
gpu_sim_insn = 1253132
gpu_ipc =      39.0810
gpu_tot_sim_cycle = 1178522
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       5.0689
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 705430
partiton_reqs_in_parallel_total    = 757387
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2412
partiton_reqs_in_parallel_util = 705430
partiton_reqs_in_parallel_util_total    = 757387
gpu_sim_cycle_parition_util = 32065
gpu_tot_sim_cycle_parition_util    = 34437
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9966
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =      12.9413 GB/Sec
L2_BW_total  =       1.0775 GB/Sec
gpu_total_sim_rate=121913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5375
	L1I_total_cache_miss_rate = 0.0472
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5375
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
178, 178, 177, 178, 177, 178, 177, 178, 178, 193, 178, 178, 178, 178, 178, 178, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5443
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36866	W0_Idle:589753	W0_Scoreboard:1239529	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 11975 
averagemflatency = 1074 
max_icnt2mem_latency = 11722 
max_icnt2sh_latency = 1178521 
mrq_lat_table:1202 	78 	107 	214 	148 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8726 	2324 	269 	37 	18 	1795 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7132 	225 	89 	2 	3749 	61 	129 	107 	29 	18 	1794 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8545 	2035 	1534 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	642 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	20 	19 	13 	16 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         6         2         4         1         1         1         4        14        14 
dram[1]:        16         0         0         0         3         4         4         2         1         0         0         2         2         1        14        14 
dram[2]:        16        16         0        16         2         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         4         5        10         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         4         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         6         3         4         2         4         0         2         2         1         1        12        15 
dram[6]:        17         0        16         0         4         4         2         0         2         1         0         1         1         0        15        15 
dram[7]:        16         0         0        16         4         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         5         2         2         4         8         1         0         7         1         0        15 
dram[9]:         0         0         0        16         6         2         2         4         1         0         0         1         1         1        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         4         0        15        15 
maximum service time to same row:
dram[0]:      7239      7242     15436      1019      8713     17522      8022     17898     15311      8268     22777     20493     11898      7355      6217     12680 
dram[1]:     14926      7240     17753       985     12766     10994     15241     11720     14934         0     21306     17087     13489      8842     16150      8435 
dram[2]:      7241      7942       989      5339     16666     15847     17070     10590     14176     19404     13233     20247     11139     11392     22885      6219 
dram[3]:      9867      7253      1005     11430     10370     17775     11163     17469     19085     16558     10834     11495      9895     23431     13517     14248 
dram[4]:      8450      7250     16355      2154     17321      5714     16885     13273      9621         0     10380     17690      9896         0      9109     13759 
dram[5]:      7254     13493     13554     16999     15466     10918     17841     18481     17030      6561      6111      9393     15061     15440      3810      2011 
dram[6]:      9724      7237     24692      1002      6856      7593     10537     10121     10644     18396     23495     13416     14271     16521     23858      6217 
dram[7]:     11237      7243     14665     19493     15820     10250     15356      9048     16341     17112     17866     17457     23130     17048     15302     13992 
dram[8]:      7246      7249     21262      1005      9333     11683     13020     10518      8532     15567     10811     22540      5899     12404      6217     13149 
dram[9]:      7253      7254      1005      1373      8093      5486     11867      9078     11669     21124     10632     14277     18691     21512      6219     11373 
dram[10]:      7246      7246     19992     22575     14130      8425     16528     10311      5742     15433      6271      7534     17697     22992      7319      6223 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  3.500000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  3.750000  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.400000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.200000  3.750000  3.750000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.857143  2.500000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.333333  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000  5.500000  8.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  3.200000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  8.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  2.600000  3.000000  2.250000  1.571429  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  2.333333  2.000000  1.333333  2.500000  3.666667  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  1.875000  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 12.500000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2050/455 = 4.505495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         3         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         4         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         4         1         2         1         1         3         3         1         1         5         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 330
min_bank_accesses = 0!
chip skew: 43/19 = 2.26
average mf latency per bank:
dram[0]:      11323     11711      2885      2361      1010       334       477       378      1590      1952      4147      2838      1936      1477     17975     17907
dram[1]:      11285     11628      1961      2073       413       266       314      1223      2003    none         227       661      1399      1871     22359     16293
dram[2]:      11155     11633      2103      2469      2473       304      1971      1628      1948       201      5433      2024      3386      4075     22340     17364
dram[3]:      11280     11613      2179      2171      1130       329       742       516       144       286      3269       277       250       824     18034     19226
dram[4]:      11669     11583      1918      2267      1130       432       772       292      6221    none        2514       477       424    none       18998     16670
dram[5]:      11580     11011      1879      3043       427       543      1218      2640      1568       402      1987      5198      2458      2531     16812     15771
dram[6]:      10699     11517      2059      2197      1762      1504       437      1023      2682       372       170      2556       838       214     21143     16840
dram[7]:      11615     11506      1948      2713      2555       365       274      1388       267       688       171       169       169       158     21768     20044
dram[8]:      11464     11466      2773      2266       868       715       530      1960      2116       504      1233       175       627      1686     25499     22006
dram[9]:      10240     10140      2229      2775      1312       397      1198       258      1491       286       294       466      2981      6364     15435     18296
dram[10]:      10255     10130      2831      2306      1182       510       237       954       397       169      4902       387       296       170     18393     16837
maximum mf latency per bank:
dram[0]:       6422      6434     11708       513       606       352       345       352      1714      6141     11704     11962     10867      1818      6397      6407
dram[1]:      11709      6414       431       463       359       352       359      5397     11575         0       341      1713      4917      6884      6393      6417
dram[2]:       6392     11581       425      5645     11846       352     11708      3719     11574       348     11975     11587     11102     11708      6390      6413
dram[3]:      11587      6428       464      1116      7854       347      3253      1120       337       341      9662       341       341      1707      6397      6427
dram[4]:      11708      6422       433      1720     11708       352      1351       358     11968         0      9442      1596       341         0     11708      6448
dram[5]:       6462     11709       397     11708       358      1714     11841     11973     11714       341     11326     10609      9900     11581      6419      6442
dram[6]:      11708      6486      1441       501     11582     11708       359      1048     11581       347       341     11572      3482       343      6402      6437
dram[7]:      11721      6484       439     11708     11715       359       359     11714       341      2986       343       341       341       341     11714      6432
dram[8]:       6419      6418     11588       478     11708      1224       866     11707     11967      1258      8312       350       347     11344      6403     11587
dram[9]:       6405      6430       483      7596     11588       363      4668       347      2273       341       341      1721      6381     11968      6399      6428
dram[10]:       6412      6428     11588       524      7362       359       352      5146       341       345     11579       821       341       341      6394      6428
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122837 n_act=35 n_pre=19 n_req=161 n_rd=568 n_write=19 bw_util=0.009508
n_activity=2684 dram_eff=0.4374
bk0: 68a 123244i bk1: 64a 123191i bk2: 68a 123211i bk3: 64a 123138i bk4: 16a 123419i bk5: 20a 123378i bk6: 12a 123443i bk7: 32a 123355i bk8: 16a 123380i bk9: 20a 123338i bk10: 8a 123413i bk11: 16a 123368i bk12: 16a 123382i bk13: 12a 123399i bk14: 68a 123271i bk15: 68a 123188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0371564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122764 n_act=39 n_pre=24 n_req=186 n_rd=620 n_write=31 bw_util=0.01054
n_activity=3167 dram_eff=0.4111
bk0: 72a 123190i bk1: 64a 123171i bk2: 64a 123267i bk3: 64a 123199i bk4: 48a 123250i bk5: 44a 123282i bk6: 16a 123366i bk7: 28a 123355i bk8: 16a 123381i bk9: 0a 123474i bk10: 8a 123432i bk11: 20a 123351i bk12: 28a 123308i bk13: 16a 123367i bk14: 60a 123304i bk15: 72a 123171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0246522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122792 n_act=44 n_pre=28 n_req=170 n_rd=592 n_write=22 bw_util=0.009945
n_activity=3069 dram_eff=0.4001
bk0: 68a 123245i bk1: 68a 123143i bk2: 64a 123233i bk3: 68a 123104i bk4: 24a 123379i bk5: 16a 123411i bk6: 24a 123299i bk7: 28a 123284i bk8: 16a 123381i bk9: 16a 123365i bk10: 16a 123354i bk11: 16a 123381i bk12: 20a 123376i bk13: 16a 123369i bk14: 60a 123307i bk15: 72a 123157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.031617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122764 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.01066
n_activity=3080 dram_eff=0.4273
bk0: 72a 123180i bk1: 64a 123172i bk2: 64a 123255i bk3: 64a 123147i bk4: 36a 123296i bk5: 48a 123280i bk6: 40a 123270i bk7: 24a 123354i bk8: 8a 123428i bk9: 4a 123448i bk10: 20a 123378i bk11: 12a 123404i bk12: 24a 123364i bk13: 8a 123421i bk14: 68a 123269i bk15: 68a 123155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0368244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8050c400, atomic=0 1 entries : 0x7f23233abf40 :  mf: uid=211227, sid23:w13, part=4, addr=0x8050c400, load , size=32, unknown  status = IN_PARTITION_DRAM (1178521), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122716 n_act=47 n_pre=33 n_req=194 n_rd=651 n_write=31 bw_util=0.01105
n_activity=3630 dram_eff=0.3758
bk0: 68a 123228i bk1: 64a 123181i bk2: 64a 123224i bk3: 68a 123130i bk4: 52a 123204i bk5: 28a 123416i bk6: 40a 123227i bk7: 40a 123231i bk8: 23a 123302i bk9: 0a 123467i bk10: 12a 123400i bk11: 28a 123330i bk12: 12a 123416i bk13: 0a 123478i bk14: 72a 123228i bk15: 80a 123082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0295437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122709 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.01126
n_activity=3610 dram_eff=0.385
bk0: 64a 123282i bk1: 68a 123153i bk2: 64a 123258i bk3: 72a 123127i bk4: 48a 123277i bk5: 44a 123311i bk6: 36a 123237i bk7: 16a 123365i bk8: 20a 123340i bk9: 16a 123396i bk10: 20a 123329i bk11: 12a 123410i bk12: 12a 123402i bk13: 12a 123409i bk14: 76a 123224i bk15: 80a 123135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0241258
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122734 n_act=46 n_pre=30 n_req=188 n_rd=640 n_write=28 bw_util=0.01082
n_activity=3295 dram_eff=0.4055
bk0: 72a 123140i bk1: 64a 123169i bk2: 72a 123206i bk3: 64a 123169i bk4: 52a 123257i bk5: 56a 123128i bk6: 24a 123334i bk7: 16a 123432i bk8: 12a 123382i bk9: 8a 123416i bk10: 4a 123447i bk11: 12a 123391i bk12: 20a 123366i bk13: 16a 123396i bk14: 68a 123271i bk15: 80a 123097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0330909
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122747 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0108
n_activity=3247 dram_eff=0.4108
bk0: 68a 123224i bk1: 64a 123167i bk2: 64a 123253i bk3: 68a 123146i bk4: 48a 123288i bk5: 56a 123209i bk6: 28a 123324i bk7: 32a 123230i bk8: 8a 123422i bk9: 16a 123376i bk10: 8a 123415i bk11: 12a 123412i bk12: 8a 123433i bk13: 20a 123386i bk14: 68a 123276i bk15: 68a 123198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0333015
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122693 n_act=49 n_pre=33 n_req=208 n_rd=660 n_write=43 bw_util=0.01139
n_activity=3685 dram_eff=0.3815
bk0: 64a 123247i bk1: 64a 123176i bk2: 68a 123222i bk3: 64a 123145i bk4: 60a 123162i bk5: 44a 123245i bk6: 32a 123250i bk7: 24a 123275i bk8: 24a 123302i bk9: 24a 123324i bk10: 20a 123363i bk11: 4a 123431i bk12: 20a 123359i bk13: 20a 123368i bk14: 60a 123338i bk15: 68a 123168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0366462
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122774 n_act=39 n_pre=23 n_req=180 n_rd=616 n_write=26 bw_util=0.0104
n_activity=3045 dram_eff=0.4217
bk0: 64a 123273i bk1: 64a 123189i bk2: 64a 123248i bk3: 72a 123100i bk4: 60a 123266i bk5: 44a 123186i bk6: 20a 123366i bk7: 16a 123363i bk8: 8a 123415i bk9: 4a 123448i bk10: 12a 123415i bk11: 16a 123385i bk12: 8a 123420i bk13: 12a 123388i bk14: 80a 123226i bk15: 72a 123166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0341113
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123478 n_nop=122780 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.0104
n_activity=2993 dram_eff=0.429
bk0: 64a 123250i bk1: 64a 123153i bk2: 68a 123183i bk3: 68a 123088i bk4: 44a 123256i bk5: 20a 123399i bk6: 24a 123384i bk7: 28a 123279i bk8: 8a 123428i bk9: 20a 123373i bk10: 16a 123376i bk11: 24a 123348i bk12: 12a 123400i bk13: 4a 123451i bk14: 72a 123269i bk15: 76a 123156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0365814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 645, Miss = 85, Miss_rate = 0.132, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 80, Miss_rate = 0.127, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 632, Miss = 87, Miss_rate = 0.138, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.97042
	minimum = 6
	maximum = 22
Network latency average = 6.96951
	minimum = 6
	maximum = 22
Slowest packet = 21179
Flit latency average = 6.50144
	minimum = 6
	maximum = 21
Slowest flit = 32093
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00273079
	minimum = 0.000998004 (at node 0)
	maximum = 0.00455339 (at node 11)
Accepted packet rate average = 0.00273079
	minimum = 0.000998004 (at node 0)
	maximum = 0.00455339 (at node 11)
Injected flit rate average = 0.00412113
	minimum = 0.000998004 (at node 0)
	maximum = 0.00870135 (at node 36)
Accepted flit rate average= 0.00412113
	minimum = 0.00199601 (at node 0)
	maximum = 0.00823353 (at node 11)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8834 (5 samples)
	minimum = 6 (5 samples)
	maximum = 59 (5 samples)
Network latency average = 11.6412 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41 (5 samples)
Flit latency average = 11.0786 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0119181 (5 samples)
	minimum = 0.00851615 (5 samples)
	maximum = 0.0190139 (5 samples)
Accepted packet rate average = 0.0119181 (5 samples)
	minimum = 0.00851615 (5 samples)
	maximum = 0.0190139 (5 samples)
Injected flit rate average = 0.0180481 (5 samples)
	minimum = 0.00851615 (5 samples)
	maximum = 0.0371793 (5 samples)
Accepted flit rate average = 0.0180481 (5 samples)
	minimum = 0.0128804 (5 samples)
	maximum = 0.0303218 (5 samples)
Injected packet size average = 1.51434 (5 samples)
Accepted packet size average = 1.51434 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 121913 (inst/sec)
gpgpu_simulation_rate = 24051 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1465
gpu_sim_insn = 1117092
gpu_ipc =     762.5201
gpu_tot_sim_cycle = 1402137
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       5.0572
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7185
partiton_reqs_in_parallel = 32230
partiton_reqs_in_parallel_total    = 1462817
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0663
partiton_reqs_in_parallel_util = 32230
partiton_reqs_in_parallel_util_total    = 1462817
gpu_sim_cycle_parition_util = 1465
gpu_tot_sim_cycle_parition_util    = 66502
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9967
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     201.8608 GB/Sec
L2_BW_total  =       1.1165 GB/Sec
gpu_total_sim_rate=133789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5375
	L1I_total_cache_miss_rate = 0.0396
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5375
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 213, 199, 198, 199, 198, 199, 199, 214, 214, 199, 199, 199, 199, 199, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1160
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42885	W0_Idle:601437	W0_Scoreboard:1254722	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 11975 
averagemflatency = 928 
max_icnt2mem_latency = 11722 
max_icnt2sh_latency = 1402136 
mrq_lat_table:1202 	78 	107 	214 	148 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11570 	2591 	278 	37 	18 	1795 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8673 	364 	252 	263 	4491 	246 	218 	107 	29 	18 	1794 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10254 	2367 	1541 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	1714 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	21 	19 	13 	16 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         6         2         4         1         1         1         4        14        14 
dram[1]:        16         0         0         0         3         4         4         2         1         0         0         2         2         1        14        14 
dram[2]:        16        16         0        16         2         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         4         5        10         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         4         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         6         3         4         2         4         0         2         2         1         1        12        15 
dram[6]:        17         0        16         0         4         4         2         0         2         1         0         1         1         0        15        15 
dram[7]:        16         0         0        16         4         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         5         2         2         4         8         1         0         7         1         0        15 
dram[9]:         0         0         0        16         6         2         2         4         1         0         0         1         1         1        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         4         0        15        15 
maximum service time to same row:
dram[0]:      7239      7242     15436      1019      8713     17522      8022     17898     15311      8268     22777     20493     11898      7355      6217     12680 
dram[1]:     14926      7240     17753       985     12766     10994     15241     11720     14934         0     21306     17087     13489      8842     16150      8435 
dram[2]:      7241      7942       989      5339     16666     15847     17070     10590     14176     19404     13233     20247     11139     11392     22885      6219 
dram[3]:      9867      7253      1005     11430     10370     17775     11163     17469     19085     16558     10834     11495      9895     23431     13517     14248 
dram[4]:      8450      7250     16355      2154     17321      5714     16885     13273      9621         0     10380     17690      9896         0      9109     13759 
dram[5]:      7254     13493     13554     16999     15466     10918     17841     18481     17030      6561      6111      9393     15061     15440      3810      2011 
dram[6]:      9724      7237     24692      1002      6856      7593     10537     10121     10644     18396     23495     13416     14271     16521     23858      6217 
dram[7]:     11237      7243     14665     19493     15820     10250     15356      9048     16341     17112     17866     17457     23130     17048     15302     13992 
dram[8]:      7246      7249     21262      1005      9333     11683     13020     10518      8532     15567     10811     22540      5899     12404      6217     13149 
dram[9]:      7253      7254      1005      1373      8093      5486     11867      9078     11669     21124     10632     14277     18691     21512      6219     11373 
dram[10]:      7246      7246     19992     22575     14130      8425     16528     10311      5742     15433      6271      7534     17697     22992      7319      6223 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  3.500000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  3.750000  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.400000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.200000  3.750000  3.750000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.857143  2.500000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.333333  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000  5.500000  8.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  3.200000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  8.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  2.600000  3.000000  2.250000  1.571429  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  2.333333  2.000000  1.333333  2.500000  3.666667  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  1.875000  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 12.500000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2050/455 = 4.505495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         3         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         4         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         4         1         2         1         1         3         3         1         1         5         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 330
min_bank_accesses = 0!
chip skew: 43/19 = 2.26
average mf latency per bank:
dram[0]:      11648     12067      3602      3072      1147       510       686       466      1590      1952      4147      2838      1936      1477     18110     18046
dram[1]:      11608     12034      2598      2770       592       370       376      1336      2003    none         227       661      1399      1871     22509     16446
dram[2]:      11564     12010      2806      3097      2711       447      2075      1735      1948       201      5433      2024      3386      4075     22501     17510
dram[3]:      11635     11983      2942      2868      1230       465       797       607       144       286      3269       277       250       824     18225     19391
dram[4]:      12043     11975      2593      2963      1173       758       877       354      6221    none        2514       477       424    none       19155     16720
dram[5]:      11929     11344      2593      3675       600       653      1286      2759      1568       402      1987      5198      2458      2531     16848     15828
dram[6]:      11005     11925      2731      2906      1938      1629       506      1187      2682       372       170      2556       838       214     21308     16905
dram[7]:      11937     11846      2703      3426      2717       512       369      1438       267       688       171       169       169       158     21890     20112
dram[8]:      11881     11866      3546      3088       966       879       597      2075      2116       504      1233       175      3818      1686     25599     22124
dram[9]:      10721     10571      3057      3496      1465       520      1286       312      1491       286       294       466      2981      6364     15484     18448
dram[10]:      10689     10478      3569      3054      1338       677       349      1014       397       169      4902       387       296       170     18513     16916
maximum mf latency per bank:
dram[0]:       6422      6434     11708       513       606       352       345       352      1714      6141     11704     11962     10867      1818      6397      6407
dram[1]:      11709      6414       431       463       423       423       359      5397     11575         0       341      1713      4917      6884      6393      6417
dram[2]:       6392     11581       425      5645     11846       352     11708      3719     11574       348     11975     11587     11102     11708      6390      6413
dram[3]:      11587      6428       464      1116      7854       347      3253      1120       337       341      9662       341       341      1707      6397      6427
dram[4]:      11708      6422       433      1720     11708       387      1351       358     11968         0      9442      1596       341         0     11708      6448
dram[5]:       6462     11709       397     11708       458      1714     11841     11973     11714       341     11326     10609      9900     11581      6419      6442
dram[6]:      11708      6486      1441       501     11582     11708       359      1048     11581       347       341     11572      3482       343      6402      6437
dram[7]:      11721      6484       448     11708     11715       438       359     11714       341      2986       343       341       341       341     11714      6432
dram[8]:       6419      6418     11588       542     11708      1224       866     11707     11967      1258      8312       350       347     11344      6403     11587
dram[9]:       6405      6430       483      7596     11588       389      4668       347      2273       341       341      1721      6381     11968      6399      6428
dram[10]:       6412      6428     11588       524      7362       359       352      5146       341       345     11579       821       341       341      6394      6428
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125556 n_act=35 n_pre=19 n_req=161 n_rd=568 n_write=19 bw_util=0.009303
n_activity=2684 dram_eff=0.4374
bk0: 68a 125963i bk1: 64a 125910i bk2: 68a 125930i bk3: 64a 125857i bk4: 16a 126138i bk5: 20a 126097i bk6: 12a 126162i bk7: 32a 126074i bk8: 16a 126099i bk9: 20a 126057i bk10: 8a 126132i bk11: 16a 126087i bk12: 16a 126101i bk13: 12a 126118i bk14: 68a 125990i bk15: 68a 125907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0363559
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125483 n_act=39 n_pre=24 n_req=186 n_rd=620 n_write=31 bw_util=0.01032
n_activity=3167 dram_eff=0.4111
bk0: 72a 125909i bk1: 64a 125890i bk2: 64a 125986i bk3: 64a 125918i bk4: 48a 125969i bk5: 44a 126001i bk6: 16a 126085i bk7: 28a 126074i bk8: 16a 126100i bk9: 0a 126193i bk10: 8a 126151i bk11: 20a 126070i bk12: 28a 126027i bk13: 16a 126086i bk14: 60a 126023i bk15: 72a 125890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.024121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125511 n_act=44 n_pre=28 n_req=170 n_rd=592 n_write=22 bw_util=0.009731
n_activity=3069 dram_eff=0.4001
bk0: 68a 125964i bk1: 68a 125862i bk2: 64a 125952i bk3: 68a 125823i bk4: 24a 126098i bk5: 16a 126130i bk6: 24a 126018i bk7: 28a 126003i bk8: 16a 126100i bk9: 16a 126084i bk10: 16a 126073i bk11: 16a 126100i bk12: 20a 126095i bk13: 16a 126088i bk14: 60a 126026i bk15: 72a 125876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0309358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125483 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.01043
n_activity=3080 dram_eff=0.4273
bk0: 72a 125899i bk1: 64a 125891i bk2: 64a 125974i bk3: 64a 125866i bk4: 36a 126015i bk5: 48a 125999i bk6: 40a 125989i bk7: 24a 126073i bk8: 8a 126147i bk9: 4a 126167i bk10: 20a 126097i bk11: 12a 126123i bk12: 24a 126083i bk13: 8a 126140i bk14: 68a 125988i bk15: 68a 125874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.036031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125434 n_act=47 n_pre=33 n_req=194 n_rd=652 n_write=31 bw_util=0.01082
n_activity=3643 dram_eff=0.375
bk0: 68a 125947i bk1: 64a 125900i bk2: 64a 125943i bk3: 68a 125849i bk4: 52a 125923i bk5: 28a 126135i bk6: 40a 125946i bk7: 40a 125950i bk8: 24a 126019i bk9: 0a 126186i bk10: 12a 126119i bk11: 28a 126049i bk12: 12a 126135i bk13: 0a 126197i bk14: 72a 125947i bk15: 80a 125801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0289072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125428 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.01101
n_activity=3610 dram_eff=0.385
bk0: 64a 126001i bk1: 68a 125872i bk2: 64a 125977i bk3: 72a 125846i bk4: 48a 125996i bk5: 44a 126030i bk6: 36a 125956i bk7: 16a 126084i bk8: 20a 126059i bk9: 16a 126115i bk10: 20a 126048i bk11: 12a 126129i bk12: 12a 126121i bk13: 12a 126128i bk14: 76a 125943i bk15: 80a 125854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.023606
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125453 n_act=46 n_pre=30 n_req=188 n_rd=640 n_write=28 bw_util=0.01059
n_activity=3295 dram_eff=0.4055
bk0: 72a 125859i bk1: 64a 125888i bk2: 72a 125925i bk3: 64a 125888i bk4: 52a 125976i bk5: 56a 125847i bk6: 24a 126053i bk7: 16a 126151i bk8: 12a 126101i bk9: 8a 126135i bk10: 4a 126166i bk11: 12a 126110i bk12: 20a 126085i bk13: 16a 126115i bk14: 68a 125990i bk15: 80a 125816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0323779
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125466 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.01057
n_activity=3247 dram_eff=0.4108
bk0: 68a 125943i bk1: 64a 125886i bk2: 64a 125972i bk3: 68a 125865i bk4: 48a 126007i bk5: 56a 125928i bk6: 28a 126043i bk7: 32a 125949i bk8: 8a 126141i bk9: 16a 126095i bk10: 8a 126134i bk11: 12a 126131i bk12: 8a 126152i bk13: 20a 126105i bk14: 68a 125995i bk15: 68a 125917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.032584
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125412 n_act=49 n_pre=33 n_req=208 n_rd=660 n_write=43 bw_util=0.01114
n_activity=3685 dram_eff=0.3815
bk0: 64a 125966i bk1: 64a 125895i bk2: 68a 125941i bk3: 64a 125864i bk4: 60a 125881i bk5: 44a 125964i bk6: 32a 125969i bk7: 24a 125994i bk8: 24a 126021i bk9: 24a 126043i bk10: 20a 126082i bk11: 4a 126150i bk12: 20a 126078i bk13: 20a 126087i bk14: 60a 126057i bk15: 68a 125887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0358566
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125493 n_act=39 n_pre=23 n_req=180 n_rd=616 n_write=26 bw_util=0.01017
n_activity=3045 dram_eff=0.4217
bk0: 64a 125992i bk1: 64a 125908i bk2: 64a 125967i bk3: 72a 125819i bk4: 60a 125985i bk5: 44a 125905i bk6: 20a 126085i bk7: 16a 126082i bk8: 8a 126134i bk9: 4a 126167i bk10: 12a 126134i bk11: 16a 126104i bk12: 8a 126139i bk13: 12a 126107i bk14: 80a 125945i bk15: 72a 125885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0333764
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126197 n_nop=125499 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.01017
n_activity=2993 dram_eff=0.429
bk0: 64a 125969i bk1: 64a 125872i bk2: 68a 125902i bk3: 68a 125807i bk4: 44a 125975i bk5: 20a 126118i bk6: 24a 126103i bk7: 28a 125998i bk8: 8a 126147i bk9: 20a 126092i bk10: 16a 126095i bk11: 24a 126067i bk12: 12a 126119i bk13: 4a 126170i bk14: 72a 125988i bk15: 76a 125875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0357932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 771, Miss = 85, Miss_rate = 0.110, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 759, Miss = 80, Miss_rate = 0.105, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1028, Miss = 87, Miss_rate = 0.085, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.1598
	minimum = 6
	maximum = 332
Network latency average = 17.3875
	minimum = 6
	maximum = 261
Slowest packet = 29302
Flit latency average = 17.8839
	minimum = 6
	maximum = 260
Slowest flit = 45418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.042623
	minimum = 0.0314208 (at node 13)
	maximum = 0.135246 (at node 44)
Accepted packet rate average = 0.042623
	minimum = 0.0314208 (at node 13)
	maximum = 0.135246 (at node 44)
Injected flit rate average = 0.0639344
	minimum = 0.0409836 (at node 0)
	maximum = 0.168033 (at node 44)
Accepted flit rate average= 0.0639344
	minimum = 0.0505464 (at node 49)
	maximum = 0.237705 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4294 (6 samples)
	minimum = 6 (6 samples)
	maximum = 104.5 (6 samples)
Network latency average = 12.5989 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.6667 (6 samples)
Flit latency average = 12.2128 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0170356 (6 samples)
	minimum = 0.0123336 (6 samples)
	maximum = 0.0383859 (6 samples)
Accepted packet rate average = 0.0170356 (6 samples)
	minimum = 0.0123336 (6 samples)
	maximum = 0.0383859 (6 samples)
Injected flit rate average = 0.0256958 (6 samples)
	minimum = 0.0139274 (6 samples)
	maximum = 0.0589882 (6 samples)
Accepted flit rate average = 0.0256958 (6 samples)
	minimum = 0.0191581 (6 samples)
	maximum = 0.0648857 (6 samples)
Injected packet size average = 1.50836 (6 samples)
Accepted packet size average = 1.50836 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 133789 (inst/sec)
gpgpu_simulation_rate = 26455 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 144663
gpu_sim_insn = 1294722
gpu_ipc =       8.9499
gpu_tot_sim_cycle = 1769458
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.7391
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7185
partiton_reqs_in_parallel = 3182586
partiton_reqs_in_parallel_total    = 1495047
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.6435
partiton_reqs_in_parallel_util = 3182586
partiton_reqs_in_parallel_util_total    = 1495047
gpu_sim_cycle_parition_util = 144663
gpu_tot_sim_cycle_parition_util    = 67967
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =      10.6281 GB/Sec
L2_BW_total  =       1.7537 GB/Sec
gpu_total_sim_rate=48753

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0293
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177936
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
222, 222, 236, 222, 221, 222, 221, 222, 222, 237, 237, 222, 222, 445, 471, 222, 176, 176, 176, 176, 176, 176, 399, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 425, 176, 176, 326, 155, 247, 155, 403, 155, 170, 300, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1160
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49097	W0_Idle:1149343	W0_Scoreboard:8065555	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 71429 
averagemflatency = 1405 
max_icnt2mem_latency = 71176 
max_icnt2sh_latency = 1769177 
mrq_lat_table:3737 	82 	114 	567 	151 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26491 	3342 	280 	41 	26 	1812 	95 	66 	131 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23016 	398 	252 	263 	5789 	246 	219 	109 	33 	26 	1811 	94 	66 	131 	285 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22421 	2444 	1541 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	5688 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	27 	25 	126 	43 	46 	39 	46 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16         5         6        18        12        12         4         2        12        18         6        14        14 
dram[1]:        16        16        17        16        10         5         6        12        12        14         4         6         8        14        14        14 
dram[2]:        16        16        16        16         7         4         2         4         6         2        10         8         8         4        14        14 
dram[3]:        16        16        16        17         4         8        10         6         6         6        14        12        12         2        14        14 
dram[4]:        16        16        17        16         8        10         8         6        10         2        12        14         6         6        14        14 
dram[5]:        16        17        17        17         8         7         6         8         4         8         6         6         6         8        12        15 
dram[6]:        17        16        16        16         8         4         4         8        12        12         8         6         8         8        15        15 
dram[7]:        16        16        17        16         8        14         6        10         4        18        12         6        18        10        15        15 
dram[8]:        16        16        16        16         4         5         8         6         6        10         8         6         8        14        15        15 
dram[9]:        16        16        16        16         6         8         8         4         6         2         8         8        10         6        15        18 
dram[10]:         0        16        16        16        12         5         4         8         4        10         2        12         6         4        18        15 
maximum service time to same row:
dram[0]:    112332     54901     15436     44502     47646     34012     58571     82049     66033     41711     59452     53122     57329     60210     62282     44940 
dram[1]:     54115     69322     72075     73086     28395     18881     43910     33396    102020     38621     71416     74705     43409     45117     52666     58264 
dram[2]:     40354      7942     77073     77644     35702     35809     54901     40310     39801     19404     38643     78177     55660     38962     59960     33470 
dram[3]:     31598     45286    115998     97524     39436     74909     53326     61854     30952     42504     34679     45344     54348     33648    104465     58222 
dram[4]:     66792    119736     16355     48451     47660     43009     54310     33395     61778     38595     86062     56463     87893     57179     74248     97026 
dram[5]:     51928     87791     71852     97394     40131     57025     47253     42511     47058     46968     42872     56924     70682     52844     64442     86457 
dram[6]:     61453     51865     76131      1002     58461     48539     35374     65028     47326     40627     29868     41993     50600     47057     51983     86416 
dram[7]:    123211     60973     14665     59201     40018     41237     38725     43469     52924     58938     64262     37444     38445     57821     84608     42251 
dram[8]:     31373     70334     57936     53877     41508     41038     26838     45066     73103     46635     50851     40943     57530     43618     73055     69891 
dram[9]:     45541     35990     49069     97937     43539     39701     63522     40846     49291     29854     32864     38031     66277     58928     62237     76128 
dram[10]:      7246    121764     64994     48829     50861     30387     30241     24499     23809     58949     59273     47304     35289     58520     98623     77561 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  2.125000  2.058824  3.000000  5.142857  3.400000  4.000000  6.250000  3.000000  4.000000  2.333333  4.200000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  2.933333  3.454545  2.500000  2.666667  4.500000  4.000000  6.000000  2.857143  3.625000  3.555556  5.333333  6.000000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.500000  2.142857  1.785714  2.545455  5.600000  7.666667  2.133333  2.555556  5.000000  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  2.052632  2.235294  2.642857  3.000000  4.000000  2.714286  3.625000  4.666667  5.400000  2.285714  8.000000  4.125000 
dram[4]:  5.000000  8.500000  9.000000  4.200000  2.095238  3.142857  2.384615  3.000000  3.000000  9.000000  4.600000  5.000000  3.400000  3.428571  3.500000  4.750000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  2.687500  2.461539  2.200000  2.916667  4.500000  3.125000  2.700000  2.181818  4.166667  2.777778  5.000000  7.400000 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.055556  2.176471  2.000000  3.100000  3.285714  3.444444  2.500000  2.363636  3.250000  3.375000  6.600000  5.125000 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.500000  3.818182  2.076923  2.312500  5.500000  5.800000  3.250000  3.285714  4.571429  3.500000  7.000000  3.600000 
dram[8]:  6.666667  5.250000  3.833333  5.000000  1.952381  2.500000  2.176471  2.266667  2.400000  3.444444  3.125000  4.000000  4.625000  5.000000  3.875000  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  2.666667  2.100000  3.100000  3.111111  2.500000  4.000000  3.285714  4.833333  3.500000  3.125000  5.000000  8.200000 
dram[10]: 16.000000  8.500000  6.333333  4.200000  3.250000  2.266667  3.833333  2.000000  6.000000  8.000000  3.833333  2.727273  2.555556  2.857143  9.500000  6.800000 
average row locality = 4952/1413 = 3.504600
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        11        13        15         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7         9        12        11        10         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         7        12        12        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        10        12        10        13         7         9         8         9 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        11        10        11        10        10        10        11         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        12        11         9        12         9         9        19        11         5         9 
dram[9]:         0         0         0         0         7        12        11         9         8        11         9        12        11        10        11        12 
dram[10]:         0         0         0         0        11         7         8        10        10        15         9        12         9         8        11         8 
total reads: 1346
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:      15320     28210      4070      6000      4259      4210      6511      2432     10063      2857       991      7971      7285     17128     17765     13318
dram[1]:      19659     18550      9765     16023      3258      5635      2442      5007      5117      5949      6935      5240      9968      5820     14485     13111
dram[2]:      21612     15017      5725     16595      5615      3977      3423      1840      4314       344     16330     10328      6414      5881     18909     10734
dram[3]:      13954     27528      9999     12877      3245      6237      6483      3726     10649     16236      8004      8855     12995     11501     16339     14176
dram[4]:      15661     16136      2841     15485      3724      4394      3650      5501      4992      3501      6948      7321      8758      8070     14766     13776
dram[5]:      18356     15226      8746     12883      5562       790      6886     11909      2999     14228     12781     12150      4160     12121     11586     10680
dram[6]:      14413     21232      6739      4513      8869      1253     11410      4986      2479     10658     10831     11162      9388      8857     14153     13304
dram[7]:      15421     18950      2955     14343      4259      4514     17495      5105      2732      6995      9240      9394     12106     10532     13633     17965
dram[8]:      17888     19667     14757      9226      5186      3900      9269      8035      7476      6871      6415      6916      6195      6188     18773     11870
dram[9]:      24541     15541      9906      9886      2103      2333       838      5566     16725      7670     11531      8426      6954      4786     18092     11579
dram[10]:      11199     14650     11013     13919       793      9218      2097     12101      5888      3023      4050      9377      8973      7124     10618     14482
maximum mf latency per bank:
dram[0]:      71176     71164     11708     44767     52290     70910     70911     69645     70669     34970     11704     70404     70151     71163     71163     70922
dram[1]:      70657     71410     70658     70658     69646     50535     70404     69894     70910     71163     70139     70403     71173     70405     70404     71176
dram[2]:      70405     40728     48274     71176     69911     69912     56564     25319     50032       348     70923     70416     70658     63674     70418     26956
dram[3]:      45270     71429     71176     71176     70403     70658     70671     70151     70669     71176     70924     70164     71163     70416     71176     70404
dram[4]:      70656     71163       433     70669     70151     71176     71164     70658     44001     44254     70417     69909     70671     70414     70669     71175
dram[5]:      70658     70403     70405     71162     70658      1714     70275     70526     52810     71175     70403     70911     70669     70923     70909      6442
dram[6]:      70417     71164     70404     23678     70904     11708     69896     70655     38736     70651     70404     70922     70653     70403     69896     71176
dram[7]:      71176     71176       448     70658     71176     70164     70656     70417     53811     69657     69911     70151     70920     70405     70404     70418
dram[8]:      57571     71163     70911     70405     70669     49780     70404     70671     70404     70417     69657     70404     70655     70910     70404     13618
dram[9]:      70670     70151     70403     71163     28217     48525      5859     56055     71176     69646     70417     70416     70656     70416     70656     70403
dram[10]:       6412     70905     70644     71166      7362     70909     35969     70922     55300     70057     59014     71163     70919     70404      6394     70910
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393022 n_act=136 n_pre=120 n_req=483 n_rd=1404 n_write=132 bw_util=0.007781
n_activity=10505 dram_eff=0.2924
bk0: 76a 394519i bk1: 96a 394330i bk2: 68a 394554i bk3: 68a 394459i bk4: 112a 394222i bk5: 108a 394164i bk6: 96a 394242i bk7: 92a 394342i bk8: 88a 394306i bk9: 80a 394352i bk10: 56a 394512i bk11: 80a 394296i bk12: 84a 394283i bk13: 56a 394440i bk14: 124a 394237i bk15: 120a 394194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0134063
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393159 n_act=120 n_pre=104 n_req=453 n_rd=1304 n_write=127 bw_util=0.007249
n_activity=9533 dram_eff=0.3002
bk0: 88a 394445i bk1: 72a 394447i bk2: 76a 394540i bk3: 84a 394410i bk4: 124a 394159i bk5: 116a 394286i bk6: 88a 394217i bk7: 88a 394265i bk8: 40a 394564i bk9: 72a 394353i bk10: 56a 394519i bk11: 48a 394499i bk12: 72a 394403i bk13: 76a 394335i bk14: 100a 394411i bk15: 104a 394297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00930312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393104 n_act=133 n_pre=117 n_req=455 n_rd=1340 n_write=120 bw_util=0.007396
n_activity=10060 dram_eff=0.2903
bk0: 84a 394491i bk1: 80a 394447i bk2: 76a 394520i bk3: 92a 394346i bk4: 112a 394265i bk5: 128a 394005i bk6: 72a 394245i bk7: 76a 394319i bk8: 64a 394455i bk9: 48a 394545i bk10: 88a 394207i bk11: 60a 394401i bk12: 84a 394351i bk13: 64a 394437i bk14: 104a 394378i bk15: 108a 394295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0114763
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393211 n_act=128 n_pre=112 n_req=427 n_rd=1248 n_write=115 bw_util=0.006905
n_activity=9526 dram_eff=0.2862
bk0: 76a 394485i bk1: 88a 394380i bk2: 80a 394482i bk3: 80a 394379i bk4: 116a 394113i bk5: 112a 394132i bk6: 96a 394189i bk7: 72a 394380i bk8: 48a 394529i bk9: 48a 394498i bk10: 68a 394394i bk11: 64a 394435i bk12: 64a 394477i bk13: 40a 394527i bk14: 96a 394452i bk15: 100a 394282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0130315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393140 n_act=127 n_pre=111 n_req=455 n_rd=1308 n_write=128 bw_util=0.007274
n_activity=9862 dram_eff=0.2912
bk0: 80a 394495i bk1: 68a 394493i bk2: 68a 394544i bk3: 84a 394385i bk4: 128a 394014i bk5: 124a 394125i bk6: 84a 394262i bk7: 100a 394196i bk8: 68a 394370i bk9: 60a 394506i bk10: 52a 394505i bk11: 68a 394430i bk12: 40a 394573i bk13: 60a 394440i bk14: 108a 394307i bk15: 116a 394232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0108051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393115 n_act=134 n_pre=118 n_req=454 n_rd=1324 n_write=123 bw_util=0.00733
n_activity=10124 dram_eff=0.2859
bk0: 72a 394558i bk1: 80a 394427i bk2: 72a 394545i bk3: 88a 394379i bk4: 124a 394141i bk5: 100a 394290i bk6: 92a 394211i bk7: 100a 394232i bk8: 60a 394441i bk9: 64a 394414i bk10: 68a 394366i bk11: 64a 394370i bk12: 56a 394466i bk13: 60a 394413i bk14: 116a 394298i bk15: 108a 394310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00915114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393150 n_act=138 n_pre=122 n_req=438 n_rd=1288 n_write=116 bw_util=0.007112
n_activity=9778 dram_eff=0.2872
bk0: 76a 394450i bk1: 80a 394390i bk2: 76a 394523i bk3: 72a 394483i bk4: 116a 394150i bk5: 108a 394162i bk6: 76a 394357i bk7: 80a 394323i bk8: 52a 394468i bk9: 80a 394358i bk10: 60a 394367i bk11: 64a 394335i bk12: 64a 394405i bk13: 64a 394400i bk14: 100a 394427i bk15: 120a 394190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0120538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393178 n_act=120 n_pre=104 n_req=443 n_rd=1292 n_write=120 bw_util=0.007153
n_activity=9543 dram_eff=0.2959
bk0: 76a 394490i bk1: 80a 394405i bk2: 68a 394568i bk3: 84a 394420i bk4: 108a 394257i bk5: 120a 394244i bk6: 84a 394310i bk7: 96a 394130i bk8: 48a 394527i bk9: 68a 394456i bk10: 64a 394407i bk11: 56a 394464i bk12: 76a 394387i bk13: 48a 394504i bk14: 104a 394410i bk15: 112a 394209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0115624
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393078 n_act=142 n_pre=126 n_req=460 n_rd=1344 n_write=124 bw_util=0.007436
n_activity=10328 dram_eff=0.2843
bk0: 80a 394511i bk1: 84a 394410i bk2: 92a 394433i bk3: 80a 394392i bk4: 124a 394043i bk5: 108a 394227i bk6: 100a 394113i bk7: 92a 394181i bk8: 60a 394376i bk9: 76a 394345i bk10: 64a 394420i bk11: 44a 394516i bk12: 72a 394372i bk13: 56a 394498i bk14: 104a 394377i bk15: 108a 394309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0129124
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393121 n_act=125 n_pre=109 n_req=457 n_rd=1336 n_write=123 bw_util=0.007391
n_activity=9823 dram_eff=0.2971
bk0: 84a 394480i bk1: 76a 394427i bk2: 72a 394526i bk3: 88a 394400i bk4: 100a 394335i bk5: 120a 394048i bk6: 80a 394323i bk7: 76a 394365i bk8: 68a 394381i bk9: 68a 394420i bk10: 56a 394463i bk11: 68a 394441i bk12: 68a 394406i bk13: 60a 394424i bk14: 136a 394224i bk15: 116a 394253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0121171
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394814 n_nop=393254 n_act=111 n_pre=95 n_req=427 n_rd=1236 n_write=118 bw_util=0.006859
n_activity=8940 dram_eff=0.3029
bk0: 64a 394582i bk1: 68a 394463i bk2: 76a 394492i bk3: 84a 394334i bk4: 112a 394254i bk5: 108a 394223i bk6: 60a 394497i bk7: 96a 394153i bk8: 56a 394516i bk9: 68a 394428i bk10: 56a 394491i bk11: 72a 394322i bk12: 56a 394418i bk13: 48a 394491i bk14: 108a 394407i bk15: 104a 394326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0127706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 1568, Miss = 166, Miss_rate = 0.106, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1992, Miss = 174, Miss_rate = 0.087, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3113
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.8562
	minimum = 6
	maximum = 23
Network latency average = 6.85436
	minimum = 6
	maximum = 20
Slowest packet = 33726
Flit latency average = 6.33223
	minimum = 6
	maximum = 19
Slowest flit = 50909
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00224261
	minimum = 0.00151042 (at node 15)
	maximum = 0.0033319 (at node 44)
Accepted packet rate average = 0.00224261
	minimum = 0.00151042 (at node 15)
	maximum = 0.0033319 (at node 44)
Injected flit rate average = 0.00340152
	minimum = 0.00184914 (at node 15)
	maximum = 0.00609697 (at node 44)
Accepted flit rate average= 0.00340152
	minimum = 0.00251621 (at node 48)
	maximum = 0.00554741 (at node 10)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0618 (7 samples)
	minimum = 6 (7 samples)
	maximum = 92.8571 (7 samples)
Network latency average = 11.7782 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.4286 (7 samples)
Flit latency average = 11.3727 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.5714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0149223 (7 samples)
	minimum = 0.0107874 (7 samples)
	maximum = 0.0333782 (7 samples)
Accepted packet rate average = 0.0149223 (7 samples)
	minimum = 0.0107874 (7 samples)
	maximum = 0.0333782 (7 samples)
Injected flit rate average = 0.0225109 (7 samples)
	minimum = 0.0122019 (7 samples)
	maximum = 0.0514323 (7 samples)
Accepted flit rate average = 0.0225109 (7 samples)
	minimum = 0.0167807 (7 samples)
	maximum = 0.0564088 (7 samples)
Injected packet size average = 1.50854 (7 samples)
Accepted packet size average = 1.50854 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 48753 (inst/sec)
gpgpu_simulation_rate = 10287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2908
gpu_sim_insn = 1132352
gpu_ipc =     389.3920
gpu_tot_sim_cycle = 1994516
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.7720
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7202
partiton_reqs_in_parallel = 63976
partiton_reqs_in_parallel_total    = 4677633
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.3773
partiton_reqs_in_parallel_util = 63976
partiton_reqs_in_parallel_util_total    = 4677633
gpu_sim_cycle_parition_util = 2908
gpu_tot_sim_cycle_parition_util    = 212630
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     222.4230 GB/Sec
L2_BW_total  =       1.8801 GB/Sec
gpu_total_sim_rate=53172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0256
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204386
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
279, 279, 308, 294, 278, 279, 263, 279, 294, 309, 294, 279, 279, 502, 528, 279, 197, 197, 197, 212, 197, 212, 435, 212, 197, 197, 212, 212, 212, 212, 212, 212, 197, 197, 212, 212, 197, 212, 197, 212, 212, 212, 212, 212, 212, 446, 197, 197, 347, 176, 268, 176, 439, 191, 206, 321, 191, 176, 176, 176, 191, 191, 191, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1444
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108362	W0_Idle:1186353	W0_Scoreboard:8077534	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 71429 
averagemflatency = 1210 
max_icnt2mem_latency = 71176 
max_icnt2sh_latency = 1994515 
mrq_lat_table:3737 	82 	114 	567 	151 	196 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32649 	3955 	298 	76 	26 	1812 	95 	66 	131 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24701 	835 	509 	1498 	8232 	947 	236 	127 	64 	26 	1811 	94 	66 	131 	285 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24054 	2846 	1554 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	27 	25 	126 	43 	46 	39 	46 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16         5         6        18        12        12         4         2        12        18         6        14        14 
dram[1]:        16        16        17        16        10         5         6        12        12        14         4         6         8        14        14        14 
dram[2]:        16        16        16        16         7         4         2         4         6         2        10         8         8         4        14        14 
dram[3]:        16        16        16        17         4         8        10         6         6         6        14        12        12         2        14        14 
dram[4]:        16        16        17        16         8        10         8         6        10         2        12        14         6         6        14        14 
dram[5]:        16        17        17        17         8         7         6         8         4         8         6         6         6         8        12        15 
dram[6]:        17        16        16        16         8         4         4         8        12        12         8         6         8         8        15        15 
dram[7]:        16        16        17        16         8        14         6        10         4        18        12         6        18        10        15        15 
dram[8]:        16        16        16        16         4         5         8         6         6        10         8         6         8        14        15        15 
dram[9]:        16        16        16        16         6         8         8         4         6         2         8         8        10         6        15        18 
dram[10]:         0        16        16        16        12         5         4         8         4        10         2        12         6         4        18        15 
maximum service time to same row:
dram[0]:    112332     54901     15436     44502     47646     34012     58571     82049     66033     41711     59452     53122     57329     60210     62282     44940 
dram[1]:     54115     69322     72075     73086     28395     18881     43910     33396    102020     38621     71416     74705     43409     45117     52666     58264 
dram[2]:     40354      7942     77073     77644     35702     35809     54901     40310     39801     19404     38643     78177     55660     38962     59960     33470 
dram[3]:     31598     45286    115998     97524     39436     74909     53326     61854     30952     42504     34679     45344     54348     33648    104465     58222 
dram[4]:     66792    119736     16355     48451     47660     43009     54310     33395     61778     38595     86062     56463     87893     57179     74248     97026 
dram[5]:     51928     87791     71852     97394     40131     57025     47253     42511     47058     46968     42872     56924     70682     52844     64442     86457 
dram[6]:     61453     51865     76131      1002     58461     48539     35374     65028     47326     40627     29868     41993     50600     47057     51983     86416 
dram[7]:    123211     60973     14665     59201     40018     41237     38725     43469     52924     58938     64262     37444     38445     57821     84608     42251 
dram[8]:     31373     70334     57936     53877     41508     41038     26838     45066     73103     46635     50851     40943     57530     43618     73055     69891 
dram[9]:     45541     35990     49069     97937     43539     39701     63522     40846     49291     29854     32864     38031     66277     58928     62237     76128 
dram[10]:      7246    121764     64994     48829     50861     30387     30241     24499     23809     58949     59273     47304     35289     58520     98623     77561 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  2.125000  2.058824  3.000000  5.142857  3.400000  4.000000  6.250000  3.000000  4.000000  2.333333  4.200000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  2.933333  3.454545  2.500000  2.666667  4.500000  4.000000  6.000000  2.857143  3.625000  3.555556  5.333333  6.000000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.500000  2.142857  1.785714  2.545455  5.600000  7.666667  2.133333  2.555556  5.000000  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  2.052632  2.235294  2.642857  3.000000  4.000000  2.714286  3.625000  4.666667  5.400000  2.285714  8.000000  4.125000 
dram[4]:  5.000000  8.500000  9.000000  4.200000  2.095238  3.142857  2.384615  3.000000  3.000000  9.000000  4.600000  5.000000  3.400000  3.428571  3.500000  4.750000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  2.687500  2.461539  2.200000  2.916667  4.500000  3.125000  2.700000  2.181818  4.166667  2.777778  5.000000  7.400000 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.055556  2.176471  2.000000  3.100000  3.285714  3.444444  2.500000  2.363636  3.250000  3.375000  6.600000  5.125000 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.500000  3.818182  2.076923  2.312500  5.500000  5.800000  3.250000  3.285714  4.571429  3.500000  7.000000  3.600000 
dram[8]:  6.666667  5.250000  3.833333  5.000000  1.952381  2.500000  2.176471  2.266667  2.400000  3.444444  3.125000  4.000000  4.625000  5.000000  3.875000  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  2.666667  2.100000  3.100000  3.111111  2.500000  4.000000  3.285714  4.833333  3.500000  3.125000  5.000000  8.200000 
dram[10]: 16.000000  8.500000  6.333333  4.200000  3.250000  2.266667  3.833333  2.000000  6.000000  8.000000  3.833333  2.727273  2.555556  2.857143  9.500000  6.800000 
average row locality = 4952/1413 = 3.504600
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        11        13        15         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7         9        12        11        10         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         7        12        12        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        10        12        10        13         7         9         8         9 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        11        10        11        10        10        10        11         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        12        11         9        12         9         9        19        11         5         9 
dram[9]:         0         0         0         0         7        12        11         9         8        11         9        12        11        10        11        12 
dram[10]:         0         0         0         0        11         7         8        10        10        15         9        12         9         8        11         8 
total reads: 1346
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:      15994     28620      5098      7003      4513      4442      6606      2516     10063      2857       991      7971      7285     17128     17990     13534
dram[1]:      20120     19184     10623     16833      3449      5882      2551      5117      5117      5949      6935      5240      9968      5820     14657     13390
dram[2]:      22098     15615      6705     17445      5811      4161      3587      1975      4314       344     16330     10328      6414      5881     19283     11008
dram[3]:      14549     28115     10854     13638      3476      6437      6575      3828     10649     16236      8004      8855     12995     11501     16734     14466
dram[4]:      16136     16792      3728     16326      3882      4535      3736      5595      4992      3501      6948      7321      8758      8070     14932     13997
dram[5]:      18918     15716      9724     13708      5744      1053      6987     12008      2999     14228     12781     12150      4160     12121     11794     10890
dram[6]:      14987     21804      7649      5485      9073      1465     11555      5046      2479     10658     10831     11162      9388      8857     14470     13570
dram[7]:      16057     19483      3858     15205      4408      4688     17600      5190      2732      6995      9240      9394     12106     10532     13842     18260
dram[8]:      18578     20328     15628     10073      5386      4135      9358      8169      7476      6871      6415      6916     13413      6188     19019     12046
dram[9]:      25092     16195     10950     10719      2352      2509       926      5690     16725      7670     11531      8426      6954      4786     18226     11728
dram[10]:      11922     15401     11911     14746       948      9452      2227     12174      5888      3023      4050      9377      8973      7124     10823     14711
maximum mf latency per bank:
dram[0]:      71176     71164     11708     44767     52290     70910     70911     69645     70669     34970     11704     70404     70151     71163     71163     70922
dram[1]:      70657     71410     70658     70658     69646     50535     70404     69894     70910     71163     70139     70403     71173     70405     70404     71176
dram[2]:      70405     40728     48274     71176     69911     69912     56564     25319     50032       348     70923     70416     70658     63674     70418     26956
dram[3]:      45270     71429     71176     71176     70403     70658     70671     70151     70669     71176     70924     70164     71163     70416     71176     70404
dram[4]:      70656     71163       433     70669     70151     71176     71164     70658     44001     44254     70417     69909     70671     70414     70669     71175
dram[5]:      70658     70403     70405     71162     70658      1714     70275     70526     52810     71175     70403     70911     70669     70923     70909      6442
dram[6]:      70417     71164     70404     23678     70904     11708     69896     70655     38736     70651     70404     70922     70653     70403     69896     71176
dram[7]:      71176     71176       448     70658     71176     70164     70656     70417     53811     69657     69911     70151     70920     70405     70404     70418
dram[8]:      57571     71163     70911     70405     70669     49780     70404     70671     70404     70417     69657     70404     70655     70910     70404     13618
dram[9]:      70670     70151     70403     71163     28217     48525      5859     56055     71176     69646     70417     70416     70656     70416     70656     70403
dram[10]:       6412     70905     70644     71166      7362     70909     35969     70922     55300     70057     59014     71163     70919     70404      6394     70910
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398420 n_act=136 n_pre=120 n_req=483 n_rd=1404 n_write=132 bw_util=0.007676
n_activity=10505 dram_eff=0.2924
bk0: 76a 399917i bk1: 96a 399728i bk2: 68a 399952i bk3: 68a 399857i bk4: 112a 399620i bk5: 108a 399562i bk6: 96a 399640i bk7: 92a 399740i bk8: 88a 399704i bk9: 80a 399750i bk10: 56a 399910i bk11: 80a 399694i bk12: 84a 399681i bk13: 56a 399838i bk14: 124a 399635i bk15: 120a 399592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0132255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398557 n_act=120 n_pre=104 n_req=453 n_rd=1304 n_write=127 bw_util=0.007151
n_activity=9533 dram_eff=0.3002
bk0: 88a 399843i bk1: 72a 399845i bk2: 76a 399938i bk3: 84a 399808i bk4: 124a 399557i bk5: 116a 399684i bk6: 88a 399615i bk7: 88a 399663i bk8: 40a 399962i bk9: 72a 399751i bk10: 56a 399917i bk11: 48a 399897i bk12: 72a 399801i bk13: 76a 399733i bk14: 100a 399809i bk15: 104a 399695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00917764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398502 n_act=133 n_pre=117 n_req=455 n_rd=1340 n_write=120 bw_util=0.007296
n_activity=10060 dram_eff=0.2903
bk0: 84a 399889i bk1: 80a 399845i bk2: 76a 399918i bk3: 92a 399744i bk4: 112a 399663i bk5: 128a 399403i bk6: 72a 399643i bk7: 76a 399717i bk8: 64a 399853i bk9: 48a 399943i bk10: 88a 399605i bk11: 60a 399799i bk12: 84a 399749i bk13: 64a 399835i bk14: 104a 399776i bk15: 108a 399693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0113215
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398609 n_act=128 n_pre=112 n_req=427 n_rd=1248 n_write=115 bw_util=0.006811
n_activity=9526 dram_eff=0.2862
bk0: 76a 399883i bk1: 88a 399778i bk2: 80a 399880i bk3: 80a 399777i bk4: 116a 399511i bk5: 112a 399530i bk6: 96a 399587i bk7: 72a 399778i bk8: 48a 399927i bk9: 48a 399896i bk10: 68a 399792i bk11: 64a 399833i bk12: 64a 399875i bk13: 40a 399925i bk14: 96a 399850i bk15: 100a 399680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398538 n_act=127 n_pre=111 n_req=455 n_rd=1308 n_write=128 bw_util=0.007176
n_activity=9862 dram_eff=0.2912
bk0: 80a 399893i bk1: 68a 399891i bk2: 68a 399942i bk3: 84a 399783i bk4: 128a 399412i bk5: 124a 399523i bk6: 84a 399660i bk7: 100a 399594i bk8: 68a 399768i bk9: 60a 399904i bk10: 52a 399903i bk11: 68a 399828i bk12: 40a 399971i bk13: 60a 399838i bk14: 108a 399705i bk15: 116a 399630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0106594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398513 n_act=134 n_pre=118 n_req=454 n_rd=1324 n_write=123 bw_util=0.007231
n_activity=10124 dram_eff=0.2859
bk0: 72a 399956i bk1: 80a 399825i bk2: 72a 399943i bk3: 88a 399777i bk4: 124a 399539i bk5: 100a 399688i bk6: 92a 399609i bk7: 100a 399630i bk8: 60a 399839i bk9: 64a 399812i bk10: 68a 399764i bk11: 64a 399768i bk12: 56a 399864i bk13: 60a 399811i bk14: 116a 399696i bk15: 108a 399708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00902772
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398548 n_act=138 n_pre=122 n_req=438 n_rd=1288 n_write=116 bw_util=0.007016
n_activity=9778 dram_eff=0.2872
bk0: 76a 399848i bk1: 80a 399788i bk2: 76a 399921i bk3: 72a 399881i bk4: 116a 399548i bk5: 108a 399560i bk6: 76a 399755i bk7: 80a 399721i bk8: 52a 399866i bk9: 80a 399756i bk10: 60a 399765i bk11: 64a 399733i bk12: 64a 399803i bk13: 64a 399798i bk14: 100a 399825i bk15: 120a 399588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0118912
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398576 n_act=120 n_pre=104 n_req=443 n_rd=1292 n_write=120 bw_util=0.007056
n_activity=9543 dram_eff=0.2959
bk0: 76a 399888i bk1: 80a 399803i bk2: 68a 399966i bk3: 84a 399818i bk4: 108a 399655i bk5: 120a 399642i bk6: 84a 399708i bk7: 96a 399528i bk8: 48a 399925i bk9: 68a 399854i bk10: 64a 399805i bk11: 56a 399862i bk12: 76a 399785i bk13: 48a 399902i bk14: 104a 399808i bk15: 112a 399607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398476 n_act=142 n_pre=126 n_req=460 n_rd=1344 n_write=124 bw_util=0.007336
n_activity=10328 dram_eff=0.2843
bk0: 80a 399909i bk1: 84a 399808i bk2: 92a 399831i bk3: 80a 399790i bk4: 124a 399441i bk5: 108a 399625i bk6: 100a 399511i bk7: 92a 399579i bk8: 60a 399774i bk9: 76a 399743i bk10: 64a 399818i bk11: 44a 399914i bk12: 72a 399770i bk13: 56a 399896i bk14: 104a 399775i bk15: 108a 399707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0127382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398519 n_act=125 n_pre=109 n_req=457 n_rd=1336 n_write=123 bw_util=0.007291
n_activity=9823 dram_eff=0.2971
bk0: 84a 399878i bk1: 76a 399825i bk2: 72a 399924i bk3: 88a 399798i bk4: 100a 399733i bk5: 120a 399446i bk6: 80a 399721i bk7: 76a 399763i bk8: 68a 399779i bk9: 68a 399818i bk10: 56a 399861i bk11: 68a 399839i bk12: 68a 399804i bk13: 60a 399822i bk14: 136a 399622i bk15: 116a 399651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0119537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400212 n_nop=398652 n_act=111 n_pre=95 n_req=427 n_rd=1236 n_write=118 bw_util=0.006766
n_activity=8940 dram_eff=0.3029
bk0: 64a 399980i bk1: 68a 399861i bk2: 76a 399890i bk3: 84a 399732i bk4: 112a 399652i bk5: 108a 399621i bk6: 60a 399895i bk7: 96a 399551i bk8: 56a 399914i bk9: 68a 399826i bk10: 56a 399889i bk11: 72a 399720i bk12: 56a 399816i bk13: 48a 399889i bk14: 108a 399805i bk15: 104a 399724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0125983

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 1831, Miss = 166, Miss_rate = 0.091, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3113
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9455
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.3534
	minimum = 6
	maximum = 582
Network latency average = 35.6074
	minimum = 6
	maximum = 338
Slowest packet = 68236
Flit latency average = 43.2596
	minimum = 6
	maximum = 337
Slowest flit = 103342
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469487
	minimum = 0.0330237 (at node 6)
	maximum = 0.250086 (at node 44)
Accepted packet rate average = 0.0469487
	minimum = 0.0330237 (at node 6)
	maximum = 0.250086 (at node 44)
Injected flit rate average = 0.0704231
	minimum = 0.0550396 (at node 6)
	maximum = 0.266598 (at node 44)
Accepted flit rate average= 0.0704231
	minimum = 0.0440316 (at node 6)
	maximum = 0.48366 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2233 (8 samples)
	minimum = 6 (8 samples)
	maximum = 154 (8 samples)
Network latency average = 14.7569 (8 samples)
	minimum = 6 (8 samples)
	maximum = 103 (8 samples)
Flit latency average = 15.3586 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0189256 (8 samples)
	minimum = 0.013567 (8 samples)
	maximum = 0.0604667 (8 samples)
Accepted packet rate average = 0.0189256 (8 samples)
	minimum = 0.013567 (8 samples)
	maximum = 0.0604667 (8 samples)
Injected flit rate average = 0.0285 (8 samples)
	minimum = 0.0175566 (8 samples)
	maximum = 0.078328 (8 samples)
Accepted flit rate average = 0.0285 (8 samples)
	minimum = 0.0201871 (8 samples)
	maximum = 0.109815 (8 samples)
Injected packet size average = 1.50589 (8 samples)
Accepted packet size average = 1.50589 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 53172 (inst/sec)
gpgpu_simulation_rate = 11142 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 381172
gpu_sim_insn = 1536501
gpu_ipc =       4.0310
gpu_tot_sim_cycle = 2598346
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.2544
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7202
partiton_reqs_in_parallel = 8385784
partiton_reqs_in_parallel_total    = 4741609
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0522
partiton_reqs_in_parallel_util = 8385784
partiton_reqs_in_parallel_util_total    = 4741609
gpu_sim_cycle_parition_util = 381172
gpu_tot_sim_cycle_parition_util    = 215538
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      19.5286 GB/Sec
L2_BW_total  =       4.3080 GB/Sec
gpu_total_sim_rate=12282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342562
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
533, 558, 629, 821, 443, 862, 754, 548, 500, 667, 340, 860, 551, 771, 574, 325, 402, 220, 339, 235, 416, 354, 458, 235, 220, 365, 235, 432, 406, 473, 235, 235, 521, 220, 443, 521, 391, 535, 469, 458, 235, 394, 521, 379, 379, 469, 417, 495, 370, 396, 291, 537, 462, 515, 229, 437, 385, 199, 459, 199, 214, 214, 214, 396, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1444
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115362	W0_Idle:1370124	W0_Scoreboard:28536127	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 210 
maxdqlatency = 0 
maxmflatency = 246050 
averagemflatency = 3044 
max_icnt2mem_latency = 245797 
max_icnt2sh_latency = 2597977 
mrq_lat_table:7120 	103 	141 	1065 	380 	411 	285 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107880 	4343 	308 	101 	74 	1912 	296 	359 	615 	1046 	994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99322 	1279 	563 	1498 	8732 	947 	238 	142 	88 	74 	1911 	294 	357 	614 	1043 	994 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	79583 	3352 	1559 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	22494 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	128 	186 	354 	126 	63 	78 	70 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         8        18        12        12        20        20        12        18         6        14        14 
dram[1]:        16        16        17        16        10         6         7        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16         5        10        20        18        20        10         8        14        18        14        16 
dram[3]:        16        16        16        17         6         8        10        12        12         8        14        12        12         8        14        14 
dram[4]:        16        16        17        16         8        10        14        10        10        26        12        14         6        12        14        14 
dram[5]:        16        17        17        17         8         7         8        14        16         8         6         8        10         8        12        15 
dram[6]:        17        16        16        16         8         6        14         8        12        12         8         8         8         8        15        15 
dram[7]:        16        16        17        16         8        14         8        10        16        18        12        16        18        10        15        15 
dram[8]:        16        16        16        16         4        18         9         8         8        10         8         8         8        14        15        24 
dram[9]:        16        16        16        16        25         8         8        10        10        18         8        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         8        16        20        16        12         6        10        18        15 
maximum service time to same row:
dram[0]:    112332     83405     81797    124882    105548     92143    110868     82049     89998    101759     59743    128053     74760     81632     69962    111178 
dram[1]:     85030    101077     72075     99287     74782     80283     90902     82790    102020     85746    111068     74705     57536    114009     89597     75376 
dram[2]:    110438    103081    121194    117953     70267     69786     69003     71997     71783     80264     73292     78177     93522     82925    112190     75374 
dram[3]:     64438     93011    121188     97524     51069     76430     72458     81127     75591    101789     89311    102629    102375     73780    121628     77488 
dram[4]:    148668    119736     74520    115163    102004     96947     71533     82197     73557     49647     95381     65197    100882     66818    153674    142915 
dram[5]:     95430    112514    119994    116409     72923    112117     81657     62412     77217     94247     60628     63244     78590     79599     96780    103589 
dram[6]:    182572    153727    110612    110360     96645     63398     86607     83286     69254     63044     70998    114990     58769     89330     72146    103317 
dram[7]:    123211    113477    107583    121193     88948     93103     88594     70586     69702     95710     69449     58872     68815     57821     84608     47849 
dram[8]:    143739    105359     99325    111379     98059    139423     56603     70519    126375     80276    112468     86449     71003     48499     80312     69891 
dram[9]:     68168    107131    125366     97937     91839     71235     85919     71901     53383     80112    102605     65434     68463     74700     87504     97579 
dram[10]:    104362    149426    121224    121234     75141    121649     90130     63896     63940     62676     75413     87667     45210     64674    132029    105865 
average row accesses per activate:
dram[0]:  3.454545  2.625000  4.375000  4.833333  2.518518  2.333333  3.142857  3.588235  2.565217  3.190476  3.933333  2.666667  3.444444  2.416667  3.045455  3.470588 
dram[1]:  3.000000  4.000000  4.222222  3.300000  2.666667  2.869565  2.423077  2.950000  3.400000  3.611111  3.812500  3.533333  3.666667  2.714286  3.764706  3.733333 
dram[2]:  3.333333  4.625000  2.642857  3.333333  2.958333  2.171429  2.250000  3.190476  3.866667  3.437500  2.285714  2.142857  3.647059  3.388889  3.411765  3.750000 
dram[3]:  2.833333  3.166667  2.750000  2.833333  2.064516  2.200000  2.461539  2.761905  3.294118  2.727273  2.954545  3.500000  3.500000  2.000000  3.866667  3.277778 
dram[4]:  3.400000  3.888889  3.000000  2.769231  2.518518  3.150000  2.916667  3.000000  2.416667  3.294118  3.263158  4.000000  2.076923  3.312500  3.095238  3.111111 
dram[5]:  3.230769  2.909091  3.555556  3.900000  2.500000  2.400000  2.407408  2.782609  3.000000  2.863636  2.565217  2.952381  3.588235  2.714286  3.000000  3.529412 
dram[6]:  3.400000  3.166667  3.000000  3.166667  2.125000  2.266667  2.920000  2.818182  2.913043  3.181818  2.107143  2.269231  2.761905  3.055556  3.157895  3.625000 
dram[7]:  4.000000  4.444445  2.916667  3.625000  2.464286  3.578947  2.520000  2.241379  3.105263  3.235294  3.000000  2.954545  3.562500  3.470588  4.285714  2.863636 
dram[8]:  4.222222  3.700000  3.181818  3.100000  1.916667  3.000000  2.266667  2.615385  2.440000  2.521739  3.350000  3.111111  3.470588  3.437500  3.050000  4.461538 
dram[9]:  2.818182  3.181818  3.600000  3.454545  3.238095  2.266667  2.521739  2.681818  2.772727  2.833333  3.058824  3.235294  3.047619  2.666667  3.277778  4.384615 
dram[10]:  3.857143  3.000000  3.444444  3.900000  3.000000  2.640000  3.157895  2.100000  3.642857  4.285714  3.222222  2.520000  2.291667  2.952381  4.727273  3.733333 
average row locality = 9622/3256 = 2.955160
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        15        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        15        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        12        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        15        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        15        13        13 
total reads: 2058
min_bank_accesses = 0!
chip skew: 192/185 = 1.04
average mf latency per bank:
dram[0]:      50637     45501     58619     35733     32737     26715     48570     32869     31054     36710     49629     31540     38165     33957     35142     26622
dram[1]:      50310     50455     45306     45710     23441     32269     45311     30979     40729     48896     51563     40557     36915     36563     28134     29121
dram[2]:      34060     60144     45537     46321     25716     24058     36010     31754     38988     35222     36377     36989     41166     38279     33917     24051
dram[3]:      36266     48362     45782     36780     18032     29880     54097     31531     33399     47767     48811     41868     44825     38526     29388     27918
dram[4]:      48535     41827     33734     47597     30479     35457     45825     38041     34099     39949     55064     47391     28978     29025     30963     26290
dram[5]:      57983     34932     36173     37311     31129     20962     48447     44126     38532     52399     42367     38578     34143     36150     25285     26944
dram[6]:      52993     49183     26355     51544     31172     30596     38477     28526     59867     56443     31564     42474     35515     34053     40615     27460
dram[7]:      53824     49108     35759     39096     30480     27921     33457     37923     49308     49142     46895     45389     39700     40599     30712     30136
dram[8]:      43131     52607     45913     36874     23500     19537     54129     38017     47427     34909     35482     46041     32073     29032     24741     25921
dram[9]:      39606     41044     44021     47891     33375     31584     33153     35246     35164     37922     29743     45001     40269     34944     24320     27035
dram[10]:      45986     48976     42650     57519     30795     29232     29543     37965     39051     39571     29039     37469     31117     36467     21268     21336
maximum mf latency per bank:
dram[0]:     167035    167067    167734    167741    243618    243495    243635    243529    243414    243443    243574    243377    139711    139912    167026    167035
dram[1]:     167001    167024    167718    167739    243557    243572    243535    243471    243540    243647    243631    243508    139875    139946    166928    166931
dram[2]:     167058    167034    167728    167763    243581    243388    243589    243555    243513    243583    243549    243451    139912    139978    166918    167046
dram[3]:     166988    167058    167748    167766    243556    243603    246050    243592    243599    243601    243492    243590    140035    140047    138042    138036
dram[4]:     167035    166961    167591    167633    243419    243590    245670    246037    243534    243582    243501    243549    137942    139943    167038    167040
dram[5]:     167001    166878    167758    167696    243537    243573    243507    245670    243581    243553    243501    243500    139186    139935    138024    166886
dram[6]:     167014    167075    167738    167740    243617    243603    243546    243549    243607    243667    243453    243627    139347    139296    167030    138018
dram[7]:     166982    167046    167628    167764    243580    243559    243459    243561    243577    243583    243481    243547    140008    140017    138024    166877
dram[8]:     167034    166963    167772    167756    243589    243427    243518    243542    243623    243582    243516    243656    138215    139289    138029    166888
dram[9]:     166939    166986    167741    167760    243536    243544    243501    245669    243495    243562    243488    243598    139195    139986    137904    166964
dram[10]:     167011    167031    167763    167791    243587    243423    243534    243537    243566    243601    243559    243531    139987    137992    138024    137968
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104425 n_act=295 n_pre=279 n_req=889 n_rd=2804 n_write=188 bw_util=0.005401
n_activity=19815 dram_eff=0.302
bk0: 152a 1107324i bk1: 168a 1107069i bk2: 140a 1107303i bk3: 116a 1107410i bk4: 212a 1106741i bk5: 188a 1106690i bk6: 200a 1106803i bk7: 180a 1106901i bk8: 172a 1106786i bk9: 204a 1106613i bk10: 172a 1106953i bk11: 160a 1106766i bk12: 180a 1106784i bk13: 168a 1106661i bk14: 212a 1106802i bk15: 180a 1106987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0128945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104579 n_act=267 n_pre=251 n_req=863 n_rd=2708 n_write=186 bw_util=0.005224
n_activity=18582 dram_eff=0.3115
bk0: 132a 1107338i bk1: 112a 1107373i bk2: 148a 1107338i bk3: 132a 1107237i bk4: 192a 1106974i bk5: 200a 1106913i bk6: 188a 1106838i bk7: 172a 1106899i bk8: 208a 1106785i bk9: 196a 1106679i bk10: 180a 1106849i bk11: 148a 1106862i bk12: 156a 1106869i bk13: 168a 1106640i bk14: 204a 1107022i bk15: 172a 1106898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0137113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104357 n_act=306 n_pre=290 n_req=899 n_rd=2852 n_write=186 bw_util=0.005484
n_activity=20416 dram_eff=0.2976
bk0: 120a 1107457i bk1: 148a 1107314i bk2: 148a 1107195i bk3: 160a 1107159i bk4: 220a 1106795i bk5: 240a 1106459i bk6: 188a 1106665i bk7: 204a 1106786i bk8: 168a 1106994i bk9: 156a 1106964i bk10: 192a 1106621i bk11: 176a 1106588i bk12: 184a 1106810i bk13: 180a 1106731i bk14: 180a 1107079i bk15: 188a 1106851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0115912
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104500 n_act=312 n_pre=296 n_req=861 n_rd=2696 n_write=187 bw_util=0.005204
n_activity=20407 dram_eff=0.2826
bk0: 136a 1107348i bk1: 152a 1107245i bk2: 132a 1107325i bk3: 132a 1107225i bk4: 192a 1106815i bk5: 200a 1106729i bk6: 192a 1106778i bk7: 168a 1106781i bk8: 160a 1106912i bk9: 176a 1106752i bk10: 196a 1106694i bk11: 160a 1106807i bk12: 160a 1106834i bk13: 176a 1106453i bk14: 180a 1107013i bk15: 184a 1106860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0142925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104476 n_act=294 n_pre=278 n_req=876 n_rd=2756 n_write=187 bw_util=0.005312
n_activity=19537 dram_eff=0.3013
bk0: 136a 1107334i bk1: 140a 1107280i bk2: 140a 1107244i bk3: 144a 1107073i bk4: 208a 1106772i bk5: 188a 1106858i bk6: 216a 1106720i bk7: 200a 1106734i bk8: 168a 1106833i bk9: 160a 1106942i bk10: 184a 1106859i bk11: 192a 1106873i bk12: 152a 1106942i bk13: 148a 1106907i bk14: 208a 1106940i bk15: 172a 1106965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0116346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104479 n_act=302 n_pre=286 n_req=872 n_rd=2736 n_write=188 bw_util=0.005278
n_activity=19915 dram_eff=0.2936
bk0: 168a 1107222i bk1: 124a 1107195i bk2: 124a 1107478i bk3: 152a 1107276i bk4: 196a 1106855i bk5: 180a 1106971i bk6: 196a 1106754i bk7: 192a 1106743i bk8: 152a 1106884i bk9: 188a 1106661i bk10: 172a 1106693i bk11: 184a 1106712i bk12: 180a 1106811i bk13: 164a 1106733i bk14: 176a 1106950i bk15: 188a 1106970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0111066
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104325 n_act=326 n_pre=310 n_req=897 n_rd=2844 n_write=186 bw_util=0.005469
n_activity=20336 dram_eff=0.298
bk0: 132a 1107239i bk1: 152a 1107174i bk2: 120a 1107334i bk3: 152a 1106988i bk4: 208a 1106705i bk5: 208a 1106751i bk6: 228a 1106720i bk7: 184a 1106801i bk8: 204a 1106739i bk9: 216a 1106548i bk10: 172a 1106549i bk11: 172a 1106523i bk12: 168a 1106661i bk13: 156a 1106718i bk14: 192a 1106924i bk15: 180a 1106976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0160254
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104450 n_act=287 n_pre=271 n_req=886 n_rd=2796 n_write=187 bw_util=0.005385
n_activity=19532 dram_eff=0.3054
bk0: 144a 1107383i bk1: 160a 1107259i bk2: 136a 1107236i bk3: 116a 1107425i bk4: 212a 1106789i bk5: 208a 1106959i bk6: 188a 1106873i bk7: 196a 1106647i bk8: 172a 1106852i bk9: 156a 1106886i bk10: 188a 1106763i bk11: 196a 1106635i bk12: 164a 1106868i bk13: 172a 1106777i bk14: 188a 1107167i bk15: 200a 1106824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0125064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104451 n_act=304 n_pre=288 n_req=881 n_rd=2756 n_write=192 bw_util=0.005321
n_activity=20104 dram_eff=0.2933
bk0: 152a 1107389i bk1: 148a 1107260i bk2: 140a 1107379i bk3: 124a 1107240i bk4: 212a 1106628i bk5: 176a 1106972i bk6: 208a 1106665i bk7: 208a 1106625i bk8: 180a 1106635i bk9: 168a 1106747i bk10: 204a 1106732i bk11: 160a 1106763i bk12: 148a 1106844i bk13: 156a 1106848i bk14: 192a 1107025i bk15: 180a 1107080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0126896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104563 n_act=289 n_pre=273 n_req=856 n_rd=2680 n_write=186 bw_util=0.005173
n_activity=19578 dram_eff=0.2928
bk0: 124a 1107390i bk1: 140a 1107293i bk2: 144a 1107342i bk3: 152a 1107215i bk4: 204a 1106939i bk5: 208a 1106634i bk6: 168a 1106911i bk7: 172a 1106862i bk8: 180a 1106821i bk9: 140a 1106951i bk10: 144a 1106987i bk11: 160a 1106924i bk12: 192a 1106794i bk13: 192a 1106633i bk14: 184a 1107053i bk15: 176a 1107098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.010121
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107991 n_nop=1104644 n_act=275 n_pre=259 n_req=842 n_rd=2628 n_write=185 bw_util=0.005078
n_activity=18867 dram_eff=0.2982
bk0: 108a 1107522i bk1: 120a 1107289i bk2: 124a 1107417i bk3: 156a 1107198i bk4: 212a 1106774i bk5: 200a 1106704i bk6: 176a 1106908i bk7: 188a 1106679i bk8: 140a 1107108i bk9: 176a 1106961i bk10: 168a 1106936i bk11: 188a 1106698i bk12: 156a 1106765i bk13: 188a 1106762i bk14: 156a 1107292i bk15: 172a 1107080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0115723

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 343, Miss_rate = 0.065, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 7013, Miss = 359, Miss_rate = 0.051, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[19]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3116
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.16148
	minimum = 6
	maximum = 46
Network latency average = 7.13936
	minimum = 6
	maximum = 40
Slowest packet = 172727
Flit latency average = 6.55353
	minimum = 6
	maximum = 40
Slowest flit = 266545
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00412067
	minimum = 0.00250806 (at node 25)
	maximum = 0.0050135 (at node 10)
Accepted packet rate average = 0.00412067
	minimum = 0.00250806 (at node 25)
	maximum = 0.0050135 (at node 10)
Injected flit rate average = 0.0064762
	minimum = 0.00320329 (at node 25)
	maximum = 0.00924519 (at node 43)
Accepted flit rate average= 0.0064762
	minimum = 0.00453865 (at node 25)
	maximum = 0.00965184 (at node 10)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6609 (9 samples)
	minimum = 6 (9 samples)
	maximum = 142 (9 samples)
Network latency average = 13.9105 (9 samples)
	minimum = 6 (9 samples)
	maximum = 96 (9 samples)
Flit latency average = 14.3802 (9 samples)
	minimum = 6 (9 samples)
	maximum = 95.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0172806 (9 samples)
	minimum = 0.0123382 (9 samples)
	maximum = 0.0543052 (9 samples)
Accepted packet rate average = 0.0172806 (9 samples)
	minimum = 0.0123382 (9 samples)
	maximum = 0.0543052 (9 samples)
Injected flit rate average = 0.0260529 (9 samples)
	minimum = 0.0159618 (9 samples)
	maximum = 0.0706521 (9 samples)
Accepted flit rate average = 0.0260529 (9 samples)
	minimum = 0.0184483 (9 samples)
	maximum = 0.0986859 (9 samples)
Injected packet size average = 1.50764 (9 samples)
Accepted packet size average = 1.50764 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 0 sec (900 sec)
gpgpu_simulation_rate = 12282 (inst/sec)
gpgpu_simulation_rate = 2887 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4276
gpu_sim_insn = 1211812
gpu_ipc =     283.3985
gpu_tot_sim_cycle = 2824772
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.3424
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 227
gpu_stall_icnt2sh    = 7217
partiton_reqs_in_parallel = 94072
partiton_reqs_in_parallel_total    = 13127393
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6805
partiton_reqs_in_parallel_util = 94072
partiton_reqs_in_parallel_util_total    = 13127393
gpu_sim_cycle_parition_util = 4276
gpu_tot_sim_cycle_parition_util    = 596710
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     225.3891 GB/Sec
L2_BW_total  =       4.3038 GB/Sec
gpu_total_sim_rate=13361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
569, 594, 665, 857, 479, 898, 790, 584, 536, 703, 376, 896, 587, 807, 610, 361, 438, 256, 375, 271, 452, 390, 494, 271, 256, 401, 271, 468, 442, 509, 271, 271, 557, 256, 479, 557, 427, 571, 505, 494, 271, 430, 557, 415, 415, 505, 453, 531, 406, 432, 327, 573, 498, 551, 265, 473, 421, 220, 495, 235, 250, 250, 250, 432, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 142310
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135979
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1445
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232439	W0_Idle:1420777	W0_Scoreboard:28548399	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 210 
maxdqlatency = 0 
maxmflatency = 246050 
averagemflatency = 2826 
max_icnt2mem_latency = 245797 
max_icnt2sh_latency = 2824771 
mrq_lat_table:7120 	103 	141 	1065 	380 	411 	285 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116981 	5408 	308 	103 	74 	1912 	296 	359 	615 	1046 	994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101052 	1754 	935 	3237 	13341 	2182 	244 	144 	88 	74 	1911 	294 	357 	614 	1043 	994 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	81282 	3675 	1585 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	30614 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	188 	128 	186 	354 	126 	63 	78 	70 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         8        18        12        12        20        20        12        18         6        14        14 
dram[1]:        16        16        17        16        10         6         7        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16         5        10        20        18        20        10         8        14        18        14        16 
dram[3]:        16        16        16        17         6         8        10        12        12         8        14        12        12         8        14        14 
dram[4]:        16        16        17        16         8        10        14        10        10        26        12        14         6        12        14        14 
dram[5]:        16        17        17        17         8         7         8        14        16         8         6         8        10         8        12        15 
dram[6]:        17        16        16        16         8         6        14         8        12        12         8         8         8         8        15        15 
dram[7]:        16        16        17        16         8        14         8        10        16        18        12        16        18        10        15        15 
dram[8]:        16        16        16        16         4        18         9         8         8        10         8         8         8        14        15        24 
dram[9]:        16        16        16        16        25         8         8        10        10        18         8        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         8        16        20        16        12         6        10        18        15 
maximum service time to same row:
dram[0]:    112332     83405     81797    124882    105548     92143    110868     82049     89998    101759     59743    128053     74760     81632     69962    111178 
dram[1]:     85030    101077     72075     99287     74782     80283     90902     82790    102020     85746    111068     74705     57536    114009     89597     75376 
dram[2]:    110438    103081    121194    117953     70267     69786     69003     71997     71783     80264     73292     78177     93522     82925    112190     75374 
dram[3]:     64438     93011    121188     97524     51069     76430     72458     81127     75591    101789     89311    102629    102375     73780    121628     77488 
dram[4]:    148668    119736     74520    115163    102004     96947     71533     82197     73557     49647     95381     65197    100882     66818    153674    142915 
dram[5]:     95430    112514    119994    116409     72923    112117     81657     62412     77217     94247     60628     63244     78590     79599     96780    103589 
dram[6]:    182572    153727    110612    110360     96645     63398     86607     83286     69254     63044     70998    114990     58769     89330     72146    103317 
dram[7]:    123211    113477    107583    121193     88948     93103     88594     70586     69702     95710     69449     58872     68815     57821     84608     47849 
dram[8]:    143739    105359     99325    111379     98059    139423     56603     70519    126375     80276    112468     86449     71003     48499     80312     69891 
dram[9]:     68168    107131    125366     97937     91839     71235     85919     71901     53383     80112    102605     65434     68463     74700     87504     97579 
dram[10]:    104362    149426    121224    121234     75141    121649     90130     63896     63940     62676     75413     87667     45210     64674    132029    105865 
average row accesses per activate:
dram[0]:  3.454545  2.625000  4.375000  4.833333  2.518518  2.333333  3.142857  3.588235  2.565217  3.190476  3.933333  2.666667  3.444444  2.416667  3.045455  3.470588 
dram[1]:  3.000000  4.000000  4.222222  3.300000  2.666667  2.869565  2.423077  2.950000  3.400000  3.611111  3.812500  3.533333  3.666667  2.714286  3.764706  3.733333 
dram[2]:  3.333333  4.625000  2.642857  3.333333  2.958333  2.171429  2.250000  3.190476  3.866667  3.437500  2.285714  2.142857  3.647059  3.388889  3.411765  3.750000 
dram[3]:  2.833333  3.166667  2.750000  2.833333  2.064516  2.200000  2.461539  2.761905  3.294118  2.727273  2.954545  3.500000  3.500000  2.000000  3.866667  3.277778 
dram[4]:  3.400000  3.888889  3.000000  2.769231  2.518518  3.150000  2.916667  3.000000  2.416667  3.294118  3.263158  4.000000  2.076923  3.312500  3.095238  3.111111 
dram[5]:  3.230769  2.909091  3.555556  3.900000  2.500000  2.400000  2.407408  2.782609  3.000000  2.863636  2.565217  2.952381  3.588235  2.714286  3.000000  3.529412 
dram[6]:  3.400000  3.166667  3.000000  3.166667  2.125000  2.266667  2.920000  2.818182  2.913043  3.181818  2.107143  2.269231  2.761905  3.055556  3.157895  3.625000 
dram[7]:  4.000000  4.444445  2.916667  3.625000  2.464286  3.578947  2.520000  2.241379  3.105263  3.235294  3.000000  2.954545  3.562500  3.470588  4.285714  2.863636 
dram[8]:  4.222222  3.700000  3.181818  3.100000  1.916667  3.000000  2.266667  2.615385  2.440000  2.521739  3.350000  3.111111  3.470588  3.437500  3.050000  4.461538 
dram[9]:  2.818182  3.181818  3.600000  3.454545  3.238095  2.266667  2.521739  2.681818  2.772727  2.833333  3.058824  3.235294  3.047619  2.666667  3.277778  4.384615 
dram[10]:  3.857143  3.000000  3.444444  3.900000  3.000000  2.640000  3.157895  2.100000  3.642857  4.285714  3.222222  2.520000  2.291667  2.952381  4.727273  3.733333 
average row locality = 9622/3256 = 2.955160
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        15        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        15        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        12        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        15        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        15        13        13 
total reads: 2058
min_bank_accesses = 0!
chip skew: 192/185 = 1.04
average mf latency per bank:
dram[0]:      51082     45897     59316     36556     32936     26935     48661     32977     31054     36710     49629     31540     38165     33957     35295     26804
dram[1]:      50795     51059     45914     46405     23665     32475     45410     31083     40729     48896     51563     40557     36915     36563     28291     29310
dram[2]:      34639     60617     46149     46891     25898     24227     36107     31841     38988     35222     36377     36989     41166     38279     34103     24244
dram[3]:      36759     48806     46467     37466     18263     30095     54192     31627     33399     47767     48811     41868     44825     38526     29566     28093
dram[4]:      49033     42304     34361     48248     30655     35661     45900     38119     34099     39949     55064     47391     28978     29025     31120     26476
dram[5]:      58395     35450     36977     37915     31341     21185     48522     44206     38532     52399     42367     38578     34143     36150     25492     27150
dram[6]:      53491     49616     27125     52156     31354     30779     38549     28612     59867     56443     31564     42474     35515     34053     40807     27651
dram[7]:      54274     49522     36409     39895     30668     28119     33533     38002     49308     49142     46895     45389     39700     40599     30884     30311
dram[8]:      43666     53126     46666     37696     23744     19800     54221     38104     47427     34909     35482     46041     40044     29032     24959     26135
dram[9]:      40182     41533     44684     48510     33569     31775     33244     35336     35164     37922     29743     45001     40269     34944     24508     27242
dram[10]:      46612     49553     43398     58116     30986     29429     29630     38048     39051     39571     29039     37469     31117     36467     21474     21522
maximum mf latency per bank:
dram[0]:     167035    167067    167734    167741    243618    243495    243635    243529    243414    243443    243574    243377    139711    139912    167026    167035
dram[1]:     167001    167024    167718    167739    243557    243572    243535    243471    243540    243647    243631    243508    139875    139946    166928    166931
dram[2]:     167058    167034    167728    167763    243581    243388    243589    243555    243513    243583    243549    243451    139912    139978    166918    167046
dram[3]:     166988    167058    167748    167766    243556    243603    246050    243592    243599    243601    243492    243590    140035    140047    138042    138036
dram[4]:     167035    166961    167591    167633    243419    243590    245670    246037    243534    243582    243501    243549    137942    139943    167038    167040
dram[5]:     167001    166878    167758    167696    243537    243573    243507    245670    243581    243553    243501    243500    139186    139935    138024    166886
dram[6]:     167014    167075    167738    167740    243617    243603    243546    243549    243607    243667    243453    243627    139347    139296    167030    138018
dram[7]:     166982    167046    167628    167764    243580    243559    243459    243561    243577    243583    243481    243547    140008    140017    138024    166877
dram[8]:     167034    166963    167772    167756    243589    243427    243518    243542    243623    243582    243516    243656    138215    139289    138029    166888
dram[9]:     166939    166986    167741    167760    243536    243544    243501    245669    243495    243562    243488    243598    139195    139986    137904    166964
dram[10]:     167011    167031    167763    167791    243587    243423    243534    243537    243566    243601    243559    243531    139987    137992    138024    137968
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112364 n_act=295 n_pre=279 n_req=889 n_rd=2804 n_write=188 bw_util=0.005362
n_activity=19815 dram_eff=0.302
bk0: 152a 1115263i bk1: 168a 1115008i bk2: 140a 1115242i bk3: 116a 1115349i bk4: 212a 1114680i bk5: 188a 1114629i bk6: 200a 1114742i bk7: 180a 1114840i bk8: 172a 1114725i bk9: 204a 1114552i bk10: 172a 1114892i bk11: 160a 1114705i bk12: 180a 1114723i bk13: 168a 1114600i bk14: 212a 1114741i bk15: 180a 1114926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0128028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112518 n_act=267 n_pre=251 n_req=863 n_rd=2708 n_write=186 bw_util=0.005187
n_activity=18582 dram_eff=0.3115
bk0: 132a 1115277i bk1: 112a 1115312i bk2: 148a 1115277i bk3: 132a 1115176i bk4: 192a 1114913i bk5: 200a 1114852i bk6: 188a 1114777i bk7: 172a 1114838i bk8: 208a 1114724i bk9: 196a 1114618i bk10: 180a 1114788i bk11: 148a 1114801i bk12: 156a 1114808i bk13: 168a 1114579i bk14: 204a 1114961i bk15: 172a 1114837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0136138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112296 n_act=306 n_pre=290 n_req=899 n_rd=2852 n_write=186 bw_util=0.005445
n_activity=20416 dram_eff=0.2976
bk0: 120a 1115396i bk1: 148a 1115253i bk2: 148a 1115134i bk3: 160a 1115098i bk4: 220a 1114734i bk5: 240a 1114398i bk6: 188a 1114604i bk7: 204a 1114725i bk8: 168a 1114933i bk9: 156a 1114903i bk10: 192a 1114560i bk11: 176a 1114527i bk12: 184a 1114749i bk13: 180a 1114670i bk14: 180a 1115018i bk15: 188a 1114790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0115088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112439 n_act=312 n_pre=296 n_req=861 n_rd=2696 n_write=187 bw_util=0.005167
n_activity=20407 dram_eff=0.2826
bk0: 136a 1115287i bk1: 152a 1115184i bk2: 132a 1115264i bk3: 132a 1115164i bk4: 192a 1114754i bk5: 200a 1114668i bk6: 192a 1114717i bk7: 168a 1114720i bk8: 160a 1114851i bk9: 176a 1114691i bk10: 196a 1114633i bk11: 160a 1114746i bk12: 160a 1114773i bk13: 176a 1114392i bk14: 180a 1114952i bk15: 184a 1114799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0141909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112415 n_act=294 n_pre=278 n_req=876 n_rd=2756 n_write=187 bw_util=0.005275
n_activity=19537 dram_eff=0.3013
bk0: 136a 1115273i bk1: 140a 1115219i bk2: 140a 1115183i bk3: 144a 1115012i bk4: 208a 1114711i bk5: 188a 1114797i bk6: 216a 1114659i bk7: 200a 1114673i bk8: 168a 1114772i bk9: 160a 1114881i bk10: 184a 1114798i bk11: 192a 1114812i bk12: 152a 1114881i bk13: 148a 1114846i bk14: 208a 1114879i bk15: 172a 1114904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0115518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112418 n_act=302 n_pre=286 n_req=872 n_rd=2736 n_write=188 bw_util=0.00524
n_activity=19915 dram_eff=0.2936
bk0: 168a 1115161i bk1: 124a 1115134i bk2: 124a 1115417i bk3: 152a 1115215i bk4: 196a 1114794i bk5: 180a 1114910i bk6: 196a 1114693i bk7: 192a 1114682i bk8: 152a 1114823i bk9: 188a 1114600i bk10: 172a 1114632i bk11: 184a 1114651i bk12: 180a 1114750i bk13: 164a 1114672i bk14: 176a 1114889i bk15: 188a 1114909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0110276
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112264 n_act=326 n_pre=310 n_req=897 n_rd=2844 n_write=186 bw_util=0.00543
n_activity=20336 dram_eff=0.298
bk0: 132a 1115178i bk1: 152a 1115113i bk2: 120a 1115273i bk3: 152a 1114927i bk4: 208a 1114644i bk5: 208a 1114690i bk6: 228a 1114659i bk7: 184a 1114740i bk8: 204a 1114678i bk9: 216a 1114487i bk10: 172a 1114488i bk11: 172a 1114462i bk12: 168a 1114600i bk13: 156a 1114657i bk14: 192a 1114863i bk15: 180a 1114915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0159114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112389 n_act=287 n_pre=271 n_req=886 n_rd=2796 n_write=187 bw_util=0.005346
n_activity=19532 dram_eff=0.3054
bk0: 144a 1115322i bk1: 160a 1115198i bk2: 136a 1115175i bk3: 116a 1115364i bk4: 212a 1114728i bk5: 208a 1114898i bk6: 188a 1114812i bk7: 196a 1114586i bk8: 172a 1114791i bk9: 156a 1114825i bk10: 188a 1114702i bk11: 196a 1114574i bk12: 164a 1114807i bk13: 172a 1114716i bk14: 188a 1115106i bk15: 200a 1114763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0124174
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112390 n_act=304 n_pre=288 n_req=881 n_rd=2756 n_write=192 bw_util=0.005283
n_activity=20104 dram_eff=0.2933
bk0: 152a 1115328i bk1: 148a 1115199i bk2: 140a 1115318i bk3: 124a 1115179i bk4: 212a 1114567i bk5: 176a 1114911i bk6: 208a 1114604i bk7: 208a 1114564i bk8: 180a 1114574i bk9: 168a 1114686i bk10: 204a 1114671i bk11: 160a 1114702i bk12: 148a 1114783i bk13: 156a 1114787i bk14: 192a 1114964i bk15: 180a 1115019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0125994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112502 n_act=289 n_pre=273 n_req=856 n_rd=2680 n_write=186 bw_util=0.005137
n_activity=19578 dram_eff=0.2928
bk0: 124a 1115329i bk1: 140a 1115232i bk2: 144a 1115281i bk3: 152a 1115154i bk4: 204a 1114878i bk5: 208a 1114573i bk6: 168a 1114850i bk7: 172a 1114801i bk8: 180a 1114760i bk9: 140a 1114890i bk10: 144a 1114926i bk11: 160a 1114863i bk12: 192a 1114733i bk13: 192a 1114572i bk14: 184a 1114992i bk15: 176a 1115037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.010049
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115930 n_nop=1112583 n_act=275 n_pre=259 n_req=842 n_rd=2628 n_write=185 bw_util=0.005042
n_activity=18867 dram_eff=0.2982
bk0: 108a 1115461i bk1: 120a 1115228i bk2: 124a 1115356i bk3: 156a 1115137i bk4: 212a 1114713i bk5: 200a 1114643i bk6: 176a 1114847i bk7: 188a 1114618i bk8: 140a 1115047i bk9: 176a 1114900i bk10: 168a 1114875i bk11: 188a 1114637i bk12: 156a 1114704i bk13: 188a 1114701i bk14: 156a 1115231i bk15: 172a 1115019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.01149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[9]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[11]: Access = 5607, Miss = 343, Miss_rate = 0.061, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 9417, Miss = 359, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[17]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[19]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3116
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.8374
	minimum = 6
	maximum = 588
Network latency average = 40.9501
	minimum = 6
	maximum = 375
Slowest packet = 239247
Flit latency average = 50.9055
	minimum = 6
	maximum = 374
Slowest flit = 371256
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475696
	minimum = 0.0364912 (at node 17)
	maximum = 0.28117 (at node 44)
Accepted packet rate average = 0.0475696
	minimum = 0.0364912 (at node 17)
	maximum = 0.28117 (at node 44)
Injected flit rate average = 0.0713544
	minimum = 0.0532164 (at node 36)
	maximum = 0.292398 (at node 44)
Accepted flit rate average= 0.0713544
	minimum = 0.0439766 (at node 17)
	maximum = 0.551111 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.2785 (10 samples)
	minimum = 6 (10 samples)
	maximum = 186.6 (10 samples)
Network latency average = 16.6145 (10 samples)
	minimum = 6 (10 samples)
	maximum = 123.9 (10 samples)
Flit latency average = 18.0327 (10 samples)
	minimum = 6 (10 samples)
	maximum = 123.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0203095 (10 samples)
	minimum = 0.0147535 (10 samples)
	maximum = 0.0769917 (10 samples)
Accepted packet rate average = 0.0203095 (10 samples)
	minimum = 0.0147535 (10 samples)
	maximum = 0.0769917 (10 samples)
Injected flit rate average = 0.030583 (10 samples)
	minimum = 0.0196873 (10 samples)
	maximum = 0.0928267 (10 samples)
Accepted flit rate average = 0.030583 (10 samples)
	minimum = 0.0210012 (10 samples)
	maximum = 0.143928 (10 samples)
Injected packet size average = 1.50585 (10 samples)
Accepted packet size average = 1.50585 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 18 sec (918 sec)
gpgpu_simulation_rate = 13361 (inst/sec)
gpgpu_simulation_rate = 3077 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 356355
gpu_sim_insn = 2703696
gpu_ipc =       7.5871
gpu_tot_sim_cycle = 3403785
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       4.3980
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 49173
gpu_stall_icnt2sh    = 283458
partiton_reqs_in_parallel = 7790864
partiton_reqs_in_parallel_total    = 13221465
partiton_level_parallism =      21.8626
partiton_level_parallism_total  =       6.1732
partiton_reqs_in_parallel_util = 7790864
partiton_reqs_in_parallel_util_total    = 13221465
gpu_sim_cycle_parition_util = 356337
gpu_tot_sim_cycle_parition_util    = 600986
partiton_level_parallism_util =      21.8638
partiton_level_parallism_util_total  =      21.9490
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      80.0161 GB/Sec
L2_BW_total  =      11.9489 GB/Sec
gpu_total_sim_rate=7784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
904, 839, 925, 1205, 802, 1167, 1024, 868, 910, 974, 710, 1228, 844, 1167, 892, 733, 657, 485, 542, 505, 760, 646, 712, 594, 491, 671, 426, 726, 698, 816, 631, 501, 1071, 849, 1215, 1159, 955, 1117, 1010, 1085, 940, 1148, 1240, 993, 831, 1032, 1034, 1068, 714, 832, 664, 860, 806, 756, 525, 781, 730, 543, 752, 610, 533, 558, 470, 715, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 428882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422019
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1977
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:399325	W0_Idle:1497669	W0_Scoreboard:47254935	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 3682 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 3403747 
mrq_lat_table:13792 	227 	310 	1321 	629 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	397877 	19346 	1775 	300 	82 	1931 	329 	424 	746 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	291599 	40080 	41756 	12527 	23052 	8701 	1234 	430 	98 	81 	1930 	326 	423 	745 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183576 	51971 	44562 	9451 	378 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	128188 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	253 	137 	203 	399 	229 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18         9        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         8        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  3.521739  2.785714  2.655172  3.000000  2.536585  3.083333  3.500000  3.562500  3.153846  3.513514  2.880952  2.450980  3.470588  3.085714  3.057143  2.970588 
dram[1]:  3.076923  3.714286  3.240000  2.884615  3.593750  3.030303  2.613636  3.228571  3.289474  3.025000  3.047619  2.947368  3.964286  2.897436  3.225806  3.400000 
dram[2]:  4.647059  3.363636  2.533333  2.678571  3.433333  2.604651  2.875000  3.400000  3.515152  3.966667  2.608696  2.235294  3.437500  3.243243  3.030303  3.187500 
dram[3]:  3.523809  3.900000  2.566667  2.666667  2.476191  2.794872  2.900000  3.176471  3.393939  3.222222  2.638298  3.361111  3.342857  2.333333  3.275862  3.000000 
dram[4]:  3.900000  4.555555  2.800000  2.580645  2.973684  3.272727  3.222222  3.636364  2.883721  3.400000  3.388889  2.772727  2.571429  3.363636  3.114286  3.000000 
dram[5]:  3.681818  3.800000  3.000000  3.333333  3.000000  3.052632  2.974359  3.205128  2.697675  2.880952  2.733333  2.565217  3.766667  2.871795  2.810811  3.322581 
dram[6]:  3.434783  2.961539  2.851852  2.851852  2.595238  2.864865  3.600000  3.428571  2.926829  3.075000  2.446809  2.630435  2.900000  2.868421  3.000000  2.828571 
dram[7]:  3.800000  4.157895  3.000000  3.000000  2.897436  4.071429  3.025641  2.581395  3.210526  2.950000  2.840909  2.708333  3.025000  3.531250  3.451613  2.534884 
dram[8]:  4.294117  3.454545  2.468750  2.548387  2.425532  3.363636  2.790698  2.897436  2.813953  2.562500  2.951220  2.659091  3.205128  3.454545  2.888889  3.466667 
dram[9]:  3.521739  3.391304  2.821429  3.333333  3.363636  2.575000  3.176471  3.388889  2.727273  3.457143  2.782609  2.975000  2.850000  3.400000  3.028571  3.085714 
dram[10]:  3.409091  3.650000  2.800000  2.633333  3.612903  3.088235  3.264706  2.571429  3.689655  3.687500  3.189189  2.638298  3.108108  3.000000  3.433333  2.888889 
average row locality = 18465/6056 = 3.049042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     131513    103331    118560    104127     70962     62142     67739     59778     64932     71028    127603    103922     92656     79306     87826     76710
dram[1]:     128382    134191    114412    109247     71475     59989     63778     43289     62559     90114    109125     99533     92958     83315     95138    107304
dram[2]:     121088    119618    118443    124241     63218     70876     52630     56455     61103     64981     78290     95047     97444    108930     81169     82619
dram[3]:     113195    132690    122250    111300     49387     53305     68176     52052     63157     69820    103668    104073     85887     72198     81765    103907
dram[4]:     125196    110796    115575    136830     65811     69774     59012     49798     68535     70034    106437    103692     86173     80448     90894     69087
dram[5]:     143543    105351    101485    113348     67075     57398     62111     63169     71372     79516    106869    102975     86410     89538     92865     93862
dram[6]:     131365    112800    108894    127161     55724     62484     59488     57613     86219     82606     90863    102390     83389     84355     94294     79392
dram[7]:     133225    121465    109759    109888     63574     67706     49436     49858     81367     71920     96515    112174     82936     70559     83656     74738
dram[8]:     130352    120126    100145    126732     56907     47685     66121     56677     80431     70677    103766    121030     81249     85787     84342     81616
dram[9]:     112440    118060    117072    119379     67129     54922     57780     50161     62327     68918    107507    107497     93095     80736     79627     88814
dram[10]:     112668    104000    123164    134607     60698     58219     56491     61614     66353     56375    105807    108346     93052     81018     86930     69563
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770314 n_act=557 n_pre=541 n_req=1695 n_rd=6028 n_write=188 bw_util=0.006994
n_activity=35286 dram_eff=0.3523
bk0: 324a 1775460i bk1: 312a 1775095i bk2: 308a 1775847i bk3: 312a 1775411i bk4: 356a 1775262i bk5: 380a 1774716i bk6: 412a 1774803i bk7: 392a 1774742i bk8: 428a 1774520i bk9: 456a 1774152i bk10: 420a 1775159i bk11: 436a 1774796i bk12: 404a 1775138i bk13: 368a 1774956i bk14: 372a 1775203i bk15: 348a 1775088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0301284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770473 n_act=528 n_pre=512 n_req=1669 n_rd=5928 n_write=187 bw_util=0.00688
n_activity=34329 dram_eff=0.3563
bk0: 320a 1775461i bk1: 312a 1775484i bk2: 320a 1775601i bk3: 300a 1775751i bk4: 396a 1775104i bk5: 336a 1775502i bk6: 396a 1774828i bk7: 388a 1774759i bk8: 436a 1774627i bk9: 420a 1774504i bk10: 448a 1774882i bk11: 384a 1774610i bk12: 380a 1774885i bk13: 388a 1774336i bk14: 348a 1775255i bk15: 356a 1774727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0245248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770508 n_act=539 n_pre=523 n_req=1654 n_rd=5872 n_write=186 bw_util=0.006816
n_activity=35002 dram_eff=0.3462
bk0: 316a 1775510i bk1: 296a 1775566i bk2: 304a 1775471i bk3: 300a 1775518i bk4: 348a 1775656i bk5: 384a 1775026i bk6: 396a 1774998i bk7: 412a 1774802i bk8: 400a 1774930i bk9: 412a 1774562i bk10: 416a 1775000i bk11: 392a 1774504i bk12: 376a 1775223i bk13: 416a 1774680i bk14: 348a 1775039i bk15: 356a 1774980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0277555
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770551 n_act=551 n_pre=535 n_req=1638 n_rd=5804 n_write=187 bw_util=0.00674
n_activity=35126 dram_eff=0.3411
bk0: 296a 1775492i bk1: 312a 1775580i bk2: 308a 1775205i bk3: 316a 1775156i bk4: 352a 1775146i bk5: 372a 1774931i bk6: 400a 1774850i bk7: 368a 1774712i bk8: 384a 1774859i bk9: 400a 1774503i bk10: 432a 1774697i bk11: 420a 1774800i bk12: 404a 1774810i bk13: 356a 1774620i bk14: 328a 1775022i bk15: 356a 1774743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0269966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770345 n_act=540 n_pre=524 n_req=1695 n_rd=6032 n_write=187 bw_util=0.006997
n_activity=35048 dram_eff=0.3549
bk0: 312a 1775404i bk1: 328a 1775122i bk2: 332a 1774874i bk3: 320a 1774851i bk4: 388a 1774488i bk5: 368a 1774614i bk6: 400a 1774748i bk7: 416a 1774364i bk8: 432a 1774466i bk9: 412a 1774514i bk10: 424a 1774988i bk11: 424a 1774547i bk12: 368a 1775084i bk13: 380a 1774718i bk14: 384a 1775195i bk15: 344a 1774897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.032333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770309 n_act=559 n_pre=543 n_req=1696 n_rd=6028 n_write=189 bw_util=0.006995
n_activity=35586 dram_eff=0.3494
bk0: 324a 1775859i bk1: 300a 1775213i bk2: 320a 1775584i bk3: 316a 1775441i bk4: 380a 1775020i bk5: 400a 1775036i bk6: 400a 1774748i bk7: 436a 1774388i bk8: 400a 1774295i bk9: 420a 1774291i bk10: 428a 1774566i bk11: 408a 1774746i bk12: 388a 1774983i bk13: 384a 1774497i bk14: 364a 1775119i bk15: 360a 1775001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0262164
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770347 n_act=574 n_pre=558 n_req=1679 n_rd=5960 n_write=189 bw_util=0.006918
n_activity=35419 dram_eff=0.3472
bk0: 312a 1774896i bk1: 308a 1775340i bk2: 308a 1775457i bk3: 308a 1775261i bk4: 372a 1774694i bk5: 360a 1774926i bk6: 440a 1774899i bk7: 416a 1774567i bk8: 416a 1774578i bk9: 428a 1774135i bk10: 396a 1774957i bk11: 420a 1774521i bk12: 400a 1774541i bk13: 372a 1774685i bk14: 360a 1774772i bk15: 344a 1774735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0324601
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770259 n_act=555 n_pre=539 n_req=1709 n_rd=6088 n_write=187 bw_util=0.00706
n_activity=36059 dram_eff=0.348
bk0: 304a 1775291i bk1: 316a 1775289i bk2: 308a 1775237i bk3: 300a 1775303i bk4: 388a 1775203i bk5: 392a 1775013i bk6: 408a 1774870i bk7: 380a 1774535i bk8: 424a 1774516i bk9: 408a 1774472i bk10: 436a 1774791i bk11: 456a 1774494i bk12: 420a 1774780i bk13: 388a 1774667i bk14: 376a 1775048i bk15: 384a 1774414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0281859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770288 n_act=578 n_pre=562 n_req=1694 n_rd=6008 n_write=192 bw_util=0.006976
n_activity=36850 dram_eff=0.3365
bk0: 292a 1775581i bk1: 304a 1775042i bk2: 316a 1775370i bk3: 316a 1775229i bk4: 392a 1774938i bk5: 380a 1775165i bk6: 416a 1774619i bk7: 388a 1774641i bk8: 420a 1774459i bk9: 428a 1774154i bk10: 420a 1775159i bk11: 404a 1774745i bk12: 412a 1775009i bk13: 392a 1774825i bk14: 364a 1775016i bk15: 364a 1774594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.02588
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770315 n_act=551 n_pre=535 n_req=1697 n_rd=6040 n_write=187 bw_util=0.007006
n_activity=35989 dram_eff=0.3461
bk0: 324a 1775419i bk1: 312a 1775350i bk2: 316a 1775522i bk3: 320a 1775449i bk4: 376a 1775306i bk5: 348a 1775329i bk6: 368a 1775067i bk7: 424a 1774678i bk8: 416a 1774669i bk9: 420a 1774324i bk10: 448a 1774590i bk11: 412a 1774960i bk12: 392a 1775273i bk13: 412a 1774923i bk14: 372a 1775401i bk15: 380a 1775162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0269573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1777628 n_nop=1770596 n_act=525 n_pre=509 n_req=1639 n_rd=5812 n_write=186 bw_util=0.006748
n_activity=34313 dram_eff=0.3496
bk0: 300a 1775557i bk1: 292a 1775274i bk2: 280a 1775661i bk3: 316a 1775638i bk4: 384a 1775298i bk5: 356a 1775177i bk6: 380a 1775074i bk7: 368a 1774974i bk8: 364a 1775174i bk9: 408a 1774788i bk10: 408a 1775275i bk11: 432a 1774838i bk12: 396a 1775285i bk13: 404a 1774970i bk14: 360a 1775250i bk15: 364a 1774876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.024041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 19463, Miss = 756, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 23190, Miss = 758, Miss_rate = 0.033, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3220
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.4623
	minimum = 6
	maximum = 662
Network latency average = 16.8435
	minimum = 6
	maximum = 608
Slowest packet = 265263
Flit latency average = 15.6412
	minimum = 6
	maximum = 608
Slowest flit = 410499
Fragmentation average = 0.0148454
	minimum = 0
	maximum = 453
Injected packet rate average = 0.0168839
	minimum = 0.0128692 (at node 25)
	maximum = 0.0196392 (at node 33)
Accepted packet rate average = 0.0168839
	minimum = 0.0128692 (at node 25)
	maximum = 0.0196392 (at node 33)
Injected flit rate average = 0.0288803
	minimum = 0.0169522 (at node 25)
	maximum = 0.0419456 (at node 33)
Accepted flit rate average= 0.0288803
	minimum = 0.0249738 (at node 34)
	maximum = 0.0379777 (at node 16)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1134 (11 samples)
	minimum = 6 (11 samples)
	maximum = 229.818 (11 samples)
Network latency average = 16.6353 (11 samples)
	minimum = 6 (11 samples)
	maximum = 167.909 (11 samples)
Flit latency average = 17.8153 (11 samples)
	minimum = 6 (11 samples)
	maximum = 167.182 (11 samples)
Fragmentation average = 0.00134959 (11 samples)
	minimum = 0 (11 samples)
	maximum = 41.1818 (11 samples)
Injected packet rate average = 0.0199981 (11 samples)
	minimum = 0.0145822 (11 samples)
	maximum = 0.0717778 (11 samples)
Accepted packet rate average = 0.0199981 (11 samples)
	minimum = 0.0145822 (11 samples)
	maximum = 0.0717778 (11 samples)
Injected flit rate average = 0.0304282 (11 samples)
	minimum = 0.0194386 (11 samples)
	maximum = 0.0882011 (11 samples)
Accepted flit rate average = 0.0304282 (11 samples)
	minimum = 0.0213623 (11 samples)
	maximum = 0.134297 (11 samples)
Injected packet size average = 1.52156 (11 samples)
Accepted packet size average = 1.52156 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 3 sec (1923 sec)
gpgpu_simulation_rate = 7784 (inst/sec)
gpgpu_simulation_rate = 1770 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4346
gpu_sim_insn = 1431682
gpu_ipc =     329.4252
gpu_tot_sim_cycle = 3630281
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.5180
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 49173
gpu_stall_icnt2sh    = 283501
partiton_reqs_in_parallel = 95612
partiton_reqs_in_parallel_total    = 21012329
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8144
partiton_reqs_in_parallel_util = 95612
partiton_reqs_in_parallel_util_total    = 21012329
gpu_sim_cycle_parition_util = 4346
gpu_tot_sim_cycle_parition_util    = 957323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9493
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     223.3291 GB/Sec
L2_BW_total  =      11.4708 GB/Sec
gpu_total_sim_rate=8450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0079
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
940, 875, 961, 1241, 838, 1203, 1060, 904, 946, 1010, 746, 1264, 880, 1203, 928, 769, 693, 521, 578, 541, 796, 682, 748, 630, 527, 707, 462, 762, 734, 852, 667, 537, 1107, 885, 1251, 1195, 991, 1153, 1046, 1121, 976, 1184, 1276, 1029, 867, 1068, 1070, 1104, 750, 868, 700, 896, 842, 792, 561, 817, 766, 579, 788, 646, 569, 594, 506, 751, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 507541
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 500647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2008
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:517290	W0_Idle:1550409	W0_Scoreboard:47266894	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 3604 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 3630280 
mrq_lat_table:13792 	227 	310 	1321 	629 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	406980 	20479 	1779 	300 	82 	1931 	329 	424 	746 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	293144 	40691 	42144 	14330 	27611 	10025 	1240 	434 	98 	81 	1930 	326 	423 	745 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185158 	52413 	44586 	9451 	378 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	136380 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	262 	137 	203 	399 	229 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18         9        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         8        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  3.521739  2.785714  2.655172  3.000000  2.536585  3.083333  3.500000  3.562500  3.153846  3.513514  2.880952  2.450980  3.470588  3.085714  3.057143  2.970588 
dram[1]:  3.076923  3.714286  3.240000  2.884615  3.593750  3.030303  2.613636  3.228571  3.289474  3.025000  3.047619  2.947368  3.964286  2.897436  3.225806  3.400000 
dram[2]:  4.647059  3.363636  2.533333  2.678571  3.433333  2.604651  2.875000  3.400000  3.515152  3.966667  2.608696  2.235294  3.437500  3.243243  3.030303  3.187500 
dram[3]:  3.523809  3.900000  2.566667  2.666667  2.476191  2.794872  2.900000  3.176471  3.393939  3.222222  2.638298  3.361111  3.342857  2.333333  3.275862  3.000000 
dram[4]:  3.900000  4.555555  2.800000  2.580645  2.973684  3.272727  3.222222  3.636364  2.883721  3.400000  3.388889  2.772727  2.571429  3.363636  3.114286  3.000000 
dram[5]:  3.681818  3.800000  3.000000  3.333333  3.000000  3.052632  2.974359  3.205128  2.697675  2.880952  2.733333  2.565217  3.766667  2.871795  2.810811  3.322581 
dram[6]:  3.434783  2.961539  2.851852  2.851852  2.595238  2.864865  3.600000  3.428571  2.926829  3.075000  2.446809  2.630435  2.900000  2.868421  3.000000  2.828571 
dram[7]:  3.800000  4.157895  3.000000  3.000000  2.897436  4.071429  3.025641  2.581395  3.210526  2.950000  2.840909  2.708333  3.025000  3.531250  3.451613  2.534884 
dram[8]:  4.294117  3.454545  2.468750  2.548387  2.425532  3.363636  2.790698  2.897436  2.813953  2.562500  2.951220  2.659091  3.205128  3.454545  2.888889  3.466667 
dram[9]:  3.521739  3.391304  2.821429  3.333333  3.363636  2.575000  3.176471  3.388889  2.727273  3.457143  2.782609  2.975000  2.850000  3.400000  3.028571  3.085714 
dram[10]:  3.409091  3.650000  2.800000  2.633333  3.612903  3.088235  3.264706  2.571429  3.689655  3.687500  3.189189  2.638298  3.108108  3.000000  3.433333  2.888889 
average row locality = 18465/6056 = 3.049042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     131720    103541    118875    104434     71097     62273     67790     59838     64932     71028    127603    103922     92656     79306     87920     76816
dram[1]:     128587    134402    114698    109546     71597     60120     63833     43343     62559     90114    109125     99533     92958     83315     95240    107406
dram[2]:     121306    119853    118743    124544     63346     70993     52685     56508     61103     64981     78290     95047     97444    108930     81277     82736
dram[3]:     113425    132895    122544    111590     49536     53441     68232     52107     63157     69820    103668    104073     85887     72198     81876    104007
dram[4]:     125410    110994    115848    137122     65926     69896     59059     49842     68535     70034    106437    103692     86173     80448     90986     69192
dram[5]:     143762    105577    101796    113646     67199     57513     62157     63209     71372     79516    106869    102975     86410     89538     92978     93979
dram[6]:     131580    113020    109199    127465     55841     62606     59530     57659     86219     82606     90863    102390     83389     84355     94399     79505
dram[7]:     133444    121672    110057    110198     63695     67825     49480     49908     81367     71920     96515    112174     82936     70559     83759     74838
dram[8]:     130638    120385    100494    127066     57052     47819     66177     56729     80431     70677    103766    121030     85065     85787     84462     81733
dram[9]:     112674    118305    117370    119680     67254     55048     57830     50202     62327     68918    107507    107497     93095     80736     79731     88922
dram[10]:     112912    104232    123506    134906     60815     58345     56537     61664     66353     56375    105807    108346     93052     81018     87034     69672
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778383 n_act=557 n_pre=541 n_req=1695 n_rd=6028 n_write=188 bw_util=0.006962
n_activity=35286 dram_eff=0.3523
bk0: 324a 1783529i bk1: 312a 1783164i bk2: 308a 1783916i bk3: 312a 1783480i bk4: 356a 1783331i bk5: 380a 1782785i bk6: 412a 1782872i bk7: 392a 1782811i bk8: 428a 1782589i bk9: 456a 1782221i bk10: 420a 1783228i bk11: 436a 1782865i bk12: 404a 1783207i bk13: 368a 1783025i bk14: 372a 1783272i bk15: 348a 1783157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0299922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778542 n_act=528 n_pre=512 n_req=1669 n_rd=5928 n_write=187 bw_util=0.006849
n_activity=34329 dram_eff=0.3563
bk0: 320a 1783530i bk1: 312a 1783553i bk2: 320a 1783670i bk3: 300a 1783820i bk4: 396a 1783173i bk5: 336a 1783571i bk6: 396a 1782897i bk7: 388a 1782828i bk8: 436a 1782696i bk9: 420a 1782573i bk10: 448a 1782951i bk11: 384a 1782679i bk12: 380a 1782954i bk13: 388a 1782405i bk14: 348a 1783324i bk15: 356a 1782796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.024414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778577 n_act=539 n_pre=523 n_req=1654 n_rd=5872 n_write=186 bw_util=0.006785
n_activity=35002 dram_eff=0.3462
bk0: 316a 1783579i bk1: 296a 1783635i bk2: 304a 1783540i bk3: 300a 1783587i bk4: 348a 1783725i bk5: 384a 1783095i bk6: 396a 1783067i bk7: 412a 1782871i bk8: 400a 1782999i bk9: 412a 1782631i bk10: 416a 1783069i bk11: 392a 1782573i bk12: 376a 1783292i bk13: 416a 1782749i bk14: 348a 1783108i bk15: 356a 1783049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0276301
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778620 n_act=551 n_pre=535 n_req=1638 n_rd=5804 n_write=187 bw_util=0.00671
n_activity=35126 dram_eff=0.3411
bk0: 296a 1783561i bk1: 312a 1783649i bk2: 308a 1783274i bk3: 316a 1783225i bk4: 352a 1783215i bk5: 372a 1783000i bk6: 400a 1782919i bk7: 368a 1782781i bk8: 384a 1782928i bk9: 400a 1782572i bk10: 432a 1782766i bk11: 420a 1782869i bk12: 404a 1782879i bk13: 356a 1782689i bk14: 328a 1783091i bk15: 356a 1782812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0268747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778414 n_act=540 n_pre=524 n_req=1695 n_rd=6032 n_write=187 bw_util=0.006965
n_activity=35048 dram_eff=0.3549
bk0: 312a 1783473i bk1: 328a 1783191i bk2: 332a 1782943i bk3: 320a 1782920i bk4: 388a 1782557i bk5: 368a 1782683i bk6: 400a 1782817i bk7: 416a 1782433i bk8: 432a 1782535i bk9: 412a 1782583i bk10: 424a 1783057i bk11: 424a 1782616i bk12: 368a 1783153i bk13: 380a 1782787i bk14: 384a 1783264i bk15: 344a 1782966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0321869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778378 n_act=559 n_pre=543 n_req=1696 n_rd=6028 n_write=189 bw_util=0.006963
n_activity=35586 dram_eff=0.3494
bk0: 324a 1783928i bk1: 300a 1783282i bk2: 320a 1783653i bk3: 316a 1783510i bk4: 380a 1783089i bk5: 400a 1783105i bk6: 400a 1782817i bk7: 436a 1782457i bk8: 400a 1782364i bk9: 420a 1782360i bk10: 428a 1782635i bk11: 408a 1782815i bk12: 388a 1783052i bk13: 384a 1782566i bk14: 364a 1783188i bk15: 360a 1783070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0260979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778416 n_act=574 n_pre=558 n_req=1679 n_rd=5960 n_write=189 bw_util=0.006887
n_activity=35419 dram_eff=0.3472
bk0: 312a 1782965i bk1: 308a 1783409i bk2: 308a 1783526i bk3: 308a 1783330i bk4: 372a 1782763i bk5: 360a 1782995i bk6: 440a 1782968i bk7: 416a 1782636i bk8: 416a 1782647i bk9: 428a 1782204i bk10: 396a 1783026i bk11: 420a 1782590i bk12: 400a 1782610i bk13: 372a 1782754i bk14: 360a 1782841i bk15: 344a 1782804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0323134
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778328 n_act=555 n_pre=539 n_req=1709 n_rd=6088 n_write=187 bw_util=0.007028
n_activity=36059 dram_eff=0.348
bk0: 304a 1783360i bk1: 316a 1783358i bk2: 308a 1783306i bk3: 300a 1783372i bk4: 388a 1783272i bk5: 392a 1783082i bk6: 408a 1782939i bk7: 380a 1782604i bk8: 424a 1782585i bk9: 408a 1782541i bk10: 436a 1782860i bk11: 456a 1782563i bk12: 420a 1782849i bk13: 388a 1782736i bk14: 376a 1783117i bk15: 384a 1782483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0280585
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778357 n_act=578 n_pre=562 n_req=1694 n_rd=6008 n_write=192 bw_util=0.006944
n_activity=36850 dram_eff=0.3365
bk0: 292a 1783650i bk1: 304a 1783111i bk2: 316a 1783439i bk3: 316a 1783298i bk4: 392a 1783007i bk5: 380a 1783234i bk6: 416a 1782688i bk7: 388a 1782710i bk8: 420a 1782528i bk9: 428a 1782223i bk10: 420a 1783228i bk11: 404a 1782814i bk12: 412a 1783078i bk13: 392a 1782894i bk14: 364a 1783085i bk15: 364a 1782663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.025763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778384 n_act=551 n_pre=535 n_req=1697 n_rd=6040 n_write=187 bw_util=0.006974
n_activity=35989 dram_eff=0.3461
bk0: 324a 1783488i bk1: 312a 1783419i bk2: 316a 1783591i bk3: 320a 1783518i bk4: 376a 1783375i bk5: 348a 1783398i bk6: 368a 1783136i bk7: 424a 1782747i bk8: 416a 1782738i bk9: 420a 1782393i bk10: 448a 1782659i bk11: 412a 1783029i bk12: 392a 1783342i bk13: 412a 1782992i bk14: 372a 1783470i bk15: 380a 1783231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0268355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1785697 n_nop=1778665 n_act=525 n_pre=509 n_req=1639 n_rd=5812 n_write=186 bw_util=0.006718
n_activity=34313 dram_eff=0.3496
bk0: 300a 1783626i bk1: 292a 1783343i bk2: 280a 1783730i bk3: 316a 1783707i bk4: 384a 1783367i bk5: 356a 1783246i bk6: 380a 1783143i bk7: 368a 1783043i bk8: 364a 1783243i bk9: 408a 1782857i bk10: 408a 1783344i bk11: 432a 1782907i bk12: 396a 1783354i bk13: 404a 1783039i bk14: 360a 1783319i bk15: 364a 1782945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0239324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 19835, Miss = 756, Miss_rate = 0.038, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 25614, Miss = 758, Miss_rate = 0.030, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3220
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.6038
	minimum = 6
	maximum = 589
Network latency average = 41.5558
	minimum = 6
	maximum = 338
Slowest packet = 861200
Flit latency average = 51.6115
	minimum = 6
	maximum = 337
Slowest flit = 1431970
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471346
	minimum = 0.0368239 (at node 0)
	maximum = 0.278941 (at node 44)
Accepted packet rate average = 0.0471346
	minimum = 0.0368239 (at node 0)
	maximum = 0.278941 (at node 44)
Injected flit rate average = 0.070702
	minimum = 0.0529344 (at node 34)
	maximum = 0.289988 (at node 44)
Accepted flit rate average= 0.070702
	minimum = 0.0441887 (at node 0)
	maximum = 0.546835 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4043 (12 samples)
	minimum = 6 (12 samples)
	maximum = 259.75 (12 samples)
Network latency average = 18.712 (12 samples)
	minimum = 6 (12 samples)
	maximum = 182.083 (12 samples)
Flit latency average = 20.6317 (12 samples)
	minimum = 6 (12 samples)
	maximum = 181.333 (12 samples)
Fragmentation average = 0.00123712 (12 samples)
	minimum = 0 (12 samples)
	maximum = 37.75 (12 samples)
Injected packet rate average = 0.0222595 (12 samples)
	minimum = 0.0164357 (12 samples)
	maximum = 0.0890414 (12 samples)
Accepted packet rate average = 0.0222595 (12 samples)
	minimum = 0.0164357 (12 samples)
	maximum = 0.0890414 (12 samples)
Injected flit rate average = 0.0337844 (12 samples)
	minimum = 0.0222299 (12 samples)
	maximum = 0.105017 (12 samples)
Accepted flit rate average = 0.0337844 (12 samples)
	minimum = 0.0232645 (12 samples)
	maximum = 0.168675 (12 samples)
Injected packet size average = 1.51775 (12 samples)
Accepted packet size average = 1.51775 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 21 sec (1941 sec)
gpgpu_simulation_rate = 8450 (inst/sec)
gpgpu_simulation_rate = 1870 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 86972
gpu_sim_insn = 4962251
gpu_ipc =      57.0557
gpu_tot_sim_cycle = 3939911
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       5.4224
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 587876
gpu_stall_icnt2sh    = 1867772
partiton_reqs_in_parallel = 1374681
partiton_reqs_in_parallel_total    = 21107941
partiton_level_parallism =      15.8060
partiton_level_parallism_total  =       5.7064
partiton_reqs_in_parallel_util = 1374681
partiton_reqs_in_parallel_util_total    = 21107941
gpu_sim_cycle_parition_util = 86576
gpu_tot_sim_cycle_parition_util    = 961669
partiton_level_parallism_util =      15.8783
partiton_level_parallism_util_total  =      21.4479
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     570.7158 GB/Sec
L2_BW_total  =      23.1676 GB/Sec
gpu_total_sim_rate=9176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1272, 1156, 1230, 1531, 1199, 1603, 1364, 1182, 1152, 1327, 1116, 1632, 1241, 1482, 1194, 1059, 966, 848, 816, 780, 1102, 915, 1030, 893, 768, 984, 831, 1082, 1025, 1141, 945, 835, 1389, 1200, 1564, 1495, 1260, 1507, 1385, 1489, 1268, 1437, 1567, 1322, 1167, 1361, 1409, 1342, 1082, 1252, 1087, 1207, 1069, 1119, 870, 1127, 1082, 890, 1172, 889, 873, 892, 917, 1068, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2444734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2421603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 18245
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2839006	W0_Idle:1616918	W0_Scoreboard:48990476	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 2075 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 3939542 
mrq_lat_table:17279 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	765529 	171631 	2981 	2596 	1118 	2584 	1628 	3675 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	311279 	52995 	250754 	146110 	74380 	95419 	8513 	1563 	2152 	931 	2537 	1647 	3670 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	228684 	164102 	265062 	27221 	605 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	266370 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	184 	246 	449 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.647059  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.891304  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.714286  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.755556  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.803921  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.108696  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22035/7828 = 2.814895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     130200    103077    120520    110387     82174     77668     79840     71108     71857     80673    122507    105665     98171     82401     93001     79769
dram[1]:     127291    131118    118761    111214     88338     70570     73862     56736     70929     93385    112204     92488     93957     86677     94162    106635
dram[2]:     121181    112841    119114    121219     75462     86269     65889     69718     66425     70674     80655     90839     97452    115638     83013     84087
dram[3]:     107315    129285    121265    115538     62617     68557     76882     60586     66367     73264    104243    103112     90760     74061     79341    103424
dram[4]:     122247    117420    124230    138082     83575     82841     68672     62463     75332     73703    106165    103020     87192     82974     96829     73069
dram[5]:     141433    101902    108707    118173     80956     74035     72344     76969     72835     82042    106189     99504     89406     91702     95162     96108
dram[6]:     128017    110796    111523    127758     72388     76371     73493     70137     85943     86183     88103    101944     89476     86177     96215     80421
dram[7]:     125790    119939    111907    109818     80345     84790     62365     60611     84130     74877     99058    116385     91679     76996     90367     82623
dram[8]:     119861    116077    105606    129838     74515     66597     77603     67305     84009     78176    102916    114620     92679     90692     87821     86534
dram[9]:     115736    116201    121313    122808     80997     67633     65804     64885     68864     74528    111416    106334     97087     89852     85244     94889
dram[10]:     108008     99884    115855    135366     75568     70358     65992     68809     65493     63188    102859    109827     97489     87433     90231     77789
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938330 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007658
n_activity=44414 dram_eff=0.3357
bk0: 388a 1944635i bk1: 384a 1944247i bk2: 384a 1945041i bk3: 384a 1944552i bk4: 448a 1944349i bk5: 448a 1943888i bk6: 480a 1944042i bk7: 480a 1943939i bk8: 512a 1943685i bk9: 512a 1943372i bk10: 512a 1944286i bk11: 512a 1944017i bk12: 472a 1944394i bk13: 472a 1944049i bk14: 440a 1944389i bk15: 440a 1944267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0275284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938405 n_act=681 n_pre=665 n_req=2000 n_rd=7252 n_write=187 bw_util=0.007641
n_activity=43721 dram_eff=0.3403
bk0: 384a 1944624i bk1: 384a 1944692i bk2: 384a 1944720i bk3: 384a 1944862i bk4: 448a 1944409i bk5: 448a 1944719i bk6: 476a 1944073i bk7: 480a 1943942i bk8: 512a 1943764i bk9: 512a 1943702i bk10: 512a 1944063i bk11: 512a 1943604i bk12: 472a 1944031i bk13: 472a 1943346i bk14: 436a 1944476i bk15: 436a 1943926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0224693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938354 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007644
n_activity=44967 dram_eff=0.331
bk0: 384a 1944743i bk1: 384a 1944770i bk2: 384a 1944521i bk3: 384a 1944701i bk4: 448a 1944869i bk5: 448a 1944276i bk6: 480a 1944217i bk7: 480a 1943974i bk8: 512a 1944022i bk9: 512a 1943598i bk10: 512a 1944000i bk11: 512a 1943477i bk12: 472a 1944267i bk13: 472a 1943868i bk14: 436a 1944119i bk15: 436a 1944200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0254896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938313 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007653
n_activity=45934 dram_eff=0.3244
bk0: 384a 1944612i bk1: 384a 1944896i bk2: 384a 1944359i bk3: 384a 1944400i bk4: 448a 1944415i bk5: 448a 1944210i bk6: 484a 1944012i bk7: 484a 1943584i bk8: 512a 1943857i bk9: 512a 1943506i bk10: 512a 1943834i bk11: 512a 1943932i bk12: 472a 1944026i bk13: 472a 1943579i bk14: 436a 1944054i bk15: 436a 1943877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.02473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938343 n_act=704 n_pre=688 n_req=2004 n_rd=7268 n_write=187 bw_util=0.007657
n_activity=44526 dram_eff=0.3349
bk0: 384a 1944690i bk1: 384a 1944419i bk2: 384a 1944161i bk3: 384a 1944046i bk4: 448a 1943800i bk5: 448a 1943874i bk6: 484a 1943887i bk7: 484a 1943524i bk8: 512a 1943670i bk9: 512a 1943484i bk10: 512a 1944023i bk11: 512a 1943624i bk12: 472a 1944149i bk13: 468a 1943784i bk14: 440a 1944417i bk15: 440a 1943853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0295261
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938317 n_act=716 n_pre=700 n_req=2006 n_rd=7268 n_write=189 bw_util=0.007659
n_activity=44893 dram_eff=0.3322
bk0: 384a 1945089i bk1: 384a 1944394i bk2: 384a 1944740i bk3: 384a 1944684i bk4: 448a 1944287i bk5: 448a 1944348i bk6: 484a 1943964i bk7: 484a 1943613i bk8: 512a 1943433i bk9: 512a 1943405i bk10: 512a 1943714i bk11: 512a 1943757i bk12: 472a 1944066i bk13: 468a 1943631i bk14: 440a 1944311i bk15: 440a 1944065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0240054
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938287 n_act=731 n_pre=715 n_req=2006 n_rd=7268 n_write=189 bw_util=0.007659
n_activity=44970 dram_eff=0.3316
bk0: 384a 1944139i bk1: 384a 1944538i bk2: 384a 1944680i bk3: 384a 1944401i bk4: 448a 1943972i bk5: 448a 1944178i bk6: 484a 1944300i bk7: 484a 1943808i bk8: 512a 1943627i bk9: 512a 1943245i bk10: 512a 1943960i bk11: 512a 1943554i bk12: 472a 1943689i bk13: 472a 1943684i bk14: 436a 1943925i bk15: 440a 1943799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0296992
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938327 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007653
n_activity=44949 dram_eff=0.3315
bk0: 384a 1944371i bk1: 384a 1944524i bk2: 384a 1944399i bk3: 384a 1944521i bk4: 448a 1944453i bk5: 448a 1944358i bk6: 484a 1944038i bk7: 484a 1943514i bk8: 512a 1943573i bk9: 512a 1943403i bk10: 512a 1943946i bk11: 512a 1943695i bk12: 472a 1944099i bk13: 472a 1943821i bk14: 436a 1944304i bk15: 436a 1943720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0258223
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938270 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007662
n_activity=46391 dram_eff=0.3216
bk0: 384a 1944793i bk1: 384a 1944131i bk2: 384a 1944556i bk3: 384a 1944392i bk4: 448a 1944236i bk5: 448a 1944381i bk6: 484a 1943836i bk7: 484a 1943738i bk8: 512a 1943578i bk9: 512a 1943293i bk10: 512a 1944287i bk11: 512a 1943814i bk12: 476a 1944266i bk13: 472a 1943909i bk14: 436a 1944226i bk15: 436a 1943745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0236798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938327 n_act=720 n_pre=704 n_req=2000 n_rd=7252 n_write=187 bw_util=0.007641
n_activity=45533 dram_eff=0.3268
bk0: 384a 1944625i bk1: 384a 1944553i bk2: 384a 1944690i bk3: 384a 1944679i bk4: 448a 1944525i bk5: 448a 1944449i bk6: 484a 1943876i bk7: 484a 1943957i bk8: 512a 1943686i bk9: 512a 1943384i bk10: 512a 1943780i bk11: 508a 1944039i bk12: 468a 1944396i bk13: 468a 1944236i bk14: 436a 1944645i bk15: 436a 1944372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0246422
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947190 n_nop=1938390 n_act=689 n_pre=673 n_req=1999 n_rd=7252 n_write=186 bw_util=0.00764
n_activity=44518 dram_eff=0.3342
bk0: 384a 1944745i bk1: 384a 1944554i bk2: 384a 1944778i bk3: 384a 1944771i bk4: 448a 1944450i bk5: 448a 1944436i bk6: 484a 1944189i bk7: 484a 1943925i bk8: 512a 1944003i bk9: 508a 1943787i bk10: 512a 1944382i bk11: 512a 1944042i bk12: 468a 1944534i bk13: 468a 1944200i bk14: 436a 1944433i bk15: 436a 1944082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0220353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 43388, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 49328, Miss = 909, Miss_rate = 0.018, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.8122
	minimum = 6
	maximum = 746
Network latency average = 40.1743
	minimum = 6
	maximum = 709
Slowest packet = 887782
Flit latency average = 31.7438
	minimum = 6
	maximum = 709
Slowest flit = 1473348
Fragmentation average = 0.0741515
	minimum = 0
	maximum = 551
Injected packet rate average = 0.120425
	minimum = 0.0925878 (at node 19)
	maximum = 0.140506 (at node 28)
Accepted packet rate average = 0.120425
	minimum = 0.0925878 (at node 19)
	maximum = 0.140506 (at node 28)
Injected flit rate average = 0.214397
	minimum = 0.115383 (at node 19)
	maximum = 0.324037 (at node 28)
Accepted flit rate average= 0.214397
	minimum = 0.166146 (at node 34)
	maximum = 0.280615 (at node 24)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8203 (13 samples)
	minimum = 6 (13 samples)
	maximum = 297.154 (13 samples)
Network latency average = 20.3629 (13 samples)
	minimum = 6 (13 samples)
	maximum = 222.615 (13 samples)
Flit latency average = 21.4865 (13 samples)
	minimum = 6 (13 samples)
	maximum = 221.923 (13 samples)
Fragmentation average = 0.00684592 (13 samples)
	minimum = 0 (13 samples)
	maximum = 77.2308 (13 samples)
Injected packet rate average = 0.0298107 (13 samples)
	minimum = 0.0222935 (13 samples)
	maximum = 0.0930002 (13 samples)
Accepted packet rate average = 0.0298107 (13 samples)
	minimum = 0.0222935 (13 samples)
	maximum = 0.0930002 (13 samples)
Injected flit rate average = 0.0476776 (13 samples)
	minimum = 0.0293955 (13 samples)
	maximum = 0.121864 (13 samples)
Accepted flit rate average = 0.0476776 (13 samples)
	minimum = 0.0342554 (13 samples)
	maximum = 0.177286 (13 samples)
Injected packet size average = 1.59935 (13 samples)
Accepted packet size average = 1.59935 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 48 sec (2328 sec)
gpgpu_simulation_rate = 9176 (inst/sec)
gpgpu_simulation_rate = 1692 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4371
gpu_sim_insn = 1323702
gpu_ipc =     302.8373
gpu_tot_sim_cycle = 4166432
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       5.4453
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 587876
gpu_stall_icnt2sh    = 1867772
partiton_reqs_in_parallel = 96162
partiton_reqs_in_parallel_total    = 22482622
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4192
partiton_reqs_in_parallel_util = 96162
partiton_reqs_in_parallel_util_total    = 22482622
gpu_sim_cycle_parition_util = 4371
gpu_tot_sim_cycle_parition_util    = 1048245
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4502
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     222.0517 GB/Sec
L2_BW_total  =      22.1410 GB/Sec
gpu_total_sim_rate=9670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1344, 1228, 1302, 1603, 1271, 1675, 1436, 1254, 1224, 1399, 1188, 1704, 1313, 1554, 1266, 1131, 1002, 884, 852, 816, 1138, 951, 1066, 929, 804, 1020, 867, 1118, 1061, 1177, 981, 871, 1425, 1236, 1600, 1531, 1296, 1543, 1421, 1525, 1304, 1473, 1603, 1358, 1203, 1397, 1445, 1378, 1118, 1288, 1123, 1243, 1105, 1155, 906, 1163, 1118, 926, 1208, 925, 909, 928, 953, 1104, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2523105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2499974
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 18245
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2956587	W0_Idle:1668817	W0_Scoreboard:49003276	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 2057 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 4166431 
mrq_lat_table:17279 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	774732 	172668 	2981 	2596 	1118 	2584 	1628 	3675 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	313110 	53385 	251042 	147796 	79160 	96678 	8519 	1563 	2152 	931 	2537 	1647 	3670 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	230443 	164388 	265065 	27221 	605 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	304 	184 	246 	449 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.647059  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.891304  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.714286  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.755556  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.803921  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.108696  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22035/7828 = 2.814895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     130376    103253    120770    110638     82282     77780     79886     71159     71857     80673    122507    105665     98171     82401     93082     79851
dram[1]:     127471    131289    119002    111455     88448     70670     73908     56777     70929     93385    112204     92488     93957     86677     94243    106721
dram[2]:     121359    113020    119360    121463     75566     86370     65936     69763     66425     70674     80655     90839     97452    115638     83099     84181
dram[3]:     107489    129453    121510    115773     62727     68666     76927     60628     66367     73264    104243    103112     90760     74061     79432    103513
dram[4]:     122421    117590    124465    138320     83678     82943     68709     62502     75332     73703    106165    103020     87192     82974     96916     73153
dram[5]:     141624    102085    108972    118416     81059     74138     72382     77009     72835     82042    106189     99504     89406     91702     95256     96211
dram[6]:     128192    110966    111761    127995     72496     76474     73532     70175     85943     86183     88103    101944     89476     86177     96308     80513
dram[7]:     125962    120109    112146    110062     80445     84894     62402     60650     84130     74877     99058    116385     91679     76996     90458     82711
dram[8]:     120077    116286    105895    130111     74645     66714     77648     67349     84009     78176    102916    114620     96037     90692     87929     86634
dram[9]:     115925    116383    121559    123052     81099     67735     65841     64923     68864     74528    111416    106334     97087     89852     85338     94984
dram[10]:     108190    100066    116103    135612     75670     70465     66030     68848     65493     63188    102859    109827     97489     87433     90321     77881
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946445 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007626
n_activity=44414 dram_eff=0.3357
bk0: 388a 1952750i bk1: 384a 1952362i bk2: 384a 1953156i bk3: 384a 1952667i bk4: 448a 1952464i bk5: 448a 1952003i bk6: 480a 1952157i bk7: 480a 1952054i bk8: 512a 1951800i bk9: 512a 1951487i bk10: 512a 1952401i bk11: 512a 1952132i bk12: 472a 1952509i bk13: 472a 1952164i bk14: 440a 1952504i bk15: 440a 1952382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0274141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946520 n_act=681 n_pre=665 n_req=2000 n_rd=7252 n_write=187 bw_util=0.007609
n_activity=43721 dram_eff=0.3403
bk0: 384a 1952739i bk1: 384a 1952807i bk2: 384a 1952835i bk3: 384a 1952977i bk4: 448a 1952524i bk5: 448a 1952834i bk6: 476a 1952188i bk7: 480a 1952057i bk8: 512a 1951879i bk9: 512a 1951817i bk10: 512a 1952178i bk11: 512a 1951719i bk12: 472a 1952146i bk13: 472a 1951461i bk14: 436a 1952591i bk15: 436a 1952041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.022376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946469 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007612
n_activity=44967 dram_eff=0.331
bk0: 384a 1952858i bk1: 384a 1952885i bk2: 384a 1952636i bk3: 384a 1952816i bk4: 448a 1952984i bk5: 448a 1952391i bk6: 480a 1952332i bk7: 480a 1952089i bk8: 512a 1952137i bk9: 512a 1951713i bk10: 512a 1952115i bk11: 512a 1951592i bk12: 472a 1952382i bk13: 472a 1951983i bk14: 436a 1952234i bk15: 436a 1952315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0253838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946428 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007621
n_activity=45934 dram_eff=0.3244
bk0: 384a 1952727i bk1: 384a 1953011i bk2: 384a 1952474i bk3: 384a 1952515i bk4: 448a 1952530i bk5: 448a 1952325i bk6: 484a 1952127i bk7: 484a 1951699i bk8: 512a 1951972i bk9: 512a 1951621i bk10: 512a 1951949i bk11: 512a 1952047i bk12: 472a 1952141i bk13: 472a 1951694i bk14: 436a 1952169i bk15: 436a 1951992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0246274
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946458 n_act=704 n_pre=688 n_req=2004 n_rd=7268 n_write=187 bw_util=0.007625
n_activity=44526 dram_eff=0.3349
bk0: 384a 1952805i bk1: 384a 1952534i bk2: 384a 1952276i bk3: 384a 1952161i bk4: 448a 1951915i bk5: 448a 1951989i bk6: 484a 1952002i bk7: 484a 1951639i bk8: 512a 1951785i bk9: 512a 1951599i bk10: 512a 1952138i bk11: 512a 1951739i bk12: 472a 1952264i bk13: 468a 1951899i bk14: 440a 1952532i bk15: 440a 1951968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0294036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946432 n_act=716 n_pre=700 n_req=2006 n_rd=7268 n_write=189 bw_util=0.007627
n_activity=44893 dram_eff=0.3322
bk0: 384a 1953204i bk1: 384a 1952509i bk2: 384a 1952855i bk3: 384a 1952799i bk4: 448a 1952402i bk5: 448a 1952463i bk6: 484a 1952079i bk7: 484a 1951728i bk8: 512a 1951548i bk9: 512a 1951520i bk10: 512a 1951829i bk11: 512a 1951872i bk12: 472a 1952181i bk13: 468a 1951746i bk14: 440a 1952426i bk15: 440a 1952180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0239057
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946402 n_act=731 n_pre=715 n_req=2006 n_rd=7268 n_write=189 bw_util=0.007627
n_activity=44970 dram_eff=0.3316
bk0: 384a 1952254i bk1: 384a 1952653i bk2: 384a 1952795i bk3: 384a 1952516i bk4: 448a 1952087i bk5: 448a 1952293i bk6: 484a 1952415i bk7: 484a 1951923i bk8: 512a 1951742i bk9: 512a 1951360i bk10: 512a 1952075i bk11: 512a 1951669i bk12: 472a 1951804i bk13: 472a 1951799i bk14: 436a 1952040i bk15: 440a 1951914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0295759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946442 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007621
n_activity=44949 dram_eff=0.3315
bk0: 384a 1952486i bk1: 384a 1952639i bk2: 384a 1952514i bk3: 384a 1952636i bk4: 448a 1952568i bk5: 448a 1952473i bk6: 484a 1952153i bk7: 484a 1951629i bk8: 512a 1951688i bk9: 512a 1951518i bk10: 512a 1952061i bk11: 512a 1951810i bk12: 472a 1952214i bk13: 472a 1951936i bk14: 436a 1952419i bk15: 436a 1951835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0257152
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946385 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007631
n_activity=46391 dram_eff=0.3216
bk0: 384a 1952908i bk1: 384a 1952246i bk2: 384a 1952671i bk3: 384a 1952507i bk4: 448a 1952351i bk5: 448a 1952496i bk6: 484a 1951951i bk7: 484a 1951853i bk8: 512a 1951693i bk9: 512a 1951408i bk10: 512a 1952402i bk11: 512a 1951929i bk12: 476a 1952381i bk13: 472a 1952024i bk14: 436a 1952341i bk15: 436a 1951860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0235815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946442 n_act=720 n_pre=704 n_req=2000 n_rd=7252 n_write=187 bw_util=0.007609
n_activity=45533 dram_eff=0.3268
bk0: 384a 1952740i bk1: 384a 1952668i bk2: 384a 1952805i bk3: 384a 1952794i bk4: 448a 1952640i bk5: 448a 1952564i bk6: 484a 1951991i bk7: 484a 1952072i bk8: 512a 1951801i bk9: 512a 1951499i bk10: 512a 1951895i bk11: 508a 1952154i bk12: 468a 1952511i bk13: 468a 1952351i bk14: 436a 1952760i bk15: 436a 1952487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0245399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1955305 n_nop=1946505 n_act=689 n_pre=673 n_req=1999 n_rd=7252 n_write=186 bw_util=0.007608
n_activity=44518 dram_eff=0.3342
bk0: 384a 1952860i bk1: 384a 1952669i bk2: 384a 1952893i bk3: 384a 1952886i bk4: 448a 1952565i bk5: 448a 1952551i bk6: 484a 1952304i bk7: 484a 1952040i bk8: 512a 1952118i bk9: 508a 1951902i bk10: 512a 1952497i bk11: 512a 1952157i bk12: 468a 1952649i bk13: 468a 1952315i bk14: 436a 1952548i bk15: 436a 1952197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0219439

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 43760, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 51752, Miss = 909, Miss_rate = 0.018, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.2034
	minimum = 6
	maximum = 587
Network latency average = 41.1352
	minimum = 6
	maximum = 417
Slowest packet = 1928905
Flit latency average = 51.11
	minimum = 6
	maximum = 416
Slowest flit = 3327527
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.046865
	minimum = 0.0366133 (at node 1)
	maximum = 0.277346 (at node 44)
Accepted packet rate average = 0.046865
	minimum = 0.0366133 (at node 1)
	maximum = 0.277346 (at node 44)
Injected flit rate average = 0.0702975
	minimum = 0.0526316 (at node 34)
	maximum = 0.28833 (at node 44)
Accepted flit rate average= 0.0702975
	minimum = 0.0439359 (at node 1)
	maximum = 0.543707 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9191 (14 samples)
	minimum = 6 (14 samples)
	maximum = 317.857 (14 samples)
Network latency average = 21.8467 (14 samples)
	minimum = 6 (14 samples)
	maximum = 236.5 (14 samples)
Flit latency average = 23.6024 (14 samples)
	minimum = 6 (14 samples)
	maximum = 235.786 (14 samples)
Fragmentation average = 0.00635692 (14 samples)
	minimum = 0 (14 samples)
	maximum = 71.7143 (14 samples)
Injected packet rate average = 0.0310288 (14 samples)
	minimum = 0.0233164 (14 samples)
	maximum = 0.106168 (14 samples)
Accepted packet rate average = 0.0310288 (14 samples)
	minimum = 0.0233164 (14 samples)
	maximum = 0.106168 (14 samples)
Injected flit rate average = 0.0492933 (14 samples)
	minimum = 0.0310553 (14 samples)
	maximum = 0.133755 (14 samples)
Accepted flit rate average = 0.0492933 (14 samples)
	minimum = 0.0349469 (14 samples)
	maximum = 0.203459 (14 samples)
Injected packet size average = 1.58863 (14 samples)
Accepted packet size average = 1.58863 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 6 sec (2346 sec)
gpgpu_simulation_rate = 9670 (inst/sec)
gpgpu_simulation_rate = 1775 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 34191
gpu_sim_insn = 2978170
gpu_ipc =      87.1039
gpu_tot_sim_cycle = 4423281
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       5.8024
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 821449
gpu_stall_icnt2sh    = 2494887
partiton_reqs_in_parallel = 518629
partiton_reqs_in_parallel_total    = 22578784
partiton_level_parallism =      15.1686
partiton_level_parallism_total  =       5.2218
partiton_reqs_in_parallel_util = 518629
partiton_reqs_in_parallel_util_total    = 22578784
gpu_sim_cycle_parition_util = 33255
gpu_tot_sim_cycle_parition_util    = 1052616
partiton_level_parallism_util =      15.5955
partiton_level_parallism_util_total  =      21.2709
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     538.2764 GB/Sec
L2_BW_total  =      25.0161 GB/Sec
gpu_total_sim_rate=10278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1678, 1573, 1662, 1923, 1672, 2090, 1851, 1603, 1568, 1749, 1568, 2062, 1713, 1911, 1668, 1452, 1194, 1081, 1085, 1015, 1337, 1118, 1288, 1132, 981, 1142, 1099, 1349, 1208, 1424, 1199, 1018, 1633, 1397, 1762, 1722, 1524, 1694, 1613, 1736, 1481, 1609, 1801, 1546, 1470, 1571, 1659, 1540, 1284, 1450, 1274, 1410, 1296, 1332, 1112, 1315, 1309, 1088, 1374, 1107, 1101, 1081, 1144, 1316, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3206743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3168117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33740
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3478721	W0_Idle:1697855	W0_Scoreboard:49935028	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 1828 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 4421667 
mrq_lat_table:17285 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	878785 	251105 	4286 	4852 	2637 	4006 	5711 	4770 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	325200 	55421 	305611 	199027 	102624 	129102 	15771 	2803 	4102 	2320 	3955 	5720 	4704 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249737 	217064 	372414 	35530 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	6358 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	319 	204 	267 	462 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.615385  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.851064  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.680000  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.717391  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.769231  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.063830  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22041/7834 = 2.813505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     136665    109820    127033    116235     92854     88435     87609     78530     76090     84827    127439    110237    103502     87430     97999     85159
dram[1]:     133862    138220    125036    116817     98655     80571     81097     64081     75329     97602    116635     97168     99468     91349     99550    111786
dram[2]:     127456    119169    125526    127755     86160     96653     73424     76469     71216     75243     85373     95286    102973    121136     88183     89630
dram[3]:     113427    136254    128334    121760     73064     78212     84340     67724     70982     77481    109304    107660     95821     79482     84636    108305
dram[4]:     129019    123811    129824    144729     93104     93474     75595     69659     79814     78043    109978    108013     92279     88072    102313     77975
dram[5]:     147529    108026    114978    124165     91551     83480     79813     83940     77430     85944    110809    104419     95110     96071    100619    101545
dram[6]:     135176    117143    117801    134543     82207     87543     80245     77586     89680     90658     93552    106801     94126     91504    100370     85509
dram[7]:     132545    126799    118409    116329     90452     94919     69962     67679     88234     79203    104028    120764     96505     82030     95939     87707
dram[8]:     126431    122205    112221    136039     84913     76381     84955     73727     87886     82271    107370    119045    100353     95301     93115     91820
dram[9]:     121873    122907    127371    129488     90850     77724     72652     72093     73343     78958    116298    110594    102560     94838     90500     99967
dram[10]:     114761    106154    122066    142094     85926     80288     73177     75814     69559     66689    107806    114301    102678     92323     95120     83113
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009931 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007387
n_activity=44414 dram_eff=0.3357
bk0: 388a 2016236i bk1: 384a 2015848i bk2: 384a 2016642i bk3: 384a 2016153i bk4: 448a 2015950i bk5: 448a 2015489i bk6: 480a 2015643i bk7: 480a 2015540i bk8: 512a 2015286i bk9: 512a 2014973i bk10: 512a 2015887i bk11: 512a 2015618i bk12: 472a 2015995i bk13: 472a 2015650i bk14: 440a 2015990i bk15: 440a 2015868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.026552
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2010000 n_act=682 n_pre=666 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007374
n_activity=43773 dram_eff=0.3401
bk0: 384a 2016226i bk1: 384a 2016294i bk2: 384a 2016322i bk3: 384a 2016464i bk4: 448a 2016011i bk5: 448a 2016321i bk6: 480a 2015643i bk7: 480a 2015542i bk8: 512a 2015364i bk9: 512a 2015302i bk10: 512a 2015663i bk11: 512a 2015204i bk12: 472a 2015631i bk13: 472a 2014946i bk14: 436a 2016077i bk15: 436a 2015527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0216724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009955 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007373
n_activity=44967 dram_eff=0.331
bk0: 384a 2016344i bk1: 384a 2016371i bk2: 384a 2016122i bk3: 384a 2016302i bk4: 448a 2016470i bk5: 448a 2015877i bk6: 480a 2015818i bk7: 480a 2015575i bk8: 512a 2015623i bk9: 512a 2015199i bk10: 512a 2015601i bk11: 512a 2015078i bk12: 472a 2015868i bk13: 472a 2015469i bk14: 436a 2015720i bk15: 436a 2015801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0245855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009914 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007382
n_activity=45934 dram_eff=0.3244
bk0: 384a 2016213i bk1: 384a 2016497i bk2: 384a 2015960i bk3: 384a 2016001i bk4: 448a 2016016i bk5: 448a 2015811i bk6: 484a 2015613i bk7: 484a 2015185i bk8: 512a 2015458i bk9: 512a 2015107i bk10: 512a 2015435i bk11: 512a 2015533i bk12: 472a 2015627i bk13: 472a 2015180i bk14: 436a 2015655i bk15: 436a 2015478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0238529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009938 n_act=705 n_pre=689 n_req=2005 n_rd=7272 n_write=187 bw_util=0.00739
n_activity=44578 dram_eff=0.3346
bk0: 384a 2016290i bk1: 384a 2016019i bk2: 384a 2015761i bk3: 384a 2015646i bk4: 448a 2015401i bk5: 448a 2015475i bk6: 484a 2015488i bk7: 484a 2015125i bk8: 512a 2015272i bk9: 512a 2015086i bk10: 512a 2015625i bk11: 512a 2015226i bk12: 472a 2015751i bk13: 472a 2015354i bk14: 440a 2016017i bk15: 440a 2015453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0284789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009912 n_act=717 n_pre=701 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007392
n_activity=44945 dram_eff=0.332
bk0: 384a 2016689i bk1: 384a 2015995i bk2: 384a 2016341i bk3: 384a 2016285i bk4: 448a 2015888i bk5: 448a 2015949i bk6: 484a 2015565i bk7: 484a 2015214i bk8: 512a 2015034i bk9: 512a 2015006i bk10: 512a 2015315i bk11: 512a 2015359i bk12: 472a 2015668i bk13: 472a 2015201i bk14: 440a 2015911i bk15: 440a 2015665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.023154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009882 n_act=732 n_pre=716 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007392
n_activity=45022 dram_eff=0.3314
bk0: 384a 2015739i bk1: 384a 2016138i bk2: 384a 2016280i bk3: 384a 2016001i bk4: 448a 2015573i bk5: 448a 2015779i bk6: 484a 2015901i bk7: 484a 2015409i bk8: 512a 2015228i bk9: 512a 2014846i bk10: 512a 2015562i bk11: 512a 2015156i bk12: 472a 2015291i bk13: 472a 2015286i bk14: 440a 2015495i bk15: 440a 2015399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0286459
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009928 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007382
n_activity=44949 dram_eff=0.3315
bk0: 384a 2015972i bk1: 384a 2016125i bk2: 384a 2016000i bk3: 384a 2016122i bk4: 448a 2016054i bk5: 448a 2015959i bk6: 484a 2015639i bk7: 484a 2015115i bk8: 512a 2015174i bk9: 512a 2015004i bk10: 512a 2015547i bk11: 512a 2015296i bk12: 472a 2015700i bk13: 472a 2015422i bk14: 436a 2015905i bk15: 436a 2015321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0249065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009871 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007391
n_activity=46391 dram_eff=0.3216
bk0: 384a 2016394i bk1: 384a 2015732i bk2: 384a 2016157i bk3: 384a 2015993i bk4: 448a 2015837i bk5: 448a 2015982i bk6: 484a 2015437i bk7: 484a 2015339i bk8: 512a 2015179i bk9: 512a 2014894i bk10: 512a 2015888i bk11: 512a 2015415i bk12: 476a 2015867i bk13: 472a 2015510i bk14: 436a 2015827i bk15: 436a 2015346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0228399
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009922 n_act=721 n_pre=705 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007374
n_activity=45585 dram_eff=0.3266
bk0: 384a 2016226i bk1: 384a 2016154i bk2: 384a 2016291i bk3: 384a 2016280i bk4: 448a 2016126i bk5: 448a 2016050i bk6: 484a 2015477i bk7: 484a 2015558i bk8: 512a 2015287i bk9: 512a 2014985i bk10: 512a 2015381i bk11: 512a 2015609i bk12: 468a 2015996i bk13: 468a 2015837i bk14: 436a 2016246i bk15: 436a 2015973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0237682
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018791 n_nop=2009985 n_act=690 n_pre=674 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007373
n_activity=44570 dram_eff=0.3339
bk0: 384a 2016346i bk1: 384a 2016155i bk2: 384a 2016379i bk3: 384a 2016372i bk4: 448a 2016052i bk5: 448a 2016038i bk6: 484a 2015791i bk7: 484a 2015527i bk8: 512a 2015605i bk9: 512a 2015357i bk10: 512a 2015982i bk11: 512a 2015642i bk12: 468a 2016134i bk13: 468a 2015800i bk14: 436a 2016033i bk15: 436a 2015682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0212538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 52385, Miss = 909, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 60482, Miss = 909, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.2224
	minimum = 6
	maximum = 763
Network latency average = 43.9123
	minimum = 6
	maximum = 688
Slowest packet = 1955519
Flit latency average = 32.748
	minimum = 6
	maximum = 688
Slowest flit = 3380028
Fragmentation average = 0.0168667
	minimum = 0
	maximum = 427
Injected packet rate average = 0.113583
	minimum = 0.0828312 (at node 16)
	maximum = 0.13134 (at node 30)
Accepted packet rate average = 0.113583
	minimum = 0.0828312 (at node 16)
	maximum = 0.13134 (at node 30)
Injected flit rate average = 0.195436
	minimum = 0.0857268 (at node 16)
	maximum = 0.317505 (at node 48)
Accepted flit rate average= 0.195436
	minimum = 0.129716 (at node 45)
	maximum = 0.282626 (at node 7)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.0059 (15 samples)
	minimum = 6 (15 samples)
	maximum = 347.533 (15 samples)
Network latency average = 23.3177 (15 samples)
	minimum = 6 (15 samples)
	maximum = 266.6 (15 samples)
Flit latency average = 24.2121 (15 samples)
	minimum = 6 (15 samples)
	maximum = 265.933 (15 samples)
Fragmentation average = 0.00705757 (15 samples)
	minimum = 0 (15 samples)
	maximum = 95.4 (15 samples)
Injected packet rate average = 0.0365325 (15 samples)
	minimum = 0.027284 (15 samples)
	maximum = 0.107846 (15 samples)
Accepted packet rate average = 0.0365325 (15 samples)
	minimum = 0.027284 (15 samples)
	maximum = 0.107846 (15 samples)
Injected flit rate average = 0.0590362 (15 samples)
	minimum = 0.0347 (15 samples)
	maximum = 0.146005 (15 samples)
Accepted flit rate average = 0.0590362 (15 samples)
	minimum = 0.0412649 (15 samples)
	maximum = 0.208736 (15 samples)
Injected packet size average = 1.61599 (15 samples)
Accepted packet size average = 1.61599 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 37 sec (2497 sec)
gpgpu_simulation_rate = 10278 (inst/sec)
gpgpu_simulation_rate = 1771 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2078
gpu_sim_insn = 1122762
gpu_ipc =     540.3090
gpu_tot_sim_cycle = 4647509
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       5.7641
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 821449
gpu_stall_icnt2sh    = 2494887
partiton_reqs_in_parallel = 45716
partiton_reqs_in_parallel_total    = 23097413
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9797
partiton_reqs_in_parallel_util = 45716
partiton_reqs_in_parallel_util_total    = 23097413
gpu_sim_cycle_parition_util = 2078
gpu_tot_sim_cycle_parition_util    = 1085871
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.2723
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     222.7743 GB/Sec
L2_BW_total  =      23.9088 GB/Sec
gpu_total_sim_rate=10689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1699, 1609, 1683, 1959, 1693, 2111, 1872, 1639, 1604, 1770, 1604, 2083, 1749, 1947, 1689, 1488, 1215, 1102, 1106, 1036, 1358, 1154, 1309, 1153, 1017, 1163, 1120, 1370, 1229, 1445, 1235, 1039, 1669, 1418, 1783, 1743, 1545, 1715, 1649, 1757, 1502, 1630, 1837, 1567, 1506, 1592, 1680, 1561, 1305, 1471, 1295, 1431, 1317, 1353, 1133, 1336, 1345, 1109, 1410, 1128, 1122, 1102, 1165, 1337, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3227425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3188799
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33740
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3508545	W0_Idle:1721082	W0_Scoreboard:49948574	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 1821 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 4647508 
mrq_lat_table:17285 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	883369 	251405 	4286 	4852 	2637 	4006 	5711 	4770 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	327197 	55643 	305881 	199713 	103973 	129462 	15771 	2803 	4102 	2320 	3955 	5720 	4704 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251506 	217340 	372417 	35530 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	9194 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	324 	204 	267 	462 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.615385  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.851064  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.680000  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.717391  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.769231  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.063830  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22041/7834 = 2.813505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     136746    109900    127188    116390     92892     88464     87627     78536     76090     84827    127439    110237    103502     87430     98031     85185
dram[1]:     133939    138301    125189    116958     98689     80609     81116     64100     75329     97602    116635     97168     99468     91349     99574    111816
dram[2]:     127537    119243    125672    127882     86186     96695     73441     76485     71216     75243     85373     95286    102973    121136     88206     89670
dram[3]:     113516    136330    128481    121903     73107     78247     84354     67741     70982     77481    109304    107660     95821     79482     84665    108334
dram[4]:     129100    123890    129969    144873     93139     93507     75609     69669     79814     78043    109978    108013     92279     88072    102331     78005
dram[5]:     147616    108108    115114    124307     91587     83500     79826     83947     77430     85944    110809    104419     95110     96071    100650    101572
dram[6]:     135260    117228    117951    134692     82245     87574     80253     77598     89680     90658     93552    106801     94126     91504    100400     85542
dram[7]:     132631    126882    118545    116473     90485     94952     69972     67692     88234     79203    104028    120764     96505     82030     95958     87746
dram[8]:     126518    122296    112401    136181     84947     76423     84961     73736     87886     82271    107370    119045    101404     95301     93155     91855
dram[9]:     121962    122994    127529    129637     90884     77756     72667     72104     73343     78958    116298    110594    102560     94838     90533    100001
dram[10]:     114842    106238    122213    142251     85954     80324     73189     75821     69559     66689    107806    114301    102678     92323     95156     83134
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013788 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007373
n_activity=44414 dram_eff=0.3357
bk0: 388a 2020093i bk1: 384a 2019705i bk2: 384a 2020499i bk3: 384a 2020010i bk4: 448a 2019807i bk5: 448a 2019346i bk6: 480a 2019500i bk7: 480a 2019397i bk8: 512a 2019143i bk9: 512a 2018830i bk10: 512a 2019744i bk11: 512a 2019475i bk12: 472a 2019852i bk13: 472a 2019507i bk14: 440a 2019847i bk15: 440a 2019725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0265014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013857 n_act=682 n_pre=666 n_req=2001 n_rd=7256 n_write=187 bw_util=0.00736
n_activity=43773 dram_eff=0.3401
bk0: 384a 2020083i bk1: 384a 2020151i bk2: 384a 2020179i bk3: 384a 2020321i bk4: 448a 2019868i bk5: 448a 2020178i bk6: 480a 2019500i bk7: 480a 2019399i bk8: 512a 2019221i bk9: 512a 2019159i bk10: 512a 2019520i bk11: 512a 2019061i bk12: 472a 2019488i bk13: 472a 2018803i bk14: 436a 2019934i bk15: 436a 2019384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0216311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013812 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007359
n_activity=44967 dram_eff=0.331
bk0: 384a 2020201i bk1: 384a 2020228i bk2: 384a 2019979i bk3: 384a 2020159i bk4: 448a 2020327i bk5: 448a 2019734i bk6: 480a 2019675i bk7: 480a 2019432i bk8: 512a 2019480i bk9: 512a 2019056i bk10: 512a 2019458i bk11: 512a 2018935i bk12: 472a 2019725i bk13: 472a 2019326i bk14: 436a 2019577i bk15: 436a 2019658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0245386
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013771 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007368
n_activity=45934 dram_eff=0.3244
bk0: 384a 2020070i bk1: 384a 2020354i bk2: 384a 2019817i bk3: 384a 2019858i bk4: 448a 2019873i bk5: 448a 2019668i bk6: 484a 2019470i bk7: 484a 2019042i bk8: 512a 2019315i bk9: 512a 2018964i bk10: 512a 2019292i bk11: 512a 2019390i bk12: 472a 2019484i bk13: 472a 2019037i bk14: 436a 2019512i bk15: 436a 2019335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0238074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013795 n_act=705 n_pre=689 n_req=2005 n_rd=7272 n_write=187 bw_util=0.007375
n_activity=44578 dram_eff=0.3346
bk0: 384a 2020147i bk1: 384a 2019876i bk2: 384a 2019618i bk3: 384a 2019503i bk4: 448a 2019258i bk5: 448a 2019332i bk6: 484a 2019345i bk7: 484a 2018982i bk8: 512a 2019129i bk9: 512a 2018943i bk10: 512a 2019482i bk11: 512a 2019083i bk12: 472a 2019608i bk13: 472a 2019211i bk14: 440a 2019874i bk15: 440a 2019310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0284246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013769 n_act=717 n_pre=701 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007377
n_activity=44945 dram_eff=0.332
bk0: 384a 2020546i bk1: 384a 2019852i bk2: 384a 2020198i bk3: 384a 2020142i bk4: 448a 2019745i bk5: 448a 2019806i bk6: 484a 2019422i bk7: 484a 2019071i bk8: 512a 2018891i bk9: 512a 2018863i bk10: 512a 2019172i bk11: 512a 2019216i bk12: 472a 2019525i bk13: 472a 2019058i bk14: 440a 2019768i bk15: 440a 2019522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0231098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013739 n_act=732 n_pre=716 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007377
n_activity=45022 dram_eff=0.3314
bk0: 384a 2019596i bk1: 384a 2019995i bk2: 384a 2020137i bk3: 384a 2019858i bk4: 448a 2019430i bk5: 448a 2019636i bk6: 484a 2019758i bk7: 484a 2019266i bk8: 512a 2019085i bk9: 512a 2018703i bk10: 512a 2019419i bk11: 512a 2019013i bk12: 472a 2019148i bk13: 472a 2019143i bk14: 440a 2019352i bk15: 440a 2019256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0285912
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013785 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007368
n_activity=44949 dram_eff=0.3315
bk0: 384a 2019829i bk1: 384a 2019982i bk2: 384a 2019857i bk3: 384a 2019979i bk4: 448a 2019911i bk5: 448a 2019816i bk6: 484a 2019496i bk7: 484a 2018972i bk8: 512a 2019031i bk9: 512a 2018861i bk10: 512a 2019404i bk11: 512a 2019153i bk12: 472a 2019557i bk13: 472a 2019279i bk14: 436a 2019762i bk15: 436a 2019178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.024859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013728 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007376
n_activity=46391 dram_eff=0.3216
bk0: 384a 2020251i bk1: 384a 2019589i bk2: 384a 2020014i bk3: 384a 2019850i bk4: 448a 2019694i bk5: 448a 2019839i bk6: 484a 2019294i bk7: 484a 2019196i bk8: 512a 2019036i bk9: 512a 2018751i bk10: 512a 2019745i bk11: 512a 2019272i bk12: 476a 2019724i bk13: 472a 2019367i bk14: 436a 2019684i bk15: 436a 2019203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0227964
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013779 n_act=721 n_pre=705 n_req=2001 n_rd=7256 n_write=187 bw_util=0.00736
n_activity=45585 dram_eff=0.3266
bk0: 384a 2020083i bk1: 384a 2020011i bk2: 384a 2020148i bk3: 384a 2020137i bk4: 448a 2019983i bk5: 448a 2019907i bk6: 484a 2019334i bk7: 484a 2019415i bk8: 512a 2019144i bk9: 512a 2018842i bk10: 512a 2019238i bk11: 512a 2019466i bk12: 468a 2019853i bk13: 468a 2019694i bk14: 436a 2020103i bk15: 436a 2019830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0237229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2022648 n_nop=2013842 n_act=690 n_pre=674 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007359
n_activity=44570 dram_eff=0.3339
bk0: 384a 2020203i bk1: 384a 2020012i bk2: 384a 2020236i bk3: 384a 2020229i bk4: 448a 2019909i bk5: 448a 2019895i bk6: 484a 2019648i bk7: 484a 2019384i bk8: 512a 2019462i bk9: 512a 2019214i bk10: 512a 2019839i bk11: 512a 2019499i bk12: 468a 2019991i bk13: 468a 2019657i bk14: 436a 2019890i bk15: 436a 2019539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0212133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 52556, Miss = 909, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 61384, Miss = 909, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.4398
	minimum = 6
	maximum = 496
Network latency average = 28.6884
	minimum = 6
	maximum = 337
Slowest packet = 2337542
Flit latency average = 33.7108
	minimum = 6
	maximum = 336
Slowest flit = 4024495
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0470294
	minimum = 0.0317766 (at node 0)
	maximum = 0.21714 (at node 44)
Accepted packet rate average = 0.0470294
	minimum = 0.0317766 (at node 0)
	maximum = 0.21714 (at node 44)
Injected flit rate average = 0.0705441
	minimum = 0.0481464 (at node 0)
	maximum = 0.24025 (at node 44)
Accepted flit rate average= 0.0705441
	minimum = 0.0471834 (at node 0)
	maximum = 0.41117 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.7206 (16 samples)
	minimum = 6 (16 samples)
	maximum = 356.812 (16 samples)
Network latency average = 23.6534 (16 samples)
	minimum = 6 (16 samples)
	maximum = 271 (16 samples)
Flit latency average = 24.8058 (16 samples)
	minimum = 6 (16 samples)
	maximum = 270.312 (16 samples)
Fragmentation average = 0.00661647 (16 samples)
	minimum = 0 (16 samples)
	maximum = 89.4375 (16 samples)
Injected packet rate average = 0.0371885 (16 samples)
	minimum = 0.0275648 (16 samples)
	maximum = 0.114677 (16 samples)
Accepted packet rate average = 0.0371885 (16 samples)
	minimum = 0.0275648 (16 samples)
	maximum = 0.114677 (16 samples)
Injected flit rate average = 0.0597554 (16 samples)
	minimum = 0.0355404 (16 samples)
	maximum = 0.151895 (16 samples)
Accepted flit rate average = 0.0597554 (16 samples)
	minimum = 0.0416348 (16 samples)
	maximum = 0.221389 (16 samples)
Injected packet size average = 1.60682 (16 samples)
Accepted packet size average = 1.60682 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 46 sec (2506 sec)
gpgpu_simulation_rate = 10689 (inst/sec)
gpgpu_simulation_rate = 1854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5498
gpu_sim_insn = 1288129
gpu_ipc =     234.2905
gpu_tot_sim_cycle = 4875665
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       5.7585
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 821449
gpu_stall_icnt2sh    = 2494887
partiton_reqs_in_parallel = 120956
partiton_reqs_in_parallel_total    = 23143129
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7715
partiton_reqs_in_parallel_util = 120956
partiton_reqs_in_parallel_util_total    = 23143129
gpu_sim_cycle_parition_util = 5498
gpu_tot_sim_cycle_parition_util    = 1087949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.2759
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     151.2096 GB/Sec
L2_BW_total  =      22.9605 GB/Sec
gpu_total_sim_rate=11137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1252045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1777, 1732, 1746, 1982, 1716, 2134, 2010, 1717, 1627, 1793, 1627, 2106, 1857, 2010, 1712, 1511, 1323, 1125, 1129, 1114, 1451, 1177, 1387, 1276, 1040, 1226, 1143, 1393, 1337, 1468, 1258, 1062, 1732, 1441, 1891, 1766, 1623, 1738, 1672, 1780, 1595, 1723, 1860, 1590, 1529, 1655, 1703, 1584, 1328, 1564, 1318, 1454, 1340, 1376, 1156, 1399, 1453, 1202, 1433, 1151, 1145, 1125, 1188, 1430, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3228114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3189488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33740
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3515070	W0_Idle:1734432	W0_Scoreboard:50069172	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 1809 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 4874378 
mrq_lat_table:17285 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	892129 	251406 	4288 	4856 	2641 	4006 	5711 	4770 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	335709 	55700 	305881 	199713 	104164 	129462 	15772 	2805 	4107 	2323 	3955 	5720 	4704 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	259212 	217681 	372418 	35530 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	9917 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	335 	204 	267 	462 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.615385  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.851064  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.680000  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.717391  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.769231  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.063830  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22041/7834 = 2.813505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     136842    109989    127213    116405     92978     88554     87676     78583     76129     84863    127459    110264    103519     87462     98127     85294
dram[1]:     134020    138378    125214    116978     98765     80698     81166     64163     75354     97620    116659     97190     99490     91379     99668    111920
dram[2]:     127636    119333    125700    127913     86264     96791     73485     76529     71239     75270     85400     95314    103011    121168     88299     89781
dram[3]:     113608    136425    128504    121928     73235     78335     84406     67802     70998     77497    109318    107693     95850     79505     84765    108445
dram[4]:     129199    123964    129993    144886     93226     93607     75662     69713     79837     78058    109994    108041     92307     88110    102435     78110
dram[5]:     147699    108191    115140    124323     91665     83613     79881     84001     77461     85973    110821    104445     95141     96095    100765    101679
dram[6]:     135366    117327    117972    134705     82320     87667     80310     77659     89695     90677     93578    106830     94155     91534    100495     85650
dram[7]:     132745    126981    118571    116503     90571     95036     70029     67732     88255     79237    104040    120779     96530     82055     96072     87864
dram[8]:     126597    122379    112426    136199     85036     76521     85006     73790     87926     82309    107407    119069    101421     95328     93262     91957
dram[9]:     122040    123093    127549    129666     90966     77831     72710     72150     73376     78980    116326    110618    102584     94884     90647    100115
dram[10]:     114960    106315    122259    142272     86070     80424     73236     75867     69591     66699    107831    114363    102721     92368     95267     83232
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023996 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007335
n_activity=44414 dram_eff=0.3357
bk0: 388a 2030301i bk1: 384a 2029913i bk2: 384a 2030707i bk3: 384a 2030218i bk4: 448a 2030015i bk5: 448a 2029554i bk6: 480a 2029708i bk7: 480a 2029605i bk8: 512a 2029351i bk9: 512a 2029038i bk10: 512a 2029952i bk11: 512a 2029683i bk12: 472a 2030060i bk13: 472a 2029715i bk14: 440a 2030055i bk15: 440a 2029933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0263683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2024065 n_act=682 n_pre=666 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007323
n_activity=43773 dram_eff=0.3401
bk0: 384a 2030291i bk1: 384a 2030359i bk2: 384a 2030387i bk3: 384a 2030529i bk4: 448a 2030076i bk5: 448a 2030386i bk6: 480a 2029708i bk7: 480a 2029607i bk8: 512a 2029429i bk9: 512a 2029367i bk10: 512a 2029728i bk11: 512a 2029269i bk12: 472a 2029696i bk13: 472a 2029011i bk14: 436a 2030142i bk15: 436a 2029592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0215224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2024020 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007322
n_activity=44967 dram_eff=0.331
bk0: 384a 2030409i bk1: 384a 2030436i bk2: 384a 2030187i bk3: 384a 2030367i bk4: 448a 2030535i bk5: 448a 2029942i bk6: 480a 2029883i bk7: 480a 2029640i bk8: 512a 2029688i bk9: 512a 2029264i bk10: 512a 2029666i bk11: 512a 2029143i bk12: 472a 2029933i bk13: 472a 2029534i bk14: 436a 2029785i bk15: 436a 2029866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0244154
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023979 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007331
n_activity=45934 dram_eff=0.3244
bk0: 384a 2030278i bk1: 384a 2030562i bk2: 384a 2030025i bk3: 384a 2030066i bk4: 448a 2030081i bk5: 448a 2029876i bk6: 484a 2029678i bk7: 484a 2029250i bk8: 512a 2029523i bk9: 512a 2029172i bk10: 512a 2029500i bk11: 512a 2029598i bk12: 472a 2029692i bk13: 472a 2029245i bk14: 436a 2029720i bk15: 436a 2029543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0236879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2024003 n_act=705 n_pre=689 n_req=2005 n_rd=7272 n_write=187 bw_util=0.007338
n_activity=44578 dram_eff=0.3346
bk0: 384a 2030355i bk1: 384a 2030084i bk2: 384a 2029826i bk3: 384a 2029711i bk4: 448a 2029466i bk5: 448a 2029540i bk6: 484a 2029553i bk7: 484a 2029190i bk8: 512a 2029337i bk9: 512a 2029151i bk10: 512a 2029690i bk11: 512a 2029291i bk12: 472a 2029816i bk13: 472a 2029419i bk14: 440a 2030082i bk15: 440a 2029518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0282819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023977 n_act=717 n_pre=701 n_req=2007 n_rd=7272 n_write=189 bw_util=0.00734
n_activity=44945 dram_eff=0.332
bk0: 384a 2030754i bk1: 384a 2030060i bk2: 384a 2030406i bk3: 384a 2030350i bk4: 448a 2029953i bk5: 448a 2030014i bk6: 484a 2029630i bk7: 484a 2029279i bk8: 512a 2029099i bk9: 512a 2029071i bk10: 512a 2029380i bk11: 512a 2029424i bk12: 472a 2029733i bk13: 472a 2029266i bk14: 440a 2029976i bk15: 440a 2029730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0229938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023947 n_act=732 n_pre=716 n_req=2007 n_rd=7272 n_write=189 bw_util=0.00734
n_activity=45022 dram_eff=0.3314
bk0: 384a 2029804i bk1: 384a 2030203i bk2: 384a 2030345i bk3: 384a 2030066i bk4: 448a 2029638i bk5: 448a 2029844i bk6: 484a 2029966i bk7: 484a 2029474i bk8: 512a 2029293i bk9: 512a 2028911i bk10: 512a 2029627i bk11: 512a 2029221i bk12: 472a 2029356i bk13: 472a 2029351i bk14: 440a 2029560i bk15: 440a 2029464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0284477
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023993 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007331
n_activity=44949 dram_eff=0.3315
bk0: 384a 2030037i bk1: 384a 2030190i bk2: 384a 2030065i bk3: 384a 2030187i bk4: 448a 2030119i bk5: 448a 2030024i bk6: 484a 2029704i bk7: 484a 2029180i bk8: 512a 2029239i bk9: 512a 2029069i bk10: 512a 2029612i bk11: 512a 2029361i bk12: 472a 2029765i bk13: 472a 2029487i bk14: 436a 2029970i bk15: 436a 2029386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0247342
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023936 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007339
n_activity=46391 dram_eff=0.3216
bk0: 384a 2030459i bk1: 384a 2029797i bk2: 384a 2030222i bk3: 384a 2030058i bk4: 448a 2029902i bk5: 448a 2030047i bk6: 484a 2029502i bk7: 484a 2029404i bk8: 512a 2029244i bk9: 512a 2028959i bk10: 512a 2029953i bk11: 512a 2029480i bk12: 476a 2029932i bk13: 472a 2029575i bk14: 436a 2029892i bk15: 436a 2029411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0226819
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2023987 n_act=721 n_pre=705 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007323
n_activity=45585 dram_eff=0.3266
bk0: 384a 2030291i bk1: 384a 2030219i bk2: 384a 2030356i bk3: 384a 2030345i bk4: 448a 2030191i bk5: 448a 2030115i bk6: 484a 2029542i bk7: 484a 2029623i bk8: 512a 2029352i bk9: 512a 2029050i bk10: 512a 2029446i bk11: 512a 2029674i bk12: 468a 2030061i bk13: 468a 2029902i bk14: 436a 2030311i bk15: 436a 2030038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0236037
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032856 n_nop=2024050 n_act=690 n_pre=674 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007322
n_activity=44570 dram_eff=0.3339
bk0: 384a 2030411i bk1: 384a 2030220i bk2: 384a 2030444i bk3: 384a 2030437i bk4: 448a 2030117i bk5: 448a 2030103i bk6: 484a 2029856i bk7: 484a 2029592i bk8: 512a 2029670i bk9: 512a 2029422i bk10: 512a 2030047i bk11: 512a 2029707i bk12: 468a 2030199i bk13: 468a 2029865i bk14: 436a 2030098i bk15: 436a 2029747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0211068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 52966, Miss = 909, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 61788, Miss = 909, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.42584
	minimum = 6
	maximum = 30
Network latency average = 7.41455
	minimum = 6
	maximum = 26
Slowest packet = 2347279
Flit latency average = 7.0015
	minimum = 6
	maximum = 25
Slowest flit = 4039072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.031912
	minimum = 0.0217391 (at node 23)
	maximum = 0.0411133 (at node 48)
Accepted packet rate average = 0.031912
	minimum = 0.0217391 (at node 23)
	maximum = 0.0411133 (at node 48)
Injected flit rate average = 0.0486593
	minimum = 0.0234673 (at node 23)
	maximum = 0.0803165 (at node 48)
Accepted flit rate average= 0.0486593
	minimum = 0.0356558 (at node 30)
	maximum = 0.0758596 (at node 13)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8209 (17 samples)
	minimum = 6 (17 samples)
	maximum = 337.588 (17 samples)
Network latency average = 22.6982 (17 samples)
	minimum = 6 (17 samples)
	maximum = 256.588 (17 samples)
Flit latency average = 23.7585 (17 samples)
	minimum = 6 (17 samples)
	maximum = 255.882 (17 samples)
Fragmentation average = 0.00622727 (17 samples)
	minimum = 0 (17 samples)
	maximum = 84.1765 (17 samples)
Injected packet rate average = 0.0368781 (17 samples)
	minimum = 0.0272221 (17 samples)
	maximum = 0.110349 (17 samples)
Accepted packet rate average = 0.0368781 (17 samples)
	minimum = 0.0272221 (17 samples)
	maximum = 0.110349 (17 samples)
Injected flit rate average = 0.0591027 (17 samples)
	minimum = 0.0348302 (17 samples)
	maximum = 0.147685 (17 samples)
Accepted flit rate average = 0.0591027 (17 samples)
	minimum = 0.0412831 (17 samples)
	maximum = 0.212828 (17 samples)
Injected packet size average = 1.60265 (17 samples)
Accepted packet size average = 1.60265 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 1 sec (2521 sec)
gpgpu_simulation_rate = 11137 (inst/sec)
gpgpu_simulation_rate = 1934 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1092
gpu_sim_insn = 1114172
gpu_ipc =    1020.3040
gpu_tot_sim_cycle = 5098907
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       5.7249
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 821449
gpu_stall_icnt2sh    = 2494895
partiton_reqs_in_parallel = 24024
partiton_reqs_in_parallel_total    = 23264085
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5673
partiton_reqs_in_parallel_util = 24024
partiton_reqs_in_parallel_util_total    = 23264085
gpu_sim_cycle_parition_util = 1092
gpu_tot_sim_cycle_parition_util    = 1093447
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.2766
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.8466 GB/Sec
L2_BW_total  =      21.9937 GB/Sec
gpu_total_sim_rate=11546

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272555
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1819, 1774, 1788, 2024, 1758, 2176, 2052, 1759, 1669, 1835, 1669, 2148, 1899, 2052, 1754, 1553, 1344, 1146, 1150, 1135, 1472, 1198, 1408, 1297, 1061, 1247, 1164, 1414, 1358, 1489, 1279, 1083, 1753, 1462, 1912, 1787, 1644, 1759, 1693, 1801, 1616, 1744, 1881, 1611, 1550, 1676, 1724, 1605, 1349, 1585, 1339, 1475, 1361, 1397, 1177, 1420, 1474, 1223, 1454, 1187, 1166, 1146, 1209, 1451, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3228114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3189488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33740
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3519387	W0_Idle:1738044	W0_Scoreboard:50080695	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 1806 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 5098906 
mrq_lat_table:17285 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	894201 	251406 	4288 	4856 	2641 	4006 	5711 	4770 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	337708 	55773 	305881 	199713 	104164 	129462 	15772 	2805 	4107 	2323 	3955 	5720 	4704 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261000 	217927 	372432 	35530 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	9941 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	338 	204 	267 	462 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.615385  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.851064  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.680000  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.717391  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.769231  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.063830  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22041/7834 = 2.813505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     136882    110029    127301    116494     92979     88555     87676     78583     76129     84863    127459    110264    103519     87462     98127     85294
dram[1]:     134060    138418    125301    117065     98765     80698     81166     64163     75354     97620    116659     97190     99490     91379     99668    111920
dram[2]:     127675    119372    125787    128002     86264     96791     73485     76529     71239     75270     85400     95314    103011    121168     88299     89781
dram[3]:     113647    136464    128593    122015     73235     78335     84406     67802     70998     77497    109318    107693     95850     79505     84765    108445
dram[4]:     129238    124003    130081    144975     93226     93607     75662     69713     79837     78058    109994    108041     92307     88110    102435     78110
dram[5]:     147738    108229    115226    124410     91665     83614     79881     84001     77461     85973    110821    104445     95141     96095    100766    101680
dram[6]:     135404    117366    118059    134793     82320     87667     80311     77659     89695     90677     93578    106830     94155     91534    100495     85650
dram[7]:     132783    127020    118657    116591     90571     95036     70030     67733     88255     79237    104040    120779     96530     82055     96072     87864
dram[8]:     126643    122425    112514    136286     85036     76521     85006     73790     87926     82309    107407    119069    101426     95328     93262     91957
dram[9]:     122084    123137    127637    129754     90966     77831     72710     72150     73376     78980    116326    110618    102584     94884     90647    100115
dram[10]:     115004    106358    122346    142360     86070     80424     73236     75867     69591     66699    107831    114363    102721     92368     95267     83233
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026022 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007328
n_activity=44414 dram_eff=0.3357
bk0: 388a 2032327i bk1: 384a 2031939i bk2: 384a 2032733i bk3: 384a 2032244i bk4: 448a 2032041i bk5: 448a 2031580i bk6: 480a 2031734i bk7: 480a 2031631i bk8: 512a 2031377i bk9: 512a 2031064i bk10: 512a 2031978i bk11: 512a 2031709i bk12: 472a 2032086i bk13: 472a 2031741i bk14: 440a 2032081i bk15: 440a 2031959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0263421
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026091 n_act=682 n_pre=666 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007315
n_activity=43773 dram_eff=0.3401
bk0: 384a 2032317i bk1: 384a 2032385i bk2: 384a 2032413i bk3: 384a 2032555i bk4: 448a 2032102i bk5: 448a 2032412i bk6: 480a 2031734i bk7: 480a 2031633i bk8: 512a 2031455i bk9: 512a 2031393i bk10: 512a 2031754i bk11: 512a 2031295i bk12: 472a 2031722i bk13: 472a 2031037i bk14: 436a 2032168i bk15: 436a 2031618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.021501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026046 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007314
n_activity=44967 dram_eff=0.331
bk0: 384a 2032435i bk1: 384a 2032462i bk2: 384a 2032213i bk3: 384a 2032393i bk4: 448a 2032561i bk5: 448a 2031968i bk6: 480a 2031909i bk7: 480a 2031666i bk8: 512a 2031714i bk9: 512a 2031290i bk10: 512a 2031692i bk11: 512a 2031169i bk12: 472a 2031959i bk13: 472a 2031560i bk14: 436a 2031811i bk15: 436a 2031892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0243911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026005 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007323
n_activity=45934 dram_eff=0.3244
bk0: 384a 2032304i bk1: 384a 2032588i bk2: 384a 2032051i bk3: 384a 2032092i bk4: 448a 2032107i bk5: 448a 2031902i bk6: 484a 2031704i bk7: 484a 2031276i bk8: 512a 2031549i bk9: 512a 2031198i bk10: 512a 2031526i bk11: 512a 2031624i bk12: 472a 2031718i bk13: 472a 2031271i bk14: 436a 2031746i bk15: 436a 2031569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0236643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026029 n_act=705 n_pre=689 n_req=2005 n_rd=7272 n_write=187 bw_util=0.007331
n_activity=44578 dram_eff=0.3346
bk0: 384a 2032381i bk1: 384a 2032110i bk2: 384a 2031852i bk3: 384a 2031737i bk4: 448a 2031492i bk5: 448a 2031566i bk6: 484a 2031579i bk7: 484a 2031216i bk8: 512a 2031363i bk9: 512a 2031177i bk10: 512a 2031716i bk11: 512a 2031317i bk12: 472a 2031842i bk13: 472a 2031445i bk14: 440a 2032108i bk15: 440a 2031544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0282537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026003 n_act=717 n_pre=701 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007333
n_activity=44945 dram_eff=0.332
bk0: 384a 2032780i bk1: 384a 2032086i bk2: 384a 2032432i bk3: 384a 2032376i bk4: 448a 2031979i bk5: 448a 2032040i bk6: 484a 2031656i bk7: 484a 2031305i bk8: 512a 2031125i bk9: 512a 2031097i bk10: 512a 2031406i bk11: 512a 2031450i bk12: 472a 2031759i bk13: 472a 2031292i bk14: 440a 2032002i bk15: 440a 2031756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0229709
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2025973 n_act=732 n_pre=716 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007333
n_activity=45022 dram_eff=0.3314
bk0: 384a 2031830i bk1: 384a 2032229i bk2: 384a 2032371i bk3: 384a 2032092i bk4: 448a 2031664i bk5: 448a 2031870i bk6: 484a 2031992i bk7: 484a 2031500i bk8: 512a 2031319i bk9: 512a 2030937i bk10: 512a 2031653i bk11: 512a 2031247i bk12: 472a 2031382i bk13: 472a 2031377i bk14: 440a 2031586i bk15: 440a 2031490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0284193
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026019 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007323
n_activity=44949 dram_eff=0.3315
bk0: 384a 2032063i bk1: 384a 2032216i bk2: 384a 2032091i bk3: 384a 2032213i bk4: 448a 2032145i bk5: 448a 2032050i bk6: 484a 2031730i bk7: 484a 2031206i bk8: 512a 2031265i bk9: 512a 2031095i bk10: 512a 2031638i bk11: 512a 2031387i bk12: 472a 2031791i bk13: 472a 2031513i bk14: 436a 2031996i bk15: 436a 2031412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0247095
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2025962 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007332
n_activity=46391 dram_eff=0.3216
bk0: 384a 2032485i bk1: 384a 2031823i bk2: 384a 2032248i bk3: 384a 2032084i bk4: 448a 2031928i bk5: 448a 2032073i bk6: 484a 2031528i bk7: 484a 2031430i bk8: 512a 2031270i bk9: 512a 2030985i bk10: 512a 2031979i bk11: 512a 2031506i bk12: 476a 2031958i bk13: 472a 2031601i bk14: 436a 2031918i bk15: 436a 2031437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0226593
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026013 n_act=721 n_pre=705 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007315
n_activity=45585 dram_eff=0.3266
bk0: 384a 2032317i bk1: 384a 2032245i bk2: 384a 2032382i bk3: 384a 2032371i bk4: 448a 2032217i bk5: 448a 2032141i bk6: 484a 2031568i bk7: 484a 2031649i bk8: 512a 2031378i bk9: 512a 2031076i bk10: 512a 2031472i bk11: 512a 2031700i bk12: 468a 2032087i bk13: 468a 2031928i bk14: 436a 2032337i bk15: 436a 2032064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0235802
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034882 n_nop=2026076 n_act=690 n_pre=674 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007314
n_activity=44570 dram_eff=0.3339
bk0: 384a 2032437i bk1: 384a 2032246i bk2: 384a 2032470i bk3: 384a 2032463i bk4: 448a 2032143i bk5: 448a 2032129i bk6: 484a 2031882i bk7: 484a 2031618i bk8: 512a 2031696i bk9: 512a 2031448i bk10: 512a 2032073i bk11: 512a 2031733i bk12: 468a 2032225i bk13: 468a 2031891i bk14: 436a 2032124i bk15: 436a 2031773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0210857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 53060, Miss = 909, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 61891, Miss = 909, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.3721
	minimum = 6
	maximum = 34
Network latency average = 8.23456
	minimum = 6
	maximum = 31
Slowest packet = 2364200
Flit latency average = 7.96895
	minimum = 6
	maximum = 30
Slowest flit = 4066105
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0379835
	minimum = 0.0293309 (at node 2)
	maximum = 0.0472044 (at node 44)
Accepted packet rate average = 0.0379835
	minimum = 0.0293309 (at node 2)
	maximum = 0.0472044 (at node 44)
Injected flit rate average = 0.0569753
	minimum = 0.0293309 (at node 2)
	maximum = 0.0912007 (at node 44)
Accepted flit rate average= 0.0569753
	minimum = 0.0421632 (at node 32)
	maximum = 0.0788268 (at node 15)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.1848 (18 samples)
	minimum = 6 (18 samples)
	maximum = 320.722 (18 samples)
Network latency average = 21.8946 (18 samples)
	minimum = 6 (18 samples)
	maximum = 244.056 (18 samples)
Flit latency average = 22.8813 (18 samples)
	minimum = 6 (18 samples)
	maximum = 243.333 (18 samples)
Fragmentation average = 0.00588131 (18 samples)
	minimum = 0 (18 samples)
	maximum = 79.5 (18 samples)
Injected packet rate average = 0.0369395 (18 samples)
	minimum = 0.0273393 (18 samples)
	maximum = 0.106841 (18 samples)
Accepted packet rate average = 0.0369395 (18 samples)
	minimum = 0.0273393 (18 samples)
	maximum = 0.106841 (18 samples)
Injected flit rate average = 0.0589845 (18 samples)
	minimum = 0.0345247 (18 samples)
	maximum = 0.144547 (18 samples)
Accepted flit rate average = 0.0589845 (18 samples)
	minimum = 0.041332 (18 samples)
	maximum = 0.205383 (18 samples)
Injected packet size average = 1.59678 (18 samples)
Accepted packet size average = 1.59678 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 8 sec (2528 sec)
gpgpu_simulation_rate = 11546 (inst/sec)
gpgpu_simulation_rate = 2016 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2226
gpu_sim_insn = 1245371
gpu_ipc =     559.4659
gpu_tot_sim_cycle = 5323791
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       5.7170
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 821449
gpu_stall_icnt2sh    = 2494895
partiton_reqs_in_parallel = 48972
partiton_reqs_in_parallel_total    = 23288109
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3835
partiton_reqs_in_parallel_util = 48972
partiton_reqs_in_parallel_util_total    = 23288109
gpu_sim_cycle_parition_util = 2226
gpu_tot_sim_cycle_parition_util    = 1094539
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.2781
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.5673 GB/Sec
L2_BW_total  =      21.1017 GB/Sec
gpu_total_sim_rate=12006

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1865, 1820, 1834, 2070, 1844, 2222, 2098, 1805, 1715, 1881, 1715, 2194, 1945, 2098, 1800, 1599, 1367, 1169, 1173, 1158, 1495, 1221, 1431, 1320, 1084, 1270, 1187, 1437, 1381, 1512, 1302, 1106, 1776, 1485, 1935, 1810, 1667, 1782, 1716, 1824, 1639, 1767, 1904, 1634, 1573, 1699, 1747, 1628, 1372, 1608, 1362, 1498, 1384, 1420, 1200, 1443, 1497, 1246, 1477, 1210, 1189, 1169, 1232, 1474, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3228114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3189488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33740
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3525418	W0_Idle:1745595	W0_Scoreboard:50094936	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 1803 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 5322729 
mrq_lat_table:17285 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	896281 	251406 	4288 	4856 	2641 	4006 	5711 	4770 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	339749 	55801 	305881 	199713 	104175 	129462 	15772 	2805 	4107 	2323 	3955 	5720 	4704 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	263009 	217992 	372432 	35530 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	9947 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	343 	204 	267 	462 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.615385  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.851064  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.680000  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.717391  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.769231  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.063830  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22041/7834 = 2.813505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     136932    110077    127301    116494     92979     88555     87676     78583     76129     84863    127459    110264    103519     87462     98187     85353
dram[1]:     134111    138468    125301    117065     98765     80701     81166     64163     75354     97620    116659     97190     99490     91379     99729    111980
dram[2]:     127724    119422    125787    128002     86264     96791     73485     76530     71239     75270     85400     95314    103011    121168     88360     89841
dram[3]:     113696    136513    128593    122015     73235     78335     84406     67802     70998     77497    109318    107693     95850     79505     84826    108505
dram[4]:     129287    124052    130081    144975     93226     93607     75662     69713     79837     78060    109994    108041     92307     88114    102495     78170
dram[5]:     147790    108277    115226    124410     91665     83614     79881     84001     77461     85973    110824    104445     95141     96095    100831    101745
dram[6]:     135453    117415    118059    134793     82321     87667     80312     77661     89695     90677     93578    106830     94155     91534    100558     85716
dram[7]:     132832    127069    118657    116591     90571     95036     70030     67733     88255     79237    104040    120779     96533     82055     96137     87929
dram[8]:     126686    122468    112514    136286     85036     76521     85006     73790     87926     82309    107409    119069    101429     95328     93326     92021
dram[9]:     122128    123180    127637    129754     90966     77832     72710     72152     73376     78980    116326    110618    102584     94884     90712    100179
dram[10]:     115048    106402    122346    142360     86070     80424     73236     75867     69591     66699    107831    114366    102721     92368     95332     83299
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030154 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007313
n_activity=44414 dram_eff=0.3357
bk0: 388a 2036459i bk1: 384a 2036071i bk2: 384a 2036865i bk3: 384a 2036376i bk4: 448a 2036173i bk5: 448a 2035712i bk6: 480a 2035866i bk7: 480a 2035763i bk8: 512a 2035509i bk9: 512a 2035196i bk10: 512a 2036110i bk11: 512a 2035841i bk12: 472a 2036218i bk13: 472a 2035873i bk14: 440a 2036213i bk15: 440a 2036091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0262887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030223 n_act=682 n_pre=666 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007301
n_activity=43773 dram_eff=0.3401
bk0: 384a 2036449i bk1: 384a 2036517i bk2: 384a 2036545i bk3: 384a 2036687i bk4: 448a 2036234i bk5: 448a 2036544i bk6: 480a 2035866i bk7: 480a 2035765i bk8: 512a 2035587i bk9: 512a 2035525i bk10: 512a 2035886i bk11: 512a 2035427i bk12: 472a 2035854i bk13: 472a 2035169i bk14: 436a 2036300i bk15: 436a 2035750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0214574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030178 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.0073
n_activity=44967 dram_eff=0.331
bk0: 384a 2036567i bk1: 384a 2036594i bk2: 384a 2036345i bk3: 384a 2036525i bk4: 448a 2036693i bk5: 448a 2036100i bk6: 480a 2036041i bk7: 480a 2035798i bk8: 512a 2035846i bk9: 512a 2035422i bk10: 512a 2035824i bk11: 512a 2035301i bk12: 472a 2036091i bk13: 472a 2035692i bk14: 436a 2035943i bk15: 436a 2036024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0243417
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030137 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007308
n_activity=45934 dram_eff=0.3244
bk0: 384a 2036436i bk1: 384a 2036720i bk2: 384a 2036183i bk3: 384a 2036224i bk4: 448a 2036239i bk5: 448a 2036034i bk6: 484a 2035836i bk7: 484a 2035408i bk8: 512a 2035681i bk9: 512a 2035330i bk10: 512a 2035658i bk11: 512a 2035756i bk12: 472a 2035850i bk13: 472a 2035403i bk14: 436a 2035878i bk15: 436a 2035701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0236163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030161 n_act=705 n_pre=689 n_req=2005 n_rd=7272 n_write=187 bw_util=0.007316
n_activity=44578 dram_eff=0.3346
bk0: 384a 2036513i bk1: 384a 2036242i bk2: 384a 2035984i bk3: 384a 2035869i bk4: 448a 2035624i bk5: 448a 2035698i bk6: 484a 2035711i bk7: 484a 2035348i bk8: 512a 2035495i bk9: 512a 2035309i bk10: 512a 2035848i bk11: 512a 2035449i bk12: 472a 2035974i bk13: 472a 2035577i bk14: 440a 2036240i bk15: 440a 2035676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0281965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030135 n_act=717 n_pre=701 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007318
n_activity=44945 dram_eff=0.332
bk0: 384a 2036912i bk1: 384a 2036218i bk2: 384a 2036564i bk3: 384a 2036508i bk4: 448a 2036111i bk5: 448a 2036172i bk6: 484a 2035788i bk7: 484a 2035437i bk8: 512a 2035257i bk9: 512a 2035229i bk10: 512a 2035538i bk11: 512a 2035582i bk12: 472a 2035891i bk13: 472a 2035424i bk14: 440a 2036134i bk15: 440a 2035888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0229243
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030105 n_act=732 n_pre=716 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007318
n_activity=45022 dram_eff=0.3314
bk0: 384a 2035962i bk1: 384a 2036361i bk2: 384a 2036503i bk3: 384a 2036224i bk4: 448a 2035796i bk5: 448a 2036002i bk6: 484a 2036124i bk7: 484a 2035632i bk8: 512a 2035451i bk9: 512a 2035069i bk10: 512a 2035785i bk11: 512a 2035379i bk12: 472a 2035514i bk13: 472a 2035509i bk14: 440a 2035718i bk15: 440a 2035622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0283617
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030151 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007308
n_activity=44949 dram_eff=0.3315
bk0: 384a 2036195i bk1: 384a 2036348i bk2: 384a 2036223i bk3: 384a 2036345i bk4: 448a 2036277i bk5: 448a 2036182i bk6: 484a 2035862i bk7: 484a 2035338i bk8: 512a 2035397i bk9: 512a 2035227i bk10: 512a 2035770i bk11: 512a 2035519i bk12: 472a 2035923i bk13: 472a 2035645i bk14: 436a 2036128i bk15: 436a 2035544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0246595
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030094 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007317
n_activity=46391 dram_eff=0.3216
bk0: 384a 2036617i bk1: 384a 2035955i bk2: 384a 2036380i bk3: 384a 2036216i bk4: 448a 2036060i bk5: 448a 2036205i bk6: 484a 2035660i bk7: 484a 2035562i bk8: 512a 2035402i bk9: 512a 2035117i bk10: 512a 2036111i bk11: 512a 2035638i bk12: 476a 2036090i bk13: 472a 2035733i bk14: 436a 2036050i bk15: 436a 2035569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0226134
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030145 n_act=721 n_pre=705 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007301
n_activity=45585 dram_eff=0.3266
bk0: 384a 2036449i bk1: 384a 2036377i bk2: 384a 2036514i bk3: 384a 2036503i bk4: 448a 2036349i bk5: 448a 2036273i bk6: 484a 2035700i bk7: 484a 2035781i bk8: 512a 2035510i bk9: 512a 2035208i bk10: 512a 2035604i bk11: 512a 2035832i bk12: 468a 2036219i bk13: 468a 2036060i bk14: 436a 2036469i bk15: 436a 2036196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0235325
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2039014 n_nop=2030208 n_act=690 n_pre=674 n_req=2000 n_rd=7256 n_write=186 bw_util=0.0073
n_activity=44570 dram_eff=0.3339
bk0: 384a 2036569i bk1: 384a 2036378i bk2: 384a 2036602i bk3: 384a 2036595i bk4: 448a 2036275i bk5: 448a 2036261i bk6: 484a 2036014i bk7: 484a 2035750i bk8: 512a 2035828i bk9: 512a 2035580i bk10: 512a 2036205i bk11: 512a 2035865i bk12: 468a 2036357i bk13: 468a 2036023i bk14: 436a 2036256i bk15: 436a 2035905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.021043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 53158, Miss = 909, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 61986, Miss = 909, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.54639
	minimum = 6
	maximum = 18
Network latency average = 7.54327
	minimum = 6
	maximum = 18
Slowest packet = 2366386
Flit latency average = 7.16442
	minimum = 6
	maximum = 17
Slowest flit = 4072664
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0186966
	minimum = 0.014382 (at node 2)
	maximum = 0.0224719 (at node 38)
Accepted packet rate average = 0.0186966
	minimum = 0.014382 (at node 2)
	maximum = 0.0224719 (at node 38)
Injected flit rate average = 0.0280449
	minimum = 0.014382 (at node 2)
	maximum = 0.0447191 (at node 38)
Accepted flit rate average= 0.0280449
	minimum = 0.0206742 (at node 29)
	maximum = 0.0388764 (at node 20)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6775 (19 samples)
	minimum = 6 (19 samples)
	maximum = 304.789 (19 samples)
Network latency average = 21.1393 (19 samples)
	minimum = 6 (19 samples)
	maximum = 232.158 (19 samples)
Flit latency average = 22.0541 (19 samples)
	minimum = 6 (19 samples)
	maximum = 231.421 (19 samples)
Fragmentation average = 0.00557177 (19 samples)
	minimum = 0 (19 samples)
	maximum = 75.3158 (19 samples)
Injected packet rate average = 0.0359794 (19 samples)
	minimum = 0.0266573 (19 samples)
	maximum = 0.102401 (19 samples)
Accepted packet rate average = 0.0359794 (19 samples)
	minimum = 0.0266573 (19 samples)
	maximum = 0.102401 (19 samples)
Injected flit rate average = 0.0573561 (19 samples)
	minimum = 0.0334646 (19 samples)
	maximum = 0.139293 (19 samples)
Accepted flit rate average = 0.0573561 (19 samples)
	minimum = 0.0402447 (19 samples)
	maximum = 0.19662 (19 samples)
Injected packet size average = 1.59414 (19 samples)
Accepted packet size average = 1.59414 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 15 sec (2535 sec)
gpgpu_simulation_rate = 12006 (inst/sec)
gpgpu_simulation_rate = 2100 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 972
gpu_sim_insn = 1114112
gpu_ipc =    1146.2058
gpu_tot_sim_cycle = 5546913
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       5.6879
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 821449
gpu_stall_icnt2sh    = 2494898
partiton_reqs_in_parallel = 21384
partiton_reqs_in_parallel_total    = 23337081
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2111
partiton_reqs_in_parallel_util = 21384
partiton_reqs_in_parallel_util_total    = 23337081
gpu_sim_cycle_parition_util = 972
gpu_tot_sim_cycle_parition_util    = 1096765
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.2787
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.7095 GB/Sec
L2_BW_total  =      20.2879 GB/Sec
gpu_total_sim_rate=12411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5378
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15453
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5378
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15453
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1886, 1841, 1855, 2091, 1865, 2243, 2119, 1826, 1736, 1902, 1736, 2215, 1966, 2119, 1821, 1620, 1388, 1190, 1194, 1179, 1516, 1242, 1452, 1341, 1105, 1291, 1208, 1458, 1402, 1533, 1323, 1127, 1797, 1506, 1956, 1831, 1688, 1803, 1737, 1845, 1660, 1788, 1925, 1655, 1594, 1720, 1768, 1649, 1393, 1629, 1383, 1519, 1405, 1441, 1221, 1464, 1518, 1267, 1498, 1231, 1210, 1190, 1253, 1495, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3228114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3189488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33740
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3529754	W0_Idle:1748678	W0_Scoreboard:50106409	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 344609 
averagemflatency = 1802 
max_icnt2mem_latency = 344362 
max_icnt2sh_latency = 5322729 
mrq_lat_table:17285 	251 	324 	1346 	649 	758 	707 	482 	236 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	898329 	251406 	4288 	4856 	2641 	4006 	5711 	4770 	4986 	1306 	1517 	3296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	341705 	55893 	305881 	199713 	104175 	129462 	15772 	2805 	4107 	2323 	3955 	5720 	4704 	4950 	1303 	1516 	3296 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	264758 	218291 	372432 	35530 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	9947 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	345 	204 	267 	462 	230 	340 	236 	97 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        10        18        12        12        20        20        12        18         9        14        14 
dram[1]:        16        16        17        16        13         6         9        12        12        14        18        14        10        14        14        14 
dram[2]:        16        16        16        16        16        10        10        20        18        20        10         9        14        18        14        16 
dram[3]:        16        16        16        17         7        11        10        12        13        13        14        12        12        12        14        14 
dram[4]:        16        16        17        16         8        10        14        12        14        26        12        14        12        12        14        14 
dram[5]:        16        17        17        17        11        14        11        14        16         9        13        10        11        10        12        15 
dram[6]:        17        16        16        16        10        11        14        10        12        12        13        12        12        10        15        15 
dram[7]:        16        16        17        16        10        14        10        10        16        18        12        16        18        14        15        15 
dram[8]:        16        16        16        16        12        18        10        11         9        10         8         8        11        14        15        24 
dram[9]:        16        16        16        16        25         8        11        14        11        18        11        10        10        12        15        18 
dram[10]:        16        16        16        16        12        10        12         9        16        20        16        12        14        10        18        15 
maximum service time to same row:
dram[0]:    144685    147319     94447    129829    160908    191774    203629    204386     93433    155923     75647    128053    162524    230090    134735    111814 
dram[1]:    144928    115622    135919    106259    185948    252380    203286    205667    157189    225319    111068    136620    127005    135714    146763     97178 
dram[2]:    212548    103081    124807    117953    253477    187106    210337    206113    138138    143009     88297    106261    217888    204425    158469    146784 
dram[3]:    168481    169156    151114     97524    106007    187992    206413    206666    227492    115115     92345    102629    200631    164197    124247    110364 
dram[4]:    148668    130829    137960    115163    182083    254771    200572    209424    127809     82859    139380    155776    137126    130042    153674    167238 
dram[5]:    155481    155877    162715    142067    250732    226182    197831    198317     96646     98417    202204    201195    157619    119598     96780    185748 
dram[6]:    182572    153727    131951    146820    223652    245233    201118    201370    234565    232120    135102    114990    153743    155607     88290    103317 
dram[7]:    123211    135356    161954    160931    218086    290178    235274    157345    130801     95710     76319    104995     90321    129689     84608     97960 
dram[8]:    143739    136045    135169    111379    241615    235543    203425    158083    126375     97658    112468    110815    157673     75454     98938     98180 
dram[9]:    159643    107131    147317    155360    278849    251735    214644    158641     92354     99429    102605     89308    148511    149776    101472     97579 
dram[10]:    104362    170775    146290    127592    223905    219604    158839    205403    120934    107018    123211     87667     90120    109550    132029    105865 
average row accesses per activate:
dram[0]:  2.852941  2.526316  2.526316  2.594594  2.396226  2.844445  3.238095  3.400000  2.938776  3.063830  2.716981  2.440678  3.292683  2.913043  2.755556  2.952381 
dram[1]:  2.594594  3.200000  2.552632  2.594594  3.368421  3.282051  2.615385  3.090909  2.938776  3.063830  2.716981  2.823529  3.526316  2.481482  3.297297  3.210526 
dram[2]:  4.000000  3.200000  2.133333  2.666667  3.459460  2.509804  2.833333  2.956522  3.348837  3.348837  2.360656  2.215385  2.977778  2.851064  2.711111  3.128205 
dram[3]:  3.000000  4.000000  2.341463  2.552632  2.723404  2.844445  2.740000  2.584906  3.130435  2.880000  2.482759  3.130435  3.045455  2.233333  2.904762  2.711111 
dram[4]:  3.840000  4.000000  2.621622  2.341463  2.909091  3.282051  2.914894  3.113636  2.769231  2.769231  2.880000  2.571429  2.481482  2.851064  2.795455  2.510204 
dram[5]:  3.200000  3.344828  2.552632  3.129032  2.909091  2.909091  2.914894  2.795918  2.769231  2.716981  2.571429  2.400000  3.116279  2.680000  2.673913  2.733333 
dram[6]:  3.233333  2.823529  2.742857  2.526316  2.666667  2.976744  3.512820  3.186047  2.618182  2.823529  2.360656  2.400000  2.680000  2.528302  2.717391  2.673913 
dram[7]:  2.909091  3.555556  2.694444  2.909091  2.723404  3.878788  2.740000  2.322034  2.823529  2.526316  2.666667  2.482759  2.977778  3.190476  3.128205  2.440000 
dram[8]:  4.000000  2.742857  2.285714  2.285714  2.415094  3.047619  2.634615  2.686275  2.666667  2.440678  2.769231  2.571429  3.065217  2.913043  2.772727  3.050000 
dram[9]:  2.909091  3.000000  2.461539  3.000000  3.071429  2.509804  2.446429  3.186047  2.440678  3.000000  2.618182  2.769231  2.607843  3.325000  2.837209  2.711111 
dram[10]:  3.096774  4.000000  2.666667  2.285714  2.976744  3.282051  3.044445  2.362069  3.063830  3.063830  3.130435  2.618182  3.022727  2.770833  3.050000  2.711111 
average row locality = 22041/7834 = 2.813505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        16        16        16        16        16        16        16        17        16        14        14 
dram[1]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[3]:         0         0         0         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[4]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[5]:         0         1         1         1        16        16        16        16        16        16        16        16        16        16        13        13 
dram[6]:         1         0         0         0        16        16        16        16        16        16        16        16        16        16        15        13 
dram[7]:         0         0         1         0        16        16        16        16        16        16        16        16        16        16        13        13 
dram[8]:         0         0         0         0        16        16        16        16        16        16        16        16        22        16        13        13 
dram[9]:         0         0         0         0        17        16        16        16        16        16        16        16        16        16        13        13 
dram[10]:         0         0         0         0        16        16        16        16        16        16        16        16        16        16        13        13 
total reads: 2065
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:     136970    110116    127389    116582     92979     88555     87676     78583     76129     84863    127459    110264    103519     87462     98187     85353
dram[1]:     134149    138507    125388    117153     98765     80701     81166     64163     75354     97620    116659     97190     99490     91379     99729    111980
dram[2]:     127763    119460    125875    128089     86264     96791     73485     76530     71239     75270     85400     95314    103011    121168     88360     89841
dram[3]:     113734    136551    128681    122102     73235     78335     84406     67802     70998     77497    109318    107693     95850     79505     84826    108505
dram[4]:     129326    124090    130168    145063     93226     93607     75662     69713     79837     78060    109994    108041     92307     88114    102495     78170
dram[5]:     147829    108316    115313    124497     91665     83614     79881     84001     77461     85973    110824    104445     95141     96095    100831    101745
dram[6]:     135492    117454    118147    134881     82321     87667     80312     77661     89695     90677     93578    106830     94155     91534    100558     85716
dram[7]:     132871    127108    118745    116679     90571     95036     70030     67733     88255     79237    104040    120779     96533     82055     96137     87929
dram[8]:     126731    122513    112603    136375     85036     76521     85006     73790     87926     82309    107409    119069    101429     95328     93326     92021
dram[9]:     122173    123225    127726    129842     90966     77832     72710     72152     73376     78980    116326    110618    102584     94884     90712    100179
dram[10]:     115092    106446    122434    142449     86070     80424     73236     75867     69591     66699    107831    114366    102721     92368     95332     83299
maximum mf latency per bank:
dram[0]:     339305    339418    321128    325457    343350    343350    343771    344236    342273    341975    344601    341043    336941    336943    325204    325222
dram[1]:     337873    339419    325329    325456    342887    342914    344236    342719    342103    343761    344609    344609    336942    325769    330007    333049
dram[2]:     339419    337898    325456    320989    344137    343231    341477    344212    342086    343763    340745    340878    335417    336940    330134    333159
dram[3]:     339515    337153    325452    325459    343229    343231    342858    344213    341788    343764    340781    344152    335407    332796    326373    333171
dram[4]:     337992    339401    323909    331631    344251    343108    344098    344212    342445    342432    344270    344270    328013    329570    333144    328437
dram[5]:     339518    339416    318331    331639    344252    343514    342579    344093    342102    342434    344271    344273    332716    332716    333145    333162
dram[6]:     339403    339418    331633    323867    343253    343261    342739    344095    342092    342092    340642    335772    335407    335412    333083    333109
dram[7]:     338002    334677    323749    331497    343254    343379    344109    342196    343735    343747    334950    335665    335420    336971    333093    333086
dram[8]:     337955    337322    331498    325398    343124    344458    344047    344032    340689    343737    340768    340642    335412    332915    328536    333117
dram[9]:     337248    337207    331500    331630    344472    343514    343769    343769    343738    342386    344487    344496    331420    335435    329982    329867
dram[10]:     337968    339419    331615    331631    343496    344459    343771    342746    341694    342272    341035    344486    335439    336941    326732    333183
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031958 n_act=710 n_pre=694 n_req=2005 n_rd=7268 n_write=188 bw_util=0.007307
n_activity=44414 dram_eff=0.3357
bk0: 388a 2038263i bk1: 384a 2037875i bk2: 384a 2038669i bk3: 384a 2038180i bk4: 448a 2037977i bk5: 448a 2037516i bk6: 480a 2037670i bk7: 480a 2037567i bk8: 512a 2037313i bk9: 512a 2037000i bk10: 512a 2037914i bk11: 512a 2037645i bk12: 472a 2038022i bk13: 472a 2037677i bk14: 440a 2038017i bk15: 440a 2037895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0262654
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2032027 n_act=682 n_pre=666 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007294
n_activity=43773 dram_eff=0.3401
bk0: 384a 2038253i bk1: 384a 2038321i bk2: 384a 2038349i bk3: 384a 2038491i bk4: 448a 2038038i bk5: 448a 2038348i bk6: 480a 2037670i bk7: 480a 2037569i bk8: 512a 2037391i bk9: 512a 2037329i bk10: 512a 2037690i bk11: 512a 2037231i bk12: 472a 2037658i bk13: 472a 2036973i bk14: 436a 2038104i bk15: 436a 2037554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0214385
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031982 n_act=705 n_pre=689 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007293
n_activity=44967 dram_eff=0.331
bk0: 384a 2038371i bk1: 384a 2038398i bk2: 384a 2038149i bk3: 384a 2038329i bk4: 448a 2038497i bk5: 448a 2037904i bk6: 480a 2037845i bk7: 480a 2037602i bk8: 512a 2037650i bk9: 512a 2037226i bk10: 512a 2037628i bk11: 512a 2037105i bk12: 472a 2037895i bk13: 472a 2037496i bk14: 436a 2037747i bk15: 436a 2037828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0243201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031941 n_act=721 n_pre=705 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007302
n_activity=45934 dram_eff=0.3244
bk0: 384a 2038240i bk1: 384a 2038524i bk2: 384a 2037987i bk3: 384a 2038028i bk4: 448a 2038043i bk5: 448a 2037838i bk6: 484a 2037640i bk7: 484a 2037212i bk8: 512a 2037485i bk9: 512a 2037134i bk10: 512a 2037462i bk11: 512a 2037560i bk12: 472a 2037654i bk13: 472a 2037207i bk14: 436a 2037682i bk15: 436a 2037505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0235954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031965 n_act=705 n_pre=689 n_req=2005 n_rd=7272 n_write=187 bw_util=0.00731
n_activity=44578 dram_eff=0.3346
bk0: 384a 2038317i bk1: 384a 2038046i bk2: 384a 2037788i bk3: 384a 2037673i bk4: 448a 2037428i bk5: 448a 2037502i bk6: 484a 2037515i bk7: 484a 2037152i bk8: 512a 2037299i bk9: 512a 2037113i bk10: 512a 2037652i bk11: 512a 2037253i bk12: 472a 2037778i bk13: 472a 2037381i bk14: 440a 2038044i bk15: 440a 2037480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0281715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031939 n_act=717 n_pre=701 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007312
n_activity=44945 dram_eff=0.332
bk0: 384a 2038716i bk1: 384a 2038022i bk2: 384a 2038368i bk3: 384a 2038312i bk4: 448a 2037915i bk5: 448a 2037976i bk6: 484a 2037592i bk7: 484a 2037241i bk8: 512a 2037061i bk9: 512a 2037033i bk10: 512a 2037342i bk11: 512a 2037386i bk12: 472a 2037695i bk13: 472a 2037228i bk14: 440a 2037938i bk15: 440a 2037692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0229041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031909 n_act=732 n_pre=716 n_req=2007 n_rd=7272 n_write=189 bw_util=0.007312
n_activity=45022 dram_eff=0.3314
bk0: 384a 2037766i bk1: 384a 2038165i bk2: 384a 2038307i bk3: 384a 2038028i bk4: 448a 2037600i bk5: 448a 2037806i bk6: 484a 2037928i bk7: 484a 2037436i bk8: 512a 2037255i bk9: 512a 2036873i bk10: 512a 2037589i bk11: 512a 2037183i bk12: 472a 2037318i bk13: 472a 2037313i bk14: 440a 2037522i bk15: 440a 2037426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0283367
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031955 n_act=714 n_pre=698 n_req=2003 n_rd=7264 n_write=187 bw_util=0.007302
n_activity=44949 dram_eff=0.3315
bk0: 384a 2037999i bk1: 384a 2038152i bk2: 384a 2038027i bk3: 384a 2038149i bk4: 448a 2038081i bk5: 448a 2037986i bk6: 484a 2037666i bk7: 484a 2037142i bk8: 512a 2037201i bk9: 512a 2037031i bk10: 512a 2037574i bk11: 512a 2037323i bk12: 472a 2037727i bk13: 472a 2037449i bk14: 436a 2037932i bk15: 436a 2037348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0246377
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031898 n_act=738 n_pre=722 n_req=2009 n_rd=7268 n_write=192 bw_util=0.007311
n_activity=46391 dram_eff=0.3216
bk0: 384a 2038421i bk1: 384a 2037759i bk2: 384a 2038184i bk3: 384a 2038020i bk4: 448a 2037864i bk5: 448a 2038009i bk6: 484a 2037464i bk7: 484a 2037366i bk8: 512a 2037206i bk9: 512a 2036921i bk10: 512a 2037915i bk11: 512a 2037442i bk12: 476a 2037894i bk13: 472a 2037537i bk14: 436a 2037854i bk15: 436a 2037373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0225934
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2031949 n_act=721 n_pre=705 n_req=2001 n_rd=7256 n_write=187 bw_util=0.007294
n_activity=45585 dram_eff=0.3266
bk0: 384a 2038253i bk1: 384a 2038181i bk2: 384a 2038318i bk3: 384a 2038307i bk4: 448a 2038153i bk5: 448a 2038077i bk6: 484a 2037504i bk7: 484a 2037585i bk8: 512a 2037314i bk9: 512a 2037012i bk10: 512a 2037408i bk11: 512a 2037636i bk12: 468a 2038023i bk13: 468a 2037864i bk14: 436a 2038273i bk15: 436a 2038000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0235117
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040818 n_nop=2032012 n_act=690 n_pre=674 n_req=2000 n_rd=7256 n_write=186 bw_util=0.007293
n_activity=44570 dram_eff=0.3339
bk0: 384a 2038373i bk1: 384a 2038182i bk2: 384a 2038406i bk3: 384a 2038399i bk4: 448a 2038079i bk5: 448a 2038065i bk6: 484a 2037818i bk7: 484a 2037554i bk8: 512a 2037632i bk9: 512a 2037384i bk10: 512a 2038009i bk11: 512a 2037669i bk12: 468a 2038161i bk13: 468a 2037827i bk14: 436a 2038060i bk15: 436a 2037709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0210244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 53250, Miss = 909, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[12]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 62082, Miss = 909, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3242
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.68335
	minimum = 6
	maximum = 27
Network latency average = 8.57861
	minimum = 6
	maximum = 24
Slowest packet = 2371272
Flit latency average = 8.2806
	minimum = 6
	maximum = 23
Slowest flit = 4077204
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0421833
	minimum = 0.0329557 (at node 0)
	maximum = 0.0494336 (at node 44)
Accepted packet rate average = 0.0421833
	minimum = 0.0329557 (at node 0)
	maximum = 0.0494336 (at node 44)
Injected flit rate average = 0.063275
	minimum = 0.0329557 (at node 0)
	maximum = 0.0988671 (at node 44)
Accepted flit rate average= 0.063275
	minimum = 0.0473738 (at node 28)
	maximum = 0.0823893 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3778 (20 samples)
	minimum = 6 (20 samples)
	maximum = 290.9 (20 samples)
Network latency average = 20.5113 (20 samples)
	minimum = 6 (20 samples)
	maximum = 221.75 (20 samples)
Flit latency average = 21.3654 (20 samples)
	minimum = 6 (20 samples)
	maximum = 221 (20 samples)
Fragmentation average = 0.00529318 (20 samples)
	minimum = 0 (20 samples)
	maximum = 71.55 (20 samples)
Injected packet rate average = 0.0362896 (20 samples)
	minimum = 0.0269722 (20 samples)
	maximum = 0.0997526 (20 samples)
Accepted packet rate average = 0.0362896 (20 samples)
	minimum = 0.0269722 (20 samples)
	maximum = 0.0997526 (20 samples)
Injected flit rate average = 0.057652 (20 samples)
	minimum = 0.0334391 (20 samples)
	maximum = 0.137271 (20 samples)
Accepted flit rate average = 0.057652 (20 samples)
	minimum = 0.0406012 (20 samples)
	maximum = 0.190908 (20 samples)
Injected packet size average = 1.58867 (20 samples)
Accepted packet size average = 1.58867 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 22 sec (2542 sec)
gpgpu_simulation_rate = 12411 (inst/sec)
gpgpu_simulation_rate = 2182 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 41649 Tlb_hit: 39920 Tlb_miss: 1729 Tlb_hit_rate: 0.958486
Shader1: Tlb_access: 42511 Tlb_hit: 40794 Tlb_miss: 1717 Tlb_hit_rate: 0.959610
Shader2: Tlb_access: 40365 Tlb_hit: 38677 Tlb_miss: 1688 Tlb_hit_rate: 0.958182
Shader3: Tlb_access: 38659 Tlb_hit: 36973 Tlb_miss: 1686 Tlb_hit_rate: 0.956388
Shader4: Tlb_access: 41808 Tlb_hit: 40103 Tlb_miss: 1705 Tlb_hit_rate: 0.959218
Shader5: Tlb_access: 38733 Tlb_hit: 37083 Tlb_miss: 1650 Tlb_hit_rate: 0.957401
Shader6: Tlb_access: 44460 Tlb_hit: 42762 Tlb_miss: 1698 Tlb_hit_rate: 0.961808
Shader7: Tlb_access: 46006 Tlb_hit: 44179 Tlb_miss: 1827 Tlb_hit_rate: 0.960288
Shader8: Tlb_access: 43744 Tlb_hit: 42043 Tlb_miss: 1701 Tlb_hit_rate: 0.961115
Shader9: Tlb_access: 45294 Tlb_hit: 43441 Tlb_miss: 1853 Tlb_hit_rate: 0.959090
Shader10: Tlb_access: 40729 Tlb_hit: 39047 Tlb_miss: 1682 Tlb_hit_rate: 0.958703
Shader11: Tlb_access: 46262 Tlb_hit: 44449 Tlb_miss: 1813 Tlb_hit_rate: 0.960810
Shader12: Tlb_access: 39774 Tlb_hit: 38116 Tlb_miss: 1658 Tlb_hit_rate: 0.958314
Shader13: Tlb_access: 46198 Tlb_hit: 44494 Tlb_miss: 1704 Tlb_hit_rate: 0.963115
Shader14: Tlb_access: 39544 Tlb_hit: 37894 Tlb_miss: 1650 Tlb_hit_rate: 0.958274
Shader15: Tlb_access: 46472 Tlb_hit: 44584 Tlb_miss: 1888 Tlb_hit_rate: 0.959373
Shader16: Tlb_access: 40881 Tlb_hit: 39219 Tlb_miss: 1662 Tlb_hit_rate: 0.959345
Shader17: Tlb_access: 41183 Tlb_hit: 39440 Tlb_miss: 1743 Tlb_hit_rate: 0.957677
Shader18: Tlb_access: 40579 Tlb_hit: 38923 Tlb_miss: 1656 Tlb_hit_rate: 0.959191
Shader19: Tlb_access: 39368 Tlb_hit: 37734 Tlb_miss: 1634 Tlb_hit_rate: 0.958494
Shader20: Tlb_access: 40240 Tlb_hit: 38632 Tlb_miss: 1608 Tlb_hit_rate: 0.960040
Shader21: Tlb_access: 42755 Tlb_hit: 41010 Tlb_miss: 1745 Tlb_hit_rate: 0.959186
Shader22: Tlb_access: 44727 Tlb_hit: 42931 Tlb_miss: 1796 Tlb_hit_rate: 0.959845
Shader23: Tlb_access: 42598 Tlb_hit: 40862 Tlb_miss: 1736 Tlb_hit_rate: 0.959247
Shader24: Tlb_access: 42460 Tlb_hit: 40782 Tlb_miss: 1678 Tlb_hit_rate: 0.960480
Shader25: Tlb_access: 41413 Tlb_hit: 39700 Tlb_miss: 1713 Tlb_hit_rate: 0.958636
Shader26: Tlb_access: 40339 Tlb_hit: 38669 Tlb_miss: 1670 Tlb_hit_rate: 0.958601
Shader27: Tlb_access: 39976 Tlb_hit: 38317 Tlb_miss: 1659 Tlb_hit_rate: 0.958500
Tlb_tot_access: 1178727 Tlb_tot_hit: 1130778, Tlb_tot_miss: 47949, Tlb_tot_hit_rate: 0.959321
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 215 Tlb_invalidate: 122 Tlb_evict: 0 Tlb_page_evict: 122
Shader1: Tlb_validate: 223 Tlb_invalidate: 129 Tlb_evict: 0 Tlb_page_evict: 129
Shader2: Tlb_validate: 213 Tlb_invalidate: 124 Tlb_evict: 0 Tlb_page_evict: 124
Shader3: Tlb_validate: 216 Tlb_invalidate: 118 Tlb_evict: 0 Tlb_page_evict: 118
Shader4: Tlb_validate: 214 Tlb_invalidate: 118 Tlb_evict: 0 Tlb_page_evict: 118
Shader5: Tlb_validate: 204 Tlb_invalidate: 117 Tlb_evict: 0 Tlb_page_evict: 117
Shader6: Tlb_validate: 220 Tlb_invalidate: 120 Tlb_evict: 0 Tlb_page_evict: 120
Shader7: Tlb_validate: 222 Tlb_invalidate: 119 Tlb_evict: 0 Tlb_page_evict: 119
Shader8: Tlb_validate: 217 Tlb_invalidate: 119 Tlb_evict: 0 Tlb_page_evict: 119
Shader9: Tlb_validate: 224 Tlb_invalidate: 120 Tlb_evict: 0 Tlb_page_evict: 120
Shader10: Tlb_validate: 222 Tlb_invalidate: 122 Tlb_evict: 0 Tlb_page_evict: 122
Shader11: Tlb_validate: 226 Tlb_invalidate: 125 Tlb_evict: 0 Tlb_page_evict: 125
Shader12: Tlb_validate: 214 Tlb_invalidate: 124 Tlb_evict: 0 Tlb_page_evict: 124
Shader13: Tlb_validate: 224 Tlb_invalidate: 126 Tlb_evict: 0 Tlb_page_evict: 126
Shader14: Tlb_validate: 220 Tlb_invalidate: 124 Tlb_evict: 0 Tlb_page_evict: 124
Shader15: Tlb_validate: 221 Tlb_invalidate: 124 Tlb_evict: 0 Tlb_page_evict: 124
Shader16: Tlb_validate: 212 Tlb_invalidate: 122 Tlb_evict: 0 Tlb_page_evict: 122
Shader17: Tlb_validate: 217 Tlb_invalidate: 126 Tlb_evict: 0 Tlb_page_evict: 126
Shader18: Tlb_validate: 215 Tlb_invalidate: 128 Tlb_evict: 0 Tlb_page_evict: 128
Shader19: Tlb_validate: 222 Tlb_invalidate: 126 Tlb_evict: 0 Tlb_page_evict: 126
Shader20: Tlb_validate: 214 Tlb_invalidate: 123 Tlb_evict: 0 Tlb_page_evict: 123
Shader21: Tlb_validate: 219 Tlb_invalidate: 124 Tlb_evict: 0 Tlb_page_evict: 124
Shader22: Tlb_validate: 211 Tlb_invalidate: 126 Tlb_evict: 0 Tlb_page_evict: 126
Shader23: Tlb_validate: 216 Tlb_invalidate: 128 Tlb_evict: 0 Tlb_page_evict: 128
Shader24: Tlb_validate: 207 Tlb_invalidate: 125 Tlb_evict: 0 Tlb_page_evict: 125
Shader25: Tlb_validate: 216 Tlb_invalidate: 127 Tlb_evict: 0 Tlb_page_evict: 127
Shader26: Tlb_validate: 209 Tlb_invalidate: 123 Tlb_evict: 0 Tlb_page_evict: 123
Shader27: Tlb_validate: 218 Tlb_invalidate: 128 Tlb_evict: 0 Tlb_page_evict: 128
Tlb_tot_valiate: 6071 Tlb_invalidate: 3457, Tlb_tot_evict: 0, Tlb_tot_evict page: 3457
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Page: 525068 Treshed: 1 | Total 1
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Page: 525336 Treshed: 1 | Total 1
Shader7: Page: 525338 Treshed: 1 | Page: 525340 Treshed: 1 | Total 2
Shader8: Page: 525340 Treshed: 1 | Page: 525341 Treshed: 1 | Total 2
Shader9: Page: 525092 Treshed: 1 | Page: 525345 Treshed: 1 | Total 2
Shader10: Page: 525347 Treshed: 1 | Total 1
Shader11: Page: 525350 Treshed: 1 | Total 1
Shader12: Page: 525354 Treshed: 1 | Total 1
Shader13: Page: 525356 Treshed: 1 | Page: 525357 Treshed: 1 | Total 2
Shader14: Page: 525359 Treshed: 1 | Total 1
Shader15: Page: 525193 Treshed: 1 | Page: 525363 Treshed: 1 | Page: 525364 Treshed: 1 | Total 3
Shader16: Page: 525364 Treshed: 1 | Page: 525365 Treshed: 1 | Total 2
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Page: 525212 Treshed: 1 | Total 1
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 20
========================================Page fault statistics==============================
Shader0: Page_table_access:1729 Page_hit: 1329 Page_miss: 400 Page_hit_rate: 0.768652 Page_fault: 10 Page_pending: 271
Shader1: Page_table_access:1717 Page_hit: 1311 Page_miss: 406 Page_hit_rate: 0.763541 Page_fault: 14 Page_pending: 246
Shader2: Page_table_access:1688 Page_hit: 1217 Page_miss: 471 Page_hit_rate: 0.720972 Page_fault: 15 Page_pending: 315
Shader3: Page_table_access:1686 Page_hit: 1215 Page_miss: 471 Page_hit_rate: 0.720641 Page_fault: 15 Page_pending: 335
Shader4: Page_table_access:1705 Page_hit: 1212 Page_miss: 493 Page_hit_rate: 0.710850 Page_fault: 13 Page_pending: 333
Shader5: Page_table_access:1650 Page_hit: 1164 Page_miss: 486 Page_hit_rate: 0.705455 Page_fault: 14 Page_pending: 338
Shader6: Page_table_access:1698 Page_hit: 1267 Page_miss: 431 Page_hit_rate: 0.746172 Page_fault: 10 Page_pending: 289
Shader7: Page_table_access:1827 Page_hit: 1407 Page_miss: 420 Page_hit_rate: 0.770115 Page_fault: 10 Page_pending: 297
Shader8: Page_table_access:1701 Page_hit: 1317 Page_miss: 384 Page_hit_rate: 0.774250 Page_fault: 13 Page_pending: 246
Shader9: Page_table_access:1853 Page_hit: 1436 Page_miss: 417 Page_hit_rate: 0.774960 Page_fault: 10 Page_pending: 272
Shader10: Page_table_access:1683 Page_hit: 1269 Page_miss: 414 Page_hit_rate: 0.754011 Page_fault: 9 Page_pending: 274
Shader11: Page_table_access:1813 Page_hit: 1438 Page_miss: 375 Page_hit_rate: 0.793160 Page_fault: 9 Page_pending: 239
Shader12: Page_table_access:1658 Page_hit: 1237 Page_miss: 421 Page_hit_rate: 0.746080 Page_fault: 11 Page_pending: 262
Shader13: Page_table_access:1704 Page_hit: 1341 Page_miss: 363 Page_hit_rate: 0.786972 Page_fault: 9 Page_pending: 232
Shader14: Page_table_access:1650 Page_hit: 1293 Page_miss: 357 Page_hit_rate: 0.783636 Page_fault: 8 Page_pending: 216
Shader15: Page_table_access:1888 Page_hit: 1504 Page_miss: 384 Page_hit_rate: 0.796610 Page_fault: 9 Page_pending: 266
Shader16: Page_table_access:1662 Page_hit: 1209 Page_miss: 453 Page_hit_rate: 0.727437 Page_fault: 12 Page_pending: 313
Shader17: Page_table_access:1743 Page_hit: 1345 Page_miss: 398 Page_hit_rate: 0.771658 Page_fault: 10 Page_pending: 256
Shader18: Page_table_access:1656 Page_hit: 1254 Page_miss: 402 Page_hit_rate: 0.757246 Page_fault: 8 Page_pending: 265
Shader19: Page_table_access:1634 Page_hit: 1279 Page_miss: 355 Page_hit_rate: 0.782742 Page_fault: 8 Page_pending: 231
Shader20: Page_table_access:1608 Page_hit: 1307 Page_miss: 301 Page_hit_rate: 0.812811 Page_fault: 7 Page_pending: 197
Shader21: Page_table_access:1745 Page_hit: 1499 Page_miss: 246 Page_hit_rate: 0.859026 Page_fault: 3 Page_pending: 146
Shader22: Page_table_access:1796 Page_hit: 1561 Page_miss: 235 Page_hit_rate: 0.869154 Page_fault: 5 Page_pending: 134
Shader23: Page_table_access:1736 Page_hit: 1468 Page_miss: 268 Page_hit_rate: 0.845622 Page_fault: 7 Page_pending: 153
Shader24: Page_table_access:1678 Page_hit: 1402 Page_miss: 276 Page_hit_rate: 0.835518 Page_fault: 6 Page_pending: 174
Shader25: Page_table_access:1713 Page_hit: 1436 Page_miss: 277 Page_hit_rate: 0.838295 Page_fault: 7 Page_pending: 165
Shader26: Page_table_access:1670 Page_hit: 1403 Page_miss: 267 Page_hit_rate: 0.840120 Page_fault: 7 Page_pending: 173
Shader27: Page_table_access:1659 Page_hit: 1316 Page_miss: 343 Page_hit_rate: 0.793249 Page_fault: 10 Page_pending: 225
Page_talbe_tot_access: 47950 Page_tot_hit: 37436, Page_tot_miss 10514, Page_tot_hit_rate: 0.780730 Page_tot_fault: 269 Page_tot_pending: 6863
Total_memory_access_page_fault: 269, Average_latency: 3296347.250000
========================================Page threshing statistics==============================
Page_validate: 748 Page_evict_diry: 0 Page_evict_not_diry: 167
Page: 525051 Treshed: 1
Page: 525054 Treshed: 1
Page: 525055 Treshed: 1
Page: 525056 Treshed: 1
Page: 525058 Treshed: 1
Page: 525130 Treshed: 1
Page: 525131 Treshed: 1
Page: 525133 Treshed: 1
Page: 525134 Treshed: 1
Page: 525135 Treshed: 1
Page: 525137 Treshed: 1
Page: 525140 Treshed: 1
Page: 525335 Treshed: 1
Page: 525336 Treshed: 1
Page: 525338 Treshed: 1
Page: 525340 Treshed: 1
Page: 525341 Treshed: 1
Page: 525345 Treshed: 1
Page: 525347 Treshed: 1
Page: 525350 Treshed: 1
Page: 525353 Treshed: 1
Page: 525354 Treshed: 1
Page: 525356 Treshed: 1
Page: 525357 Treshed: 1
Page: 525359 Treshed: 1
Page: 525363 Treshed: 1
Page: 525364 Treshed: 1
Page: 525365 Treshed: 1
Page_tot_thresh: 28
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 3381
Rdma_migration_read 265
Rdma_migration_write 5
========================================PCI-e statistics==============================
Pcie_read_utilization: 2.829648
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:      253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   222404----T:   240258 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(12.055368)
F:   223327----T:   223580 	 St: 802c9600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223580----T:   223833 	 St: 802c9640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223833----T:   224086 	 St: 802c9680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224086----T:   224339 	 St: 802c96c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224339----T:   224592 	 St: 802c9700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224592----T:   224845 	 St: 802c6000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224845----T:   225098 	 St: 802c9740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225098----T:   225351 	 St: 802c6040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225351----T:   225604 	 St: 802c9620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225604----T:   225857 	 St: 802c6080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225857----T:   226110 	 St: 802c6200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226110----T:   226363 	 St: 802c9660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226363----T:   226616 	 St: 802c60c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226616----T:   226869 	 St: 802c6280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226869----T:   227122 	 St: 802c9780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227122----T:   227375 	 St: 802c6100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227375----T:   227628 	 St: 802c62c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227628----T:   227881 	 St: 802c6140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227881----T:   228134 	 St: 80246000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   228134----T:   228394 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   228394----T:   228702 	 St: 802c7000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   228702----T:   229388 	 St: 802ca000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   229388----T:   229641 	 St: 802f6000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   230017----T:   230270 	 St: 802e9520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   230636----T:   230889 	 St: 804f6000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   231267----T:   232045 	 St: 804f6000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   232045----T:   232298 	 St: 802f58a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   232298----T:   232578 	 St: 80504000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   232578----T:   232921 	 St: 802d6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   232921----T:   233607 	 St: 802da000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   233607----T:   233860 	 St: 802e8980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   233860----T:   234684 	 St: 80526000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   234684----T:   234944 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   234944----T:   235197 	 St: 802f4f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   236054----T:   236307 	 St: 802ee360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   236828----T:   237744 	 St: 80506000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(0.618501)
F:   237744----T:   237997 	 St: 802ebf40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   237997----T:   238821 	 St: 80517000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   462408----T:   464975 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.733288)
F:   463802----T:   464110 	 St: 802e6000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   464110----T:   464842 	 St: 802e9000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(0.494261)
F:   464975----T:   465228 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   465229----T:   465482 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   687633----T:   700331 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(8.573936)
F:   688270----T:   688523 	 St: 8025ac60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   688523----T:   688776 	 St: 80260980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   688776----T:   689029 	 St: 80275ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689029----T:   689282 	 St: 8026e880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689282----T:   689535 	 St: 8028c560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689535----T:   689788 	 St: 80287b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689788----T:   690041 	 St: 802bd800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690041----T:   690294 	 St: 802c2520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690294----T:   690547 	 St: 80333fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690547----T:   690800 	 St: 80345380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690800----T:   691053 	 St: 80384f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691053----T:   691306 	 St: 8036f980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691306----T:   691559 	 St: 803c91c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691559----T:   691812 	 St: 803bb3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691812----T:   692065 	 St: 8045cb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   692065----T:   692318 	 St: 8046b0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   922481----T:   923799 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.889939)
F:   923799----T:   924052 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   924053----T:   924306 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1146457----T:  1178522 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(21.650911)
F:  1146996----T:  1147249 	 St: 80254400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147249----T:  1147502 	 St: 8024d620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147502----T:  1147755 	 St: 8024d6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147755----T:  1148008 	 St: 80249860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148008----T:  1148261 	 St: 8025f880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148261----T:  1148514 	 St: 802662a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148514----T:  1148767 	 St: 80259180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148767----T:  1149020 	 St: 80253700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149020----T:  1149273 	 St: 80248ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149273----T:  1149526 	 St: 80274180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149526----T:  1149779 	 St: 80251fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149779----T:  1150032 	 St: 80276e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150032----T:  1150285 	 St: 80264760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150285----T:  1150538 	 St: 802992e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150538----T:  1150791 	 St: 80278300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150791----T:  1151044 	 St: 8027fa40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151044----T:  1151297 	 St: 802763a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151297----T:  1151550 	 St: 802a1220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151550----T:  1151803 	 St: 80264d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151803----T:  1152056 	 St: 8029b0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152056----T:  1152309 	 St: 8029b2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152309----T:  1152562 	 St: 8028c180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152562----T:  1152815 	 St: 80274dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152815----T:  1153068 	 St: 802a56e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153068----T:  1153321 	 St: 80266b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153321----T:  1153574 	 St: 802acc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153574----T:  1153827 	 St: 80268f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153827----T:  1154080 	 St: 802b00a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154080----T:  1154333 	 St: 80297920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154333----T:  1154586 	 St: 802865e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154586----T:  1154839 	 St: 80297d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154839----T:  1155092 	 St: 802949e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155092----T:  1155345 	 St: 802b4500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155345----T:  1155598 	 St: 80295f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155598----T:  1155851 	 St: 802aa760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155851----T:  1156104 	 St: 802b9460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156104----T:  1156357 	 St: 802b9820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156357----T:  1156610 	 St: 802b2b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156610----T:  1156863 	 St: 802b6160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156863----T:  1157116 	 St: 802c1300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1157116----T:  1157369 	 St: 802bd940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157369----T:  1157622 	 St: 802bb8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157622----T:  1157875 	 St: 802b7980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157875----T:  1158128 	 St: 802bf840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158128----T:  1158381 	 St: 802c3c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158381----T:  1158634 	 St: 802c4dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158634----T:  1158887 	 St: 802b9f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158887----T:  1159140 	 St: 80320b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159140----T:  1159393 	 St: 8030c200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159393----T:  1159646 	 St: 8030c3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159646----T:  1159899 	 St: 80300860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159899----T:  1160152 	 St: 80342000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160152----T:  1160405 	 St: 80356340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160405----T:  1160658 	 St: 8032f100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160658----T:  1160911 	 St: 8031e3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160911----T:  1161164 	 St: 802fe200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161164----T:  1161417 	 St: 80380280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161417----T:  1161670 	 St: 80319ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161670----T:  1161923 	 St: 80388860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161923----T:  1162176 	 St: 803510a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162176----T:  1162429 	 St: 803efc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162429----T:  1162682 	 St: 8038c620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162682----T:  1162935 	 St: 803a2e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162935----T:  1163188 	 St: 80386940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163188----T:  1163441 	 St: 80407b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163441----T:  1163694 	 St: 80352140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163694----T:  1163947 	 St: 803f5600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163947----T:  1164200 	 St: 803f5d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164200----T:  1164453 	 St: 803c85a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164453----T:  1164706 	 St: 80382840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164706----T:  1164959 	 St: 80414a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164959----T:  1165212 	 St: 80357c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165212----T:  1165465 	 St: 8042a420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165465----T:  1165718 	 St: 8035e900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165718----T:  1165971 	 St: 80434340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165971----T:  1166224 	 St: 803eaea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166224----T:  1166477 	 St: 803b72a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166477----T:  1166730 	 St: 803ebbc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166730----T:  1166983 	 St: 803e1fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166983----T:  1167236 	 St: 80441260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167236----T:  1167489 	 St: 803e61e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167489----T:  1167742 	 St: 804238e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167742----T:  1167995 	 St: 804500a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167995----T:  1168248 	 St: 80450c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168248----T:  1168501 	 St: 8043c320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168501----T:  1168754 	 St: 80446700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168754----T:  1169007 	 St: 80467b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169007----T:  1169260 	 St: 80467ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169260----T:  1169513 	 St: 8045cf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169513----T:  1169766 	 St: 80456d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169766----T:  1170019 	 St: 8044af20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170019----T:  1170272 	 St: 80462b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170272----T:  1170525 	 St: 8046f600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170525----T:  1170778 	 St: 80472980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170778----T:  1171031 	 St: 80452080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1171031----T:  1171284 	 St: 803e2000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1400672----T:  1402137 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.989196)
F:  1402137----T:  1402390 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1402391----T:  1402644 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1624795----T:  1769458 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(97.679268)
F:  1625307----T:  1625560 	 St: 80259680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1625560----T:  1625813 	 St: 8024a080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1625813----T:  1626066 	 St: 8024c4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626066----T:  1626319 	 St: 8024d4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626319----T:  1626572 	 St: 8025c820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626572----T:  1626825 	 St: 8024d680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626825----T:  1627078 	 St: 80249660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627078----T:  1627331 	 St: 8025b2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627331----T:  1627584 	 St: 80250280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627584----T:  1627837 	 St: 80258e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627837----T:  1628090 	 St: 80257020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628090----T:  1628343 	 St: 8025ba60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628343----T:  1628596 	 St: 802572e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628596----T:  1628849 	 St: 8025f020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628849----T:  1629102 	 St: 80250a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629102----T:  1629355 	 St: 802534e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629355----T:  1629608 	 St: 80246820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629608----T:  1629861 	 St: 80257800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629861----T:  1630114 	 St: 80246c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630114----T:  1630367 	 St: 80253620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630367----T:  1630620 	 St: 802536c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630620----T:  1630873 	 St: 8024be40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630873----T:  1631126 	 St: 8024fc60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631126----T:  1631379 	 St: 8024e120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631379----T:  1631632 	 St: 80279260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631632----T:  1631885 	 St: 8024e1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631885----T:  1632138 	 St: 80272240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632138----T:  1632391 	 St: 8026a260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632391----T:  1632644 	 St: 80271060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632644----T:  1632897 	 St: 80269280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632897----T:  1633150 	 St: 80276000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633150----T:  1633403 	 St: 80270440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633403----T:  1633656 	 St: 80246100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633656----T:  1633909 	 St: 802461a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633909----T:  1634162 	 St: 8027c220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634162----T:  1634415 	 St: 80253380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634415----T:  1634668 	 St: 8027d4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634668----T:  1634921 	 St: 80262220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634921----T:  1635174 	 St: 8026f240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635174----T:  1635427 	 St: 80247900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1635427----T:  1635680 	 St: 80263420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635680----T:  1635933 	 St: 8024c9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635933----T:  1636186 	 St: 8024e7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636186----T:  1636439 	 St: 8027a6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636439----T:  1636692 	 St: 802555c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636692----T:  1636945 	 St: 80249900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636945----T:  1637198 	 St: 802559c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637198----T:  1637451 	 St: 80272800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637451----T:  1637704 	 St: 8026b440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1637704----T:  1637957 	 St: 8025c920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637957----T:  1638210 	 St: 8026a460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638210----T:  1638463 	 St: 8026b840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638463----T:  1638716 	 St: 8026d880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638716----T:  1638969 	 St: 802778e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638969----T:  1639222 	 St: 8026a660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639222----T:  1639475 	 St: 8026daa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639475----T:  1639728 	 St: 80271400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639728----T:  1639981 	 St: 80278680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639981----T:  1640234 	 St: 80271a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640234----T:  1640487 	 St: 80274660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640487----T:  1640740 	 St: 8024ada0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640740----T:  1640993 	 St: 8024af20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640993----T:  1641246 	 St: 80276840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1641246----T:  1641499 	 St: 8027ca80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1641499----T:  1641752 	 St: 80264a80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1641752----T:  1642005 	 St: 80253920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642005----T:  1642258 	 St: 80262640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642258----T:  1642511 	 St: 80252d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642511----T:  1642764 	 St: 802798e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642764----T:  1643017 	 St: 8025fbc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643017----T:  1643270 	 St: 80263cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643270----T:  1643523 	 St: 80249be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643523----T:  1643776 	 St: 8024f700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643776----T:  1644029 	 St: 8024eb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644029----T:  1644282 	 St: 8024f780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644282----T:  1644535 	 St: 80254d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644535----T:  1644788 	 St: 8027bce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644788----T:  1645041 	 St: 80254da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645041----T:  1645294 	 St: 80255780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645294----T:  1645547 	 St: 80258d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645547----T:  1645800 	 St: 80261fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645800----T:  1646053 	 St: 8026ac40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646053----T:  1646306 	 St: 80248f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646306----T:  1646559 	 St: 80271ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646559----T:  1646812 	 St: 8025df80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646812----T:  1647065 	 St: 80246d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647065----T:  1647318 	 St: 80276c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647318----T:  1647571 	 St: 8027e0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647571----T:  1647824 	 St: 80264160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647824----T:  1648077 	 St: 80294600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648077----T:  1648330 	 St: 802806e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648330----T:  1648583 	 St: 802832a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648583----T:  1648836 	 St: 8028a4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648836----T:  1649089 	 St: 8028a640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649089----T:  1649342 	 St: 8028b6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649342----T:  1649595 	 St: 802956e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649595----T:  1649848 	 St: 802936c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649848----T:  1650101 	 St: 80264300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650101----T:  1650354 	 St: 802643c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650354----T:  1650607 	 St: 802992e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650607----T:  1650860 	 St: 80299660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650860----T:  1651113 	 St: 80286460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651113----T:  1651366 	 St: 8027b380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651366----T:  1651619 	 St: 80279360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651619----T:  1651872 	 St: 80297a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651872----T:  1652125 	 St: 802761a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652125----T:  1652378 	 St: 802793a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652378----T:  1652631 	 St: 80297a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652631----T:  1652884 	 St: 802938a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652884----T:  1653137 	 St: 80293a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653137----T:  1653390 	 St: 80296240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653390----T:  1653643 	 St: 80291e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653643----T:  1653896 	 St: 80280820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653896----T:  1654149 	 St: 802958e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654149----T:  1654402 	 St: 8027d500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654402----T:  1654655 	 St: 80292a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654655----T:  1654908 	 St: 80270500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654908----T:  1655161 	 St: 80293c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655161----T:  1655414 	 St: 8026a580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655414----T:  1655667 	 St: 8029b2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655667----T:  1655920 	 St: 802a32c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655920----T:  1656173 	 St: 802ac0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656173----T:  1656426 	 St: 802ac260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656426----T:  1656679 	 St: 80296ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656679----T:  1656932 	 St: 802b5280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656932----T:  1657185 	 St: 8029a080 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1657185----T:  1657438 	 St: 802a7000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657438----T:  1657691 	 St: 802af240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657691----T:  1657944 	 St: 802b3280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657944----T:  1658197 	 St: 8029a480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658197----T:  1658450 	 St: 802659c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658450----T:  1658703 	 St: 802719e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658703----T:  1658956 	 St: 802ad260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658956----T:  1659209 	 St: 8029f4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659209----T:  1659462 	 St: 802a50c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659462----T:  1659715 	 St: 802a5280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659715----T:  1659968 	 St: 802a5400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659968----T:  1660221 	 St: 802ac480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660221----T:  1660474 	 St: 80263d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660474----T:  1660727 	 St: 8026bd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660727----T:  1660980 	 St: 802b56c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660980----T:  1661233 	 St: 8029c600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661233----T:  1661486 	 St: 80269d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661486----T:  1661739 	 St: 8026dbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661739----T:  1661992 	 St: 802ad4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661992----T:  1662245 	 St: 8029c6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662245----T:  1662498 	 St: 802a7600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662498----T:  1662751 	 St: 802a46e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662751----T:  1663004 	 St: 802913c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663004----T:  1663257 	 St: 80280140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663257----T:  1663510 	 St: 8028a320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663510----T:  1663763 	 St: 802a86a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663763----T:  1664016 	 St: 802a8800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664016----T:  1664269 	 St: 802b46a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664269----T:  1664522 	 St: 802ae6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664522----T:  1664775 	 St: 802971c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664775----T:  1665028 	 St: 8029e440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665028----T:  1665281 	 St: 802ab680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665281----T:  1665534 	 St: 8028d180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665534----T:  1665787 	 St: 802a6aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665787----T:  1666040 	 St: 8027cf80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666040----T:  1666293 	 St: 8029cc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666293----T:  1666546 	 St: 80284580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1666546----T:  1666799 	 St: 80298500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666799----T:  1667052 	 St: 80292380 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1667052----T:  1667305 	 St: 802a18a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1667305----T:  1667558 	 St: 8027e380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1667558----T:  1667811 	 St: 8027e1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1667811----T:  1668064 	 St: 802b5c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668064----T:  1668317 	 St: 8028b380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668317----T:  1668570 	 St: 8027e540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668570----T:  1668823 	 St: 802ae880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668823----T:  1669076 	 St: 80293980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669076----T:  1669329 	 St: 802a9c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669329----T:  1669582 	 St: 802a9ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669582----T:  1669835 	 St: 802aeaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669835----T:  1670088 	 St: 8028a9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670088----T:  1670341 	 St: 802a5800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670341----T:  1670594 	 St: 8027af60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670594----T:  1670847 	 St: 802aa600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670847----T:  1671100 	 St: 8027afa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671100----T:  1671353 	 St: 802aa6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671353----T:  1671606 	 St: 802963c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671606----T:  1671859 	 St: 802a1c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671859----T:  1672112 	 St: 802a3ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672112----T:  1672365 	 St: 802919e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672365----T:  1672618 	 St: 80280d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672618----T:  1672871 	 St: 80286980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672871----T:  1673124 	 St: 8028f720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673124----T:  1673377 	 St: 80290d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673377----T:  1673630 	 St: 80289500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673630----T:  1673883 	 St: 80292be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673883----T:  1674136 	 St: 802aac00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1674136----T:  1674389 	 St: 80295d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674389----T:  1674642 	 St: 80283960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674642----T:  1674895 	 St: 80284da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674895----T:  1675148 	 St: 80291fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675148----T:  1675401 	 St: 802ad160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675401----T:  1675654 	 St: 8029c1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675654----T:  1675907 	 St: 80294fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675907----T:  1676160 	 St: 802897e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676160----T:  1676413 	 St: 80296ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676413----T:  1676666 	 St: 802b0320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676666----T:  1676919 	 St: 802b5520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676919----T:  1677172 	 St: 802a03c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677172----T:  1677425 	 St: 802ad5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677425----T:  1677678 	 St: 80296f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677678----T:  1677931 	 St: 802b4360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677931----T:  1678184 	 St: 802a8720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678184----T:  1678437 	 St: 802b2140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678437----T:  1678690 	 St: 802ab580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678690----T:  1678943 	 St: 802ac740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678943----T:  1679196 	 St: 802ae140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679196----T:  1679449 	 St: 80289b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679449----T:  1679702 	 St: 802a95a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679702----T:  1679955 	 St: 802ae340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679955----T:  1680208 	 St: 802b0940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680208----T:  1680461 	 St: 802af7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680461----T:  1680714 	 St: 802ad960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680714----T:  1680967 	 St: 802b5980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680967----T:  1681220 	 St: 8029b760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681220----T:  1681473 	 St: 802a07e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681473----T:  1681726 	 St: 802afba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681726----T:  1681979 	 St: 8029c940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681979----T:  1682232 	 St: 802b0b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1682232----T:  1682485 	 St: 802b0b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1682485----T:  1682738 	 St: 802aeba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1682738----T:  1682991 	 St: 80332d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1682991----T:  1683244 	 St: 802b3b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683244----T:  1683497 	 St: 802b0d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683497----T:  1683750 	 St: 80383100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683750----T:  1684003 	 St: 8029cf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684003----T:  1684256 	 St: 8036e140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684256----T:  1684509 	 St: 802b6800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1684509----T:  1684762 	 St: 80332680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684762----T:  1685015 	 St: 80385a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685015----T:  1685268 	 St: 802b61a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685268----T:  1685521 	 St: 803b9340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685521----T:  1685774 	 St: 802a5fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685774----T:  1686027 	 St: 8029ef40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686027----T:  1686280 	 St: 802b6380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686280----T:  1686533 	 St: 802bc0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686533----T:  1686786 	 St: 802b7280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686786----T:  1687039 	 St: 802bac20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687039----T:  1687292 	 St: 802bace0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687292----T:  1687545 	 St: 802b7600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687545----T:  1687798 	 St: 8036eaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687798----T:  1688051 	 St: 802b87a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688051----T:  1688304 	 St: 802bc1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688304----T:  1688557 	 St: 802bab60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688557----T:  1688810 	 St: 802c1120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688810----T:  1689063 	 St: 802be300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689063----T:  1689316 	 St: 802bc3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689316----T:  1689569 	 St: 802bee00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689569----T:  1689822 	 St: 802c1540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689822----T:  1690075 	 St: 802bc5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690075----T:  1690328 	 St: 802bc7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690328----T:  1690581 	 St: 802c1b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690581----T:  1690834 	 St: 802bf420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690834----T:  1691087 	 St: 802c1d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691087----T:  1691340 	 St: 803ba0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691340----T:  1691593 	 St: 802bfb20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691593----T:  1691846 	 St: 8032ffc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691846----T:  1692099 	 St: 803300c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692099----T:  1692352 	 St: 802bcf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692352----T:  1692605 	 St: 803ba940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692605----T:  1692858 	 St: 802c2a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692858----T:  1693111 	 St: 803bae00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693111----T:  1693364 	 St: 803ca340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693364----T:  1693617 	 St: 803ca480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693617----T:  1693870 	 St: 802bff40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693870----T:  1694123 	 St: 802c3260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694123----T:  1694376 	 St: 802c3280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694376----T:  1694629 	 St: 802c3480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694629----T:  1694882 	 St: 802c5960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694882----T:  1695135 	 St: 802c4580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695135----T:  1695388 	 St: 802c35a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695388----T:  1695641 	 St: 80302180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695641----T:  1695894 	 St: 80457280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695894----T:  1696147 	 St: 8045d580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696147----T:  1696400 	 St: 80308f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696400----T:  1696653 	 St: 8030be20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696653----T:  1696906 	 St: 803392c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696906----T:  1697159 	 St: 8030c300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697159----T:  1697412 	 St: 80300260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697412----T:  1697665 	 St: 80335260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697665----T:  1697918 	 St: 80314760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697918----T:  1698171 	 St: 8032e6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698171----T:  1698424 	 St: 80328c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698424----T:  1698677 	 St: 80336880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698677----T:  1698930 	 St: 803294a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698930----T:  1699183 	 St: 80340760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699183----T:  1699436 	 St: 80315e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699436----T:  1699689 	 St: 8031dd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699689----T:  1699942 	 St: 802f78c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699942----T:  1700195 	 St: 8032a4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700195----T:  1700448 	 St: 802f8520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700448----T:  1700701 	 St: 8031e100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700701----T:  1700954 	 St: 8031e2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700954----T:  1701207 	 St: 80307c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701207----T:  1701460 	 St: 80313600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701460----T:  1701713 	 St: 8038f3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701713----T:  1701966 	 St: 8030e2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701966----T:  1702219 	 St: 8030e4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702219----T:  1702472 	 St: 8037a600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702472----T:  1702725 	 St: 803623c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702725----T:  1702978 	 St: 80377100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1702978----T:  1703231 	 St: 8035f240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703231----T:  1703484 	 St: 80385ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703484----T:  1703737 	 St: 80374c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703737----T:  1703990 	 St: 802f6300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703990----T:  1704243 	 St: 802f6480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1704243----T:  1704496 	 St: 80398480 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1704496----T:  1704749 	 St: 8031d920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1704749----T:  1705002 	 St: 8039bc40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705002----T:  1705255 	 St: 80349ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705255----T:  1705508 	 St: 80371700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705508----T:  1705761 	 St: 802fa9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705761----T:  1706014 	 St: 802faa60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706014----T:  1706267 	 St: 8034d500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706267----T:  1706520 	 St: 80309dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706520----T:  1706773 	 St: 8030f680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706773----T:  1707026 	 St: 80393140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707026----T:  1707279 	 St: 80324020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707279----T:  1707532 	 St: 80300a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707532----T:  1707785 	 St: 80324b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707785----T:  1708038 	 St: 8037b680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1708038----T:  1708291 	 St: 80365b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1708291----T:  1708544 	 St: 80339580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1708544----T:  1708797 	 St: 80362a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1708797----T:  1709050 	 St: 803667a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709050----T:  1709303 	 St: 8036c920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709303----T:  1709556 	 St: 8038a720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709556----T:  1709809 	 St: 80363060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709809----T:  1710062 	 St: 8036cfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710062----T:  1710315 	 St: 80377c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710315----T:  1710568 	 St: 8038d040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710568----T:  1710821 	 St: 80378ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710821----T:  1711074 	 St: 80381120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711074----T:  1711327 	 St: 803047c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711327----T:  1711580 	 St: 80304ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711580----T:  1711833 	 St: 803876e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711833----T:  1712086 	 St: 80399d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712086----T:  1712339 	 St: 80351960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712339----T:  1712592 	 St: 803519c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712592----T:  1712845 	 St: 8031ea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712845----T:  1713098 	 St: 8034aaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713098----T:  1713351 	 St: 8031c740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713351----T:  1713604 	 St: 80390720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713604----T:  1713857 	 St: 80342a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713857----T:  1714110 	 St: 8034ef40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714110----T:  1714363 	 St: 803012c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714363----T:  1714616 	 St: 803101e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714616----T:  1714869 	 St: 80312480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714869----T:  1715122 	 St: 80312620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715122----T:  1715375 	 St: 803975c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715375----T:  1715628 	 St: 80322620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715628----T:  1715881 	 St: 80322800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715881----T:  1716134 	 St: 803244c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716134----T:  1716387 	 St: 8032e400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716387----T:  1716640 	 St: 80349700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716640----T:  1716893 	 St: 803642e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716893----T:  1717146 	 St: 802fec40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717146----T:  1717399 	 St: 80379b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717399----T:  1717652 	 St: 8033d640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717652----T:  1717905 	 St: 802f86e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717905----T:  1718158 	 St: 80388260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718158----T:  1718411 	 St: 8039e120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718411----T:  1718664 	 St: 8034fde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718664----T:  1718917 	 St: 803e1440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718917----T:  1719170 	 St: 803a5540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719170----T:  1719423 	 St: 803ad900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719423----T:  1719676 	 St: 803c3020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719676----T:  1719929 	 St: 803c3440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719929----T:  1720182 	 St: 803c6640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720182----T:  1720435 	 St: 803e47a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720435----T:  1720688 	 St: 803de720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720688----T:  1720941 	 St: 80350280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720941----T:  1721194 	 St: 803504c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721194----T:  1721447 	 St: 803efc60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721447----T:  1721700 	 St: 803f0660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721700----T:  1721953 	 St: 803b6e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721953----T:  1722206 	 St: 80395980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722206----T:  1722459 	 St: 80386380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722459----T:  1722712 	 St: 8038f6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722712----T:  1722965 	 St: 8038f7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722965----T:  1723218 	 St: 803eb200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1723218----T:  1723471 	 St: 803dec20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723471----T:  1723724 	 St: 803df000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723724----T:  1723977 	 St: 803e6a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723977----T:  1724230 	 St: 803d9ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724230----T:  1724483 	 St: 803a5900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724483----T:  1724736 	 St: 803e4d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724736----T:  1724989 	 St: 8039bd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724989----T:  1725242 	 St: 803dc020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725242----T:  1725495 	 St: 80374ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725495----T:  1725748 	 St: 803df760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725748----T:  1726001 	 St: 80362dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726001----T:  1726254 	 St: 803f5c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726254----T:  1726507 	 St: 8040dda0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726507----T:  1726760 	 St: 80428420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726760----T:  1727013 	 St: 80428860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727013----T:  1727266 	 St: 803e89c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727266----T:  1727519 	 St: 80443a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727519----T:  1727772 	 St: 803f2500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1727772----T:  1728025 	 St: 804195c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728025----T:  1728278 	 St: 80431740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728278----T:  1728531 	 St: 8043d9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728531----T:  1728784 	 St: 803f31c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728784----T:  1729037 	 St: 80354940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729037----T:  1729290 	 St: 80378e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729290----T:  1729543 	 St: 8042b720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729543----T:  1729796 	 St: 80402040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729796----T:  1730049 	 St: 80413700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730049----T:  1730302 	 St: 80413c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730302----T:  1730555 	 St: 80414100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730555----T:  1730808 	 St: 80428e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730808----T:  1731061 	 St: 8034f040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731061----T:  1731314 	 St: 80367840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731314----T:  1731567 	 St: 80444760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731567----T:  1731820 	 St: 803614a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731820----T:  1732073 	 St: 8036d3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732073----T:  1732326 	 St: 8042bee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732326----T:  1732579 	 St: 803f95e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732579----T:  1732832 	 St: 803f98a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732832----T:  1733085 	 St: 8041a7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733085----T:  1733338 	 St: 80411a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733338----T:  1733591 	 St: 803d7d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733591----T:  1733844 	 St: 803a43e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733844----T:  1734097 	 St: 803c2ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734097----T:  1734350 	 St: 8041d8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734350----T:  1734603 	 St: 8041dca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734603----T:  1734856 	 St: 80441780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734856----T:  1735109 	 St: 8042f540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735109----T:  1735362 	 St: 803e9820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735362----T:  1735615 	 St: 803ff0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735615----T:  1735868 	 St: 804264e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735868----T:  1736121 	 St: 803cb5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736121----T:  1736374 	 St: 80418540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736374----T:  1736627 	 St: 8039acc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736627----T:  1736880 	 St: 803fa900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736880----T:  1737133 	 St: 803b12e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1737133----T:  1737386 	 St: 803b13c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1737386----T:  1737639 	 St: 803ed1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1737639----T:  1737892 	 St: 803dac80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1737892----T:  1738145 	 St: 80408e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738145----T:  1738398 	 St: 8039e940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738398----T:  1738651 	 St: 8039ea00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738651----T:  1738904 	 St: 8039e480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738904----T:  1739157 	 St: 804457a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739157----T:  1739410 	 St: 803c5ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739410----T:  1739663 	 St: 8039eec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739663----T:  1739916 	 St: 8042fa40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739916----T:  1740169 	 St: 803deea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740169----T:  1740422 	 St: 80421640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740422----T:  1740675 	 St: 80421800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740675----T:  1740928 	 St: 804300e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740928----T:  1741181 	 St: 803c3ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741181----T:  1741434 	 St: 80414d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741434----T:  1741687 	 St: 80394d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741687----T:  1741940 	 St: 80394da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741940----T:  1742193 	 St: 804234a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742193----T:  1742446 	 St: 80423640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742446----T:  1742699 	 St: 803e6f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742699----T:  1742952 	 St: 80409920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742952----T:  1743205 	 St: 804101e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743205----T:  1743458 	 St: 803d8ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743458----T:  1743711 	 St: 803a6820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743711----T:  1743964 	 St: 803b7e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743964----T:  1744217 	 St: 803d27c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744217----T:  1744470 	 St: 803d6aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744470----T:  1744723 	 St: 803c0120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744723----T:  1744976 	 St: 803dc5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744976----T:  1745229 	 St: 804245e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745229----T:  1745482 	 St: 80424640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745482----T:  1745735 	 St: 803e5ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745735----T:  1745988 	 St: 803aed80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745988----T:  1746241 	 St: 803b2c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746241----T:  1746494 	 St: 803da160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746494----T:  1746747 	 St: 8042b4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746747----T:  1747000 	 St: 803f89a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747000----T:  1747253 	 St: 803e3280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747253----T:  1747506 	 St: 803c09a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747506----T:  1747759 	 St: 803e86a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747759----T:  1748012 	 St: 80434a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748012----T:  1748265 	 St: 80444200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748265----T:  1748518 	 St: 80404ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748518----T:  1748771 	 St: 8042c100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748771----T:  1749024 	 St: 803e9180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749024----T:  1749277 	 St: 80440dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749277----T:  1749530 	 St: 8041da40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749530----T:  1749783 	 St: 8043a580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749783----T:  1750036 	 St: 804261e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750036----T:  1750289 	 St: 804296a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750289----T:  1750542 	 St: 8042e3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750542----T:  1750795 	 St: 803c1480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750795----T:  1751048 	 St: 80420380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751048----T:  1751301 	 St: 8042ea60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751301----T:  1751554 	 St: 80435ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751554----T:  1751807 	 St: 804327c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751807----T:  1752060 	 St: 8042cc40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752060----T:  1752313 	 St: 80444f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752313----T:  1752566 	 St: 803f6b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752566----T:  1752819 	 St: 80405ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752819----T:  1753072 	 St: 804333c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753072----T:  1753325 	 St: 803f9f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753325----T:  1753578 	 St: 804362e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753578----T:  1753831 	 St: 804363e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753831----T:  1754084 	 St: 804364c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754084----T:  1754337 	 St: 804303a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754337----T:  1754590 	 St: 8043f5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754590----T:  1754843 	 St: 80436a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754843----T:  1755096 	 St: 803fb0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755096----T:  1755349 	 St: 80447980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1755349----T:  1755602 	 St: 804467e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755602----T:  1755855 	 St: 80416520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755855----T:  1756108 	 St: 80401100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756108----T:  1756361 	 St: 80446d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756361----T:  1756614 	 St: 80458520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756614----T:  1756867 	 St: 804499a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756867----T:  1757120 	 St: 804546a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757120----T:  1757373 	 St: 804548c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757373----T:  1757626 	 St: 8044a420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757626----T:  1757879 	 St: 8044da00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757879----T:  1758132 	 St: 80458900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758132----T:  1758385 	 St: 80454420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758385----T:  1758638 	 St: 80467560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758638----T:  1758891 	 St: 8045ec20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758891----T:  1759144 	 St: 80458e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759144----T:  1759397 	 St: 80460d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759397----T:  1759650 	 St: 80468160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759650----T:  1759903 	 St: 80459480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759903----T:  1760156 	 St: 80459aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760156----T:  1760409 	 St: 80469360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760409----T:  1760662 	 St: 80461fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760662----T:  1760915 	 St: 80469920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760915----T:  1761168 	 St: 804634a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761168----T:  1761421 	 St: 8045b000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761421----T:  1761674 	 St: 8046bfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761674----T:  1761927 	 St: 80464160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761927----T:  1762180 	 St: 8046d7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762180----T:  1762433 	 St: 8046d800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762433----T:  1762686 	 St: 8046dec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762686----T:  1762939 	 St: 80474c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762939----T:  1763192 	 St: 80471100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1763192----T:  1763445 	 St: 8046e1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1991608----T:  1994516 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.963538)
F:  1994516----T:  1994769 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1994770----T:  1995023 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  2217174----T:  2598346 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(257.374756)
F:  2217675----T:  2217928 	 St: 8025c0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2217928----T:  2218181 	 St: 80256000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2218181----T:  2218434 	 St: 80256220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2218434----T:  2218687 	 St: 80256460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2218687----T:  2218940 	 St: 8025d000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2218940----T:  2219193 	 St: 802564e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2219193----T:  2219446 	 St: 8025d0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2219446----T:  2219699 	 St: 80252260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2219699----T:  2219952 	 St: 8025d4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2219952----T:  2220205 	 St: 8025d600 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2220205----T:  2220458 	 St: 80252600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2220458----T:  2220711 	 St: 8025d6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2220711----T:  2220964 	 St: 8025d820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2220964----T:  2221217 	 St: 8024f6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2221217----T:  2221470 	 St: 8024f840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2221470----T:  2221723 	 St: 8024f8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2221723----T:  2221976 	 St: 802494a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2221976----T:  2222229 	 St: 8024b280 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2222229----T:  2222482 	 St: 8025c640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2222482----T:  2222735 	 St: 8025c6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2222735----T:  2222988 	 St: 80248040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2222988----T:  2223241 	 St: 8024d000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2223241----T:  2223494 	 St: 8024d220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2223494----T:  2223747 	 St: 802504e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2223747----T:  2224000 	 St: 80247460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2224000----T:  2224253 	 St: 80248400 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2224253----T:  2224506 	 St: 802550a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2224506----T:  2224759 	 St: 80257040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2224759----T:  2225012 	 St: 802580a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2225012----T:  2225265 	 St: 8025e400 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2225265----T:  2225518 	 St: 8025f240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2225518----T:  2225771 	 St: 802542c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2225771----T:  2226024 	 St: 8025e640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226024----T:  2226277 	 St: 80255240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226277----T:  2226530 	 St: 80257220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226530----T:  2226783 	 St: 8025b4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226783----T:  2227036 	 St: 8025e800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227036----T:  2227289 	 St: 8025f480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227289----T:  2227542 	 St: 802486e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227542----T:  2227795 	 St: 8024d600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227795----T:  2228048 	 St: 80250820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228048----T:  2228301 	 St: 802552c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228301----T:  2228554 	 St: 8025e8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228554----T:  2228807 	 St: 80247680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228807----T:  2229060 	 St: 8024a6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2229060----T:  2229313 	 St: 8024d680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2229313----T:  2229566 	 St: 8024e240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2229566----T:  2229819 	 St: 80250c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2229819----T:  2230072 	 St: 80254800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2230072----T:  2230325 	 St: 80255400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2230325----T:  2230578 	 St: 802574c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2230578----T:  2230831 	 St: 80258600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2230831----T:  2231084 	 St: 8025f600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2231084----T:  2231337 	 St: 80261220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2231337----T:  2231590 	 St: 80247800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2231590----T:  2231843 	 St: 8024c240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2231843----T:  2232096 	 St: 8024d860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232096----T:  2232349 	 St: 80255480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232349----T:  2232602 	 St: 8025a6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232602----T:  2232855 	 St: 802612a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232855----T:  2233108 	 St: 80247c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233108----T:  2233361 	 St: 8024a800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233361----T:  2233614 	 St: 8024c280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233614----T:  2233867 	 St: 8025ba00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2233867----T:  2234120 	 St: 8025f880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234120----T:  2234373 	 St: 80246260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234373----T:  2234626 	 St: 8024a8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234626----T:  2234879 	 St: 8024e6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234879----T:  2235132 	 St: 802576e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235132----T:  2235385 	 St: 80259040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235385----T:  2235638 	 St: 8025a800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235638----T:  2235891 	 St: 80261480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235891----T:  2236144 	 St: 8024c4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236144----T:  2236397 	 St: 80251060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236397----T:  2236650 	 St: 80257800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2236650----T:  2236903 	 St: 80258a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236903----T:  2237156 	 St: 8025a8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2237156----T:  2237409 	 St: 8025fae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2237409----T:  2237662 	 St: 80258a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2237662----T:  2237915 	 St: 8025fcc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2237915----T:  2238168 	 St: 80261820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238168----T:  2238421 	 St: 80259420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238421----T:  2238674 	 St: 80257ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238674----T:  2238927 	 St: 802594c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238927----T:  2239180 	 St: 80267060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2239180----T:  2239433 	 St: 80267080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2239433----T:  2239686 	 St: 8026b260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2239686----T:  2239939 	 St: 8026e060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2239939----T:  2240192 	 St: 802750c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240192----T:  2240445 	 St: 8026f000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240445----T:  2240698 	 St: 8027c0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240698----T:  2240951 	 St: 80279020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240951----T:  2241204 	 St: 802790a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2241204----T:  2241457 	 St: 8026d060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2241457----T:  2241710 	 St: 8026d0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2241710----T:  2241963 	 St: 80278040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2241963----T:  2242216 	 St: 802782e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242216----T:  2242469 	 St: 8027a080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242469----T:  2242722 	 St: 80266280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242722----T:  2242975 	 St: 80271000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2242975----T:  2243228 	 St: 8026a020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243228----T:  2243481 	 St: 80274040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243481----T:  2243734 	 St: 80276280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243734----T:  2243987 	 St: 802740e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243987----T:  2244240 	 St: 80269000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244240----T:  2244493 	 St: 8026a200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244493----T:  2244746 	 St: 80274240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244746----T:  2244999 	 St: 802690c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244999----T:  2245252 	 St: 8026a2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2245252----T:  2245505 	 St: 80269280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2245505----T:  2245758 	 St: 8026b400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2245758----T:  2246011 	 St: 80273040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246011----T:  2246264 	 St: 8026e440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246264----T:  2246517 	 St: 80268080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2246517----T:  2246770 	 St: 80268280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246770----T:  2247023 	 St: 802720a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247023----T:  2247276 	 St: 802722a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247276----T:  2247529 	 St: 80278820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247529----T:  2247782 	 St: 802724e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247782----T:  2248035 	 St: 80279200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2248035----T:  2248288 	 St: 8027b2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2248288----T:  2248541 	 St: 8027d080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2248541----T:  2248794 	 St: 80279480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2248794----T:  2249047 	 St: 8027d240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2249047----T:  2249300 	 St: 8026f280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2249300----T:  2249553 	 St: 802752c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2249553----T:  2249806 	 St: 8026f460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2249806----T:  2250059 	 St: 802706e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250059----T:  2250312 	 St: 80270a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250312----T:  2250565 	 St: 80271a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250565----T:  2250818 	 St: 8027a480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250818----T:  2251071 	 St: 80270ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2251071----T:  2251324 	 St: 8027a660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251324----T:  2251577 	 St: 8027a800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251577----T:  2251830 	 St: 80277640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251830----T:  2252083 	 St: 80276860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2252083----T:  2252336 	 St: 80266600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2252336----T:  2252589 	 St: 8026c6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2252589----T:  2252842 	 St: 80274460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2252842----T:  2253095 	 St: 802768e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2253095----T:  2253348 	 St: 80266680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2253348----T:  2253601 	 St: 8026ca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2253601----T:  2253854 	 St: 80274480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2253854----T:  2254107 	 St: 80266ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254107----T:  2254360 	 St: 80267220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254360----T:  2254613 	 St: 8026a4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254613----T:  2254866 	 St: 8026cac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254866----T:  2255119 	 St: 80274a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255119----T:  2255372 	 St: 80267640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255372----T:  2255625 	 St: 8028a040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255625----T:  2255878 	 St: 80295080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255878----T:  2256131 	 St: 8028a220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256131----T:  2256384 	 St: 80287200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2256384----T:  2256637 	 St: 8028a2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256637----T:  2256890 	 St: 8028f060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256890----T:  2257143 	 St: 8028f0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257143----T:  2257396 	 St: 8028f2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257396----T:  2257649 	 St: 80293000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257649----T:  2257902 	 St: 802930c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257902----T:  2258155 	 St: 80293200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2258155----T:  2258408 	 St: 80297080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2258408----T:  2258661 	 St: 802932e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2258661----T:  2258914 	 St: 80298060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2258914----T:  2259167 	 St: 80337b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2259167----T:  2259420 	 St: 80325d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2259420----T:  2259673 	 St: 80326340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2259673----T:  2259926 	 St: 803269a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2259926----T:  2260179 	 St: 80326b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260179----T:  2260432 	 St: 8033a9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260432----T:  2260685 	 St: 8033abc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260685----T:  2260938 	 St: 8033ac20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260938----T:  2261191 	 St: 8031a720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261191----T:  2261444 	 St: 8033b880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261444----T:  2261697 	 St: 8031b1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261697----T:  2261950 	 St: 8031b2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261950----T:  2262203 	 St: 8033bb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2262203----T:  2262456 	 St: 8033bc40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2262456----T:  2262709 	 St: 8033bd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2262709----T:  2262962 	 St: 8033c140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2262962----T:  2263215 	 St: 80312400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263215----T:  2263468 	 St: 80312860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263468----T:  2263721 	 St: 803128c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263721----T:  2263974 	 St: 80312aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263974----T:  2264227 	 St: 802ffcc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264227----T:  2264480 	 St: 802ffd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264480----T:  2264733 	 St: 803056c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2264733----T:  2264986 	 St: 80338d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264986----T:  2265239 	 St: 80338e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2265239----T:  2265492 	 St: 802fc000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265492----T:  2265745 	 St: 8030b060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265745----T:  2265998 	 St: 8030b180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265998----T:  2266251 	 St: 8030b680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2266251----T:  2266504 	 St: 80314ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2266504----T:  2266757 	 St: 802f9bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2266757----T:  2267010 	 St: 802fcb00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2267010----T:  2267263 	 St: 80323120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267263----T:  2267516 	 St: 80328c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267516----T:  2267769 	 St: 8032be20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267769----T:  2268022 	 St: 8033e380 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2268022----T:  2268275 	 St: 80340d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268275----T:  2268528 	 St: 803207c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268528----T:  2268781 	 St: 8033ea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268781----T:  2269034 	 St: 80329260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269034----T:  2269287 	 St: 803357e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269287----T:  2269540 	 St: 80341440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269540----T:  2269793 	 St: 802fd420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269793----T:  2270046 	 St: 80315880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270046----T:  2270299 	 St: 803235c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270299----T:  2270552 	 St: 80323740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270552----T:  2270805 	 St: 8033ef60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270805----T:  2271058 	 St: 8033f0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271058----T:  2271311 	 St: 802fa220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271311----T:  2271564 	 St: 803033c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271564----T:  2271817 	 St: 8030c1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271817----T:  2272070 	 St: 8030c300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2272070----T:  2272323 	 St: 8030c3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2272323----T:  2272576 	 St: 8030e640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2272576----T:  2272829 	 St: 803165e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2272829----T:  2273082 	 St: 803217c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273082----T:  2273335 	 St: 80321880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273335----T:  2273588 	 St: 80329ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273588----T:  2273841 	 St: 8032ce40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273841----T:  2274094 	 St: 8032cf60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274094----T:  2274347 	 St: 80341860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274347----T:  2274600 	 St: 802fa660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274600----T:  2274853 	 St: 802fa6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274853----T:  2275106 	 St: 8030c880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2275106----T:  2275359 	 St: 80323a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275359----T:  2275612 	 St: 80323c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275612----T:  2275865 	 St: 80332fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275865----T:  2276118 	 St: 80346e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276118----T:  2276371 	 St: 80346fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276371----T:  2276624 	 St: 802fb4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276624----T:  2276877 	 St: 80308840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276877----T:  2277130 	 St: 803088c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277130----T:  2277383 	 St: 80336780 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2277383----T:  2277636 	 St: 80342020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277636----T:  2277889 	 St: 802f6740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277889----T:  2278142 	 St: 80303740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278142----T:  2278395 	 St: 80303980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278395----T:  2278648 	 St: 8030f3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278648----T:  2278901 	 St: 8032a160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278901----T:  2279154 	 St: 8032a1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2279154----T:  2279407 	 St: 8032ece0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2279407----T:  2279660 	 St: 80347540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2279660----T:  2279913 	 St: 80308f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2279913----T:  2280166 	 St: 803170a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280166----T:  2280419 	 St: 8032a560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280419----T:  2280672 	 St: 8032a600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280672----T:  2280925 	 St: 803332e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280925----T:  2281178 	 St: 803335a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281178----T:  2281431 	 St: 803427a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281431----T:  2281684 	 St: 8032da00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281684----T:  2281937 	 St: 8032db60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281937----T:  2282190 	 St: 80342c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2282190----T:  2282443 	 St: 80348060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282443----T:  2282696 	 St: 8032b2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282696----T:  2282949 	 St: 8032b300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282949----T:  2283202 	 St: 8032f8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283202----T:  2283455 	 St: 8032faa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283455----T:  2283708 	 St: 80358d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283708----T:  2283961 	 St: 80358de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283961----T:  2284214 	 St: 80358ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2284214----T:  2284467 	 St: 80365540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2284467----T:  2284720 	 St: 8036e0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2284720----T:  2284973 	 St: 80383140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2284973----T:  2285226 	 St: 80370fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285226----T:  2285479 	 St: 80398120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285479----T:  2285732 	 St: 8038ed80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285732----T:  2285985 	 St: 8038ef20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285985----T:  2286238 	 St: 8036b160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286238----T:  2286491 	 St: 8036b2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286491----T:  2286744 	 St: 8038be00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286744----T:  2286997 	 St: 8038c5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286997----T:  2287250 	 St: 80391e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287250----T:  2287503 	 St: 803562a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287503----T:  2287756 	 St: 80376fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287756----T:  2288009 	 St: 803770c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288009----T:  2288262 	 St: 80377140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288262----T:  2288515 	 St: 80361d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288515----T:  2288768 	 St: 80386600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288768----T:  2289021 	 St: 8037ff00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289021----T:  2289274 	 St: 80380080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289274----T:  2289527 	 St: 803804c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289527----T:  2289780 	 St: 8035ea40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289780----T:  2290033 	 St: 8035ec80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290033----T:  2290286 	 St: 803622c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290286----T:  2290539 	 St: 803624a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290539----T:  2290792 	 St: 8035f260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290792----T:  2291045 	 St: 8035f2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291045----T:  2291298 	 St: 8035f380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291298----T:  2291551 	 St: 80365aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291551----T:  2291804 	 St: 8037d040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291804----T:  2292057 	 St: 8036ec00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292057----T:  2292310 	 St: 8035bd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292310----T:  2292563 	 St: 8035be80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292563----T:  2292816 	 St: 8035c380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292816----T:  2293069 	 St: 8037a120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293069----T:  2293322 	 St: 8037a6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293322----T:  2293575 	 St: 8038d4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293575----T:  2293828 	 St: 8037ade0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293828----T:  2294081 	 St: 8038f300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294081----T:  2294334 	 St: 80395720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294334----T:  2294587 	 St: 8039afa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294587----T:  2294840 	 St: 8039b100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294840----T:  2295093 	 St: 8038faa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295093----T:  2295346 	 St: 8038fb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295346----T:  2295599 	 St: 8039b500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295599----T:  2295852 	 St: 80371760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295852----T:  2296105 	 St: 803717a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296105----T:  2296358 	 St: 80383740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296358----T:  2296611 	 St: 803837a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296611----T:  2296864 	 St: 80371d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296864----T:  2297117 	 St: 80375440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297117----T:  2297370 	 St: 80378f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297370----T:  2297623 	 St: 80392a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297623----T:  2297876 	 St: 80375f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297876----T:  2298129 	 St: 80376000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2298129----T:  2298382 	 St: 80393000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298382----T:  2298635 	 St: 80393500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298635----T:  2298888 	 St: 80389f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298888----T:  2299141 	 St: 80369480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2299141----T:  2299394 	 St: 80387740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299394----T:  2299647 	 St: 80387880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299647----T:  2299900 	 St: 80356d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299900----T:  2300153 	 St: 80356ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300153----T:  2300406 	 St: 80356f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300406----T:  2300659 	 St: 80356fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300659----T:  2300912 	 St: 80380b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300912----T:  2301165 	 St: 80380b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301165----T:  2301418 	 St: 80357b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301418----T:  2301671 	 St: 803592e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301671----T:  2301924 	 St: 80362b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301924----T:  2302177 	 St: 80369de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302177----T:  2302430 	 St: 8036a020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302430----T:  2302683 	 St: 803c2200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302683----T:  2302936 	 St: 803e3460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302936----T:  2303189 	 St: 803b9760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303189----T:  2303442 	 St: 803b9840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303442----T:  2303695 	 St: 803c27a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303695----T:  2303948 	 St: 803c2960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303948----T:  2304201 	 St: 803d1440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304201----T:  2304454 	 St: 803d1520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304454----T:  2304707 	 St: 803d1aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304707----T:  2304960 	 St: 803dd2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304960----T:  2305213 	 St: 803dd500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305213----T:  2305466 	 St: 803e9560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305466----T:  2305719 	 St: 803e9600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305719----T:  2305972 	 St: 803dd8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305972----T:  2306225 	 St: 803ddb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2306225----T:  2306732 	 St: 80246000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(0.342336)
F:  2306732----T:  2307239 	 St: 8024e000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(0.342336)
F:  2307239----T:  2307492 	 St: 802f7960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307492----T:  2307745 	 St: 802fe1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307745----T:  2307998 	 St: 802fe240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307998----T:  2308251 	 St: 80309ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308251----T:  2308504 	 St: 802f8420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308504----T:  2308757 	 St: 803012a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308757----T:  2309010 	 St: 80304820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309010----T:  2309263 	 St: 80304c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309263----T:  2309516 	 St: 80309400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309516----T:  2309769 	 St: 80304400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2309769----T:  2310022 	 St: 802f7220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310022----T:  2310275 	 St: 80300580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310275----T:  2310528 	 St: 80306d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310528----T:  2310781 	 St: 802f7420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310781----T:  2311034 	 St: 80307040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311034----T:  2311287 	 St: 803077e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311287----T:  2311540 	 St: 8030a500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311540----T:  2311793 	 St: 8030d400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311793----T:  2312046 	 St: 80307780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312046----T:  2312299 	 St: 8030a5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312299----T:  2312552 	 St: 8030d580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312552----T:  2312805 	 St: 80302e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312805----T:  2313058 	 St: 8030d280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313058----T:  2313311 	 St: 802f7620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313311----T:  2313564 	 St: 80301300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2313564----T:  2313817 	 St: 80304040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313817----T:  2314070 	 St: 8030a780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314070----T:  2314323 	 St: 803015a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314323----T:  2314576 	 St: 802f8e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314576----T:  2314829 	 St: 80307c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314829----T:  2315082 	 St: 802f7d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315082----T:  2315335 	 St: 80307dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315335----T:  2315588 	 St: 803096c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315588----T:  2315841 	 St: 80309720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315841----T:  2316094 	 St: 8030dde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316094----T:  2316347 	 St: 80309780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316347----T:  2316600 	 St: 80301920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316600----T:  2316853 	 St: 80309920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316853----T:  2317106 	 St: 80301a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2317106----T:  2317359 	 St: 80301b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2317359----T:  2317612 	 St: 80308000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2317612----T:  2317865 	 St: 80301b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2317865----T:  2318118 	 St: 80308100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2318118----T:  2318371 	 St: 8030d8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2318371----T:  2318624 	 St: 80301c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2318624----T:  2318877 	 St: 8030a1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2318877----T:  2319130 	 St: 8031dc40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319130----T:  2319383 	 St: 80322860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319383----T:  2319636 	 St: 803134a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319636----T:  2319889 	 St: 803135c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319889----T:  2320142 	 St: 80313600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320142----T:  2320395 	 St: 80319e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320395----T:  2320648 	 St: 8031d040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320648----T:  2320901 	 St: 803251e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320901----T:  2321154 	 St: 80318880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2321154----T:  2321407 	 St: 8031df60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2321407----T:  2321660 	 St: 8031ed60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2321660----T:  2321913 	 St: 803181c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2321913----T:  2322166 	 St: 803106e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322166----T:  2322419 	 St: 8031d780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322419----T:  2322672 	 St: 80324340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322672----T:  2322925 	 St: 80311ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322925----T:  2323178 	 St: 803248e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323178----T:  2323431 	 St: 80311fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323431----T:  2323684 	 St: 80324aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323684----T:  2323937 	 St: 80310800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2323937----T:  2324190 	 St: 80313fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324190----T:  2324443 	 St: 80318e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324443----T:  2324696 	 St: 8031e6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324696----T:  2324949 	 St: 803250c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324949----T:  2325202 	 St: 8031fa00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2325202----T:  2325455 	 St: 8031ec00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325455----T:  2325708 	 St: 803103c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325708----T:  2325961 	 St: 803185a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325961----T:  2326214 	 St: 8031c820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326214----T:  2326467 	 St: 8031fd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326467----T:  2326720 	 St: 80322060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326720----T:  2326973 	 St: 80310e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326973----T:  2327226 	 St: 8031c8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327226----T:  2327479 	 St: 80310fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327479----T:  2327732 	 St: 80318ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327732----T:  2327985 	 St: 80318bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327985----T:  2328238 	 St: 8031cc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328238----T:  2328491 	 St: 8031d840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328491----T:  2328744 	 St: 8031ce60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328744----T:  2328997 	 St: 8031d8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328997----T:  2329250 	 St: 8031da20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329250----T:  2329503 	 St: 8031f240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329503----T:  2329756 	 St: 803194e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329756----T:  2330009 	 St: 80319720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2330009----T:  2330262 	 St: 80319ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2330262----T:  2330858 	 St: 80256000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:  2330858----T:  2331111 	 St: 80311000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2331111----T:  2331532 	 St: 80260000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.284267)
F:  2331532----T:  2331785 	 St: 8032e440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2331785----T:  2332038 	 St: 80328b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332038----T:  2332291 	 St: 80330620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332291----T:  2332544 	 St: 803402c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332544----T:  2332797 	 St: 80327bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332797----T:  2333050 	 St: 80327cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333050----T:  2333303 	 St: 80339ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333303----T:  2333556 	 St: 80330c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333556----T:  2333809 	 St: 80337340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333809----T:  2334062 	 St: 80339f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334062----T:  2334315 	 St: 80337540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334315----T:  2334568 	 St: 80339f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334568----T:  2334821 	 St: 8033a300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334821----T:  2335074 	 St: 80327e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335074----T:  2335327 	 St: 80327f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335327----T:  2335580 	 St: 80343200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335580----T:  2335833 	 St: 8033a680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335833----T:  2336086 	 St: 803432c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2336086----T:  2336339 	 St: 8033a840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2336339----T:  2336592 	 St: 80343320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2336592----T:  2336845 	 St: 80328300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2336845----T:  2337098 	 St: 80328480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2337098----T:  2337351 	 St: 80328640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337351----T:  2337604 	 St: 80328880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337604----T:  2337857 	 St: 80327860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337857----T:  2338110 	 St: 8032eae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338110----T:  2338363 	 St: 803307e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338363----T:  2338616 	 St: 80330f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338616----T:  2338869 	 St: 80334a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338869----T:  2339122 	 St: 803311c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339122----T:  2339375 	 St: 80337260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339375----T:  2339628 	 St: 80340040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339628----T:  2339881 	 St: 803315a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339881----T:  2340134 	 St: 80331740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340134----T:  2340387 	 St: 80331280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340387----T:  2340640 	 St: 80331480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340640----T:  2340893 	 St: 803317c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340893----T:  2341146 	 St: 80345b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341146----T:  2341399 	 St: 803453e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341399----T:  2341652 	 St: 80352220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341652----T:  2341905 	 St: 80343dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341905----T:  2342158 	 St: 80344560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342158----T:  2342411 	 St: 803455c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342411----T:  2342664 	 St: 80345860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342664----T:  2342917 	 St: 80349280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342917----T:  2343170 	 St: 80349400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343170----T:  2343423 	 St: 80350180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343423----T:  2343676 	 St: 8034b6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343676----T:  2343929 	 St: 8034d120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343929----T:  2344182 	 St: 803505e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344182----T:  2344435 	 St: 80344180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344435----T:  2344688 	 St: 80349860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344688----T:  2344941 	 St: 80344200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344941----T:  2345194 	 St: 8034be00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2345194----T:  2345447 	 St: 8034cb80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2345447----T:  2345700 	 St: 80345ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2345700----T:  2345953 	 St: 80345fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2345953----T:  2346206 	 St: 8034a160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346206----T:  2346459 	 St: 8034a280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346459----T:  2346712 	 St: 80351840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346712----T:  2346965 	 St: 803538a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346965----T:  2347218 	 St: 80346660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2347218----T:  2347471 	 St: 80353940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2347471----T:  2347724 	 St: 80349c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2347724----T:  2347977 	 St: 80352fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2347977----T:  2348230 	 St: 803531c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2348230----T:  2348483 	 St: 80351f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2348483----T:  2348736 	 St: 8034f6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2348736----T:  2348989 	 St: 80351020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2348989----T:  2349242 	 St: 80349100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2349242----T:  2349495 	 St: 8034e300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2349495----T:  2349748 	 St: 80351220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2349748----T:  2350001 	 St: 8034e5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350001----T:  2350254 	 St: 803534c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350254----T:  2350507 	 St: 8034c940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350507----T:  2350760 	 St: 8034d6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350760----T:  2351013 	 St: 80353c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351013----T:  2351266 	 St: 8034ad20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351266----T:  2351519 	 St: 80350940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351519----T:  2351772 	 St: 80353d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351772----T:  2352025 	 St: 8034ade0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352025----T:  2352278 	 St: 8034daa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352278----T:  2352531 	 St: 80350a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352531----T:  2352784 	 St: 8034ba60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352784----T:  2353037 	 St: 8034dce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353037----T:  2353290 	 St: 80350a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353290----T:  2353543 	 St: 80354ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353543----T:  2353796 	 St: 80350b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353796----T:  2354049 	 St: 80350b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2354049----T:  2354302 	 St: 803555a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2354302----T:  2354555 	 St: 80355780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2354555----T:  2354936 	 St: 80266000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:  2354936----T:  2355532 	 St: 8026b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:  2355532----T:  2355785 	 St: 803630a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2355785----T:  2356038 	 St: 8035d300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2356038----T:  2356291 	 St: 8035d400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2356291----T:  2356544 	 St: 80361040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2356544----T:  2356797 	 St: 803581e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2356797----T:  2357050 	 St: 80363b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357050----T:  2357303 	 St: 80358220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357303----T:  2357556 	 St: 80364140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357556----T:  2357809 	 St: 80360200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357809----T:  2358062 	 St: 8035a540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358062----T:  2358315 	 St: 8035a5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358315----T:  2358568 	 St: 80364600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358568----T:  2358821 	 St: 8035e7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358821----T:  2359074 	 St: 8035e800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359074----T:  2359327 	 St: 80361ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359327----T:  2359580 	 St: 80361b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359580----T:  2359833 	 St: 80364960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359833----T:  2360086 	 St: 80360e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360086----T:  2360339 	 St: 80364a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360339----T:  2360592 	 St: 8035b060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360592----T:  2360845 	 St: 8035b120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360845----T:  2361098 	 St: 8035dac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2361098----T:  2361351 	 St: 8035db00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2361351----T:  2361604 	 St: 80358340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2361604----T:  2361857 	 St: 8035a380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2361857----T:  2362110 	 St: 80358580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362110----T:  2362363 	 St: 8035b540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362363----T:  2362616 	 St: 80358900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2362616----T:  2362869 	 St: 8035a880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362869----T:  2363122 	 St: 8035a980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363122----T:  2363375 	 St: 8035aa60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363375----T:  2363628 	 St: 8035ac40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363628----T:  2363881 	 St: 8035b9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363881----T:  2364134 	 St: 8035baa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364134----T:  2364387 	 St: 8035bb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364387----T:  2364640 	 St: 803678e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364640----T:  2364893 	 St: 80374f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2364893----T:  2365146 	 St: 80366940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365146----T:  2365399 	 St: 80367640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365399----T:  2365652 	 St: 80368280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365652----T:  2365905 	 St: 80368340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365905----T:  2366158 	 St: 803683c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366158----T:  2366411 	 St: 80368560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366411----T:  2366664 	 St: 803689a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366664----T:  2366917 	 St: 80366400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2366917----T:  2367170 	 St: 8037e160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367170----T:  2367423 	 St: 80366560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367423----T:  2367676 	 St: 8037e1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367676----T:  2367929 	 St: 8036c8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367929----T:  2368182 	 St: 8037e100 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2368182----T:  2368435 	 St: 80367080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368435----T:  2368688 	 St: 8036ca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368688----T:  2368941 	 St: 80379440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368941----T:  2369194 	 St: 8037c540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369194----T:  2369447 	 St: 80381c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369447----T:  2369700 	 St: 80372ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369700----T:  2369953 	 St: 803794e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369953----T:  2370206 	 St: 8037c5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2370206----T:  2370459 	 St: 80381ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2370459----T:  2370712 	 St: 8036c340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2370712----T:  2370965 	 St: 80372fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2370965----T:  2371218 	 St: 80373060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371218----T:  2371471 	 St: 80379ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371471----T:  2371724 	 St: 8037b860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371724----T:  2371977 	 St: 80366060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371977----T:  2372230 	 St: 803791c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2372230----T:  2372483 	 St: 80382a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2372483----T:  2372736 	 St: 8036f080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2372736----T:  2372989 	 St: 8037f040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2372989----T:  2373242 	 St: 8037f0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373242----T:  2373495 	 St: 8037ba60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373495----T:  2373748 	 St: 803723e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373748----T:  2374001 	 St: 80367d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374001----T:  2374254 	 St: 80367e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374254----T:  2374507 	 St: 803731c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374507----T:  2374760 	 St: 80367ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374760----T:  2375013 	 St: 80373340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375013----T:  2375266 	 St: 80381fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375266----T:  2375519 	 St: 80372be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375519----T:  2375772 	 St: 80372ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375772----T:  2376025 	 St: 80379d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376025----T:  2376278 	 St: 8036d640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376278----T:  2376531 	 St: 80379de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376531----T:  2376784 	 St: 80382720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376784----T:  2377037 	 St: 8037cb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377037----T:  2377290 	 St: 8036d760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377290----T:  2377543 	 St: 8036f6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377543----T:  2377796 	 St: 80382400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2377796----T:  2378049 	 St: 8036d7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378049----T:  2378302 	 St: 8036f7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378302----T:  2378555 	 St: 80372640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378555----T:  2378808 	 St: 80382540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378808----T:  2379061 	 St: 8036dd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379061----T:  2379314 	 St: 8036dba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379314----T:  2379567 	 St: 80372160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379567----T:  2379820 	 St: 8036c000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379820----T:  2380073 	 St: 8036fde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2380073----T:  2380326 	 St: 80374900 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2380326----T:  2380579 	 St: 8036c140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2380579----T:  2380832 	 St: 80374a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2380832----T:  2381085 	 St: 8036c6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381085----T:  2381338 	 St: 803737a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381338----T:  2381591 	 St: 80373960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381591----T:  2381844 	 St: 8037e9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381844----T:  2382097 	 St: 80370400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2382097----T:  2382350 	 St: 8037eba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2382350----T:  2382603 	 St: 80382c80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2382603----T:  2382856 	 St: 8037cd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2382856----T:  2383109 	 St: 80370840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383109----T:  2383362 	 St: 8037ce60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383362----T:  2383615 	 St: 80373f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383615----T:  2384531 	 St: 80275000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(0.618501)
F:  2384531----T:  2385309 	 St: 80286000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:  2385309----T:  2385562 	 St: 803881a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2385562----T:  2385815 	 St: 80399d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2385815----T:  2386068 	 St: 80399e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386068----T:  2386321 	 St: 803a5460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386321----T:  2386574 	 St: 803a5500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386574----T:  2386827 	 St: 803aed60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386827----T:  2387080 	 St: 80394e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387080----T:  2387333 	 St: 803857a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387333----T:  2387586 	 St: 803b3240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387586----T:  2387839 	 St: 803858a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387839----T:  2388092 	 St: 803973e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388092----T:  2388345 	 St: 80399140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388345----T:  2388598 	 St: 8039e000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388598----T:  2388851 	 St: 803ab8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388851----T:  2389104 	 St: 803adee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389104----T:  2389357 	 St: 803b0f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389357----T:  2389610 	 St: 803a4020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389610----T:  2389863 	 St: 80385bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389863----T:  2390116 	 St: 803a10e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390116----T:  2390369 	 St: 803a40a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390369----T:  2390622 	 St: 803ab2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390622----T:  2390875 	 St: 8039d020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390875----T:  2391128 	 St: 803a42e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391128----T:  2391381 	 St: 8039d080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2391381----T:  2391634 	 St: 803a48c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391634----T:  2391887 	 St: 803b0840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391887----T:  2392140 	 St: 803a2860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392140----T:  2392393 	 St: 803ad760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392393----T:  2392646 	 St: 803b44c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392646----T:  2392899 	 St: 8038b5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392899----T:  2393152 	 St: 803ae2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393152----T:  2393405 	 St: 803aa080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393405----T:  2393658 	 St: 80384dc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2393658----T:  2393911 	 St: 803b50e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393911----T:  2394164 	 St: 8038a180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394164----T:  2394417 	 St: 803b1d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394417----T:  2394670 	 St: 8038e920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394670----T:  2394923 	 St: 8039f120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394923----T:  2395176 	 St: 803a7140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2395176----T:  2395429 	 St: 8039d9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2395429----T:  2395682 	 St: 8039f180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2395682----T:  2395935 	 St: 803a7260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2395935----T:  2396188 	 St: 80385240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396188----T:  2396441 	 St: 8039f220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396441----T:  2396694 	 St: 803a7340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396694----T:  2396947 	 St: 803aa3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396947----T:  2397200 	 St: 803b2220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397200----T:  2397453 	 St: 8038adc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397453----T:  2397706 	 St: 803a8bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397706----T:  2397959 	 St: 803aa500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397959----T:  2398212 	 St: 8038ae00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398212----T:  2398465 	 St: 803b38c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398465----T:  2398718 	 St: 803a1660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398718----T:  2398971 	 St: 803b39e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398971----T:  2399224 	 St: 803909c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399224----T:  2399477 	 St: 80391420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399477----T:  2399730 	 St: 803a8ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399730----T:  2399983 	 St: 803847a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399983----T:  2400236 	 St: 80384860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400236----T:  2400489 	 St: 803a1b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2400489----T:  2400742 	 St: 80384c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400742----T:  2400995 	 St: 80390d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400995----T:  2401248 	 St: 8039dc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2401248----T:  2401501 	 St: 803aab60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2401501----T:  2401754 	 St: 80390e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2401754----T:  2402007 	 St: 8039cd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402007----T:  2402260 	 St: 803aacc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402260----T:  2402513 	 St: 80384260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402513----T:  2402766 	 St: 80388080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402766----T:  2403019 	 St: 80390f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403019----T:  2403272 	 St: 8039e560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403272----T:  2403525 	 St: 8039a0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403525----T:  2403778 	 St: 8039e660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403778----T:  2404031 	 St: 803a6720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404031----T:  2404284 	 St: 8039fd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404284----T:  2404537 	 St: 803a1840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404537----T:  2404790 	 St: 803a5820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404790----T:  2405043 	 St: 803a7a40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2405043----T:  2405296 	 St: 803ab000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2405296----T:  2405549 	 St: 803a7fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2405549----T:  2405802 	 St: 8039e780 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2405802----T:  2406055 	 St: 803a80c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406055----T:  2406308 	 St: 803ab6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406308----T:  2406561 	 St: 803afb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406561----T:  2406814 	 St: 803b2f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406814----T:  2407067 	 St: 803912c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2407067----T:  2407320 	 St: 80399420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2407320----T:  2407573 	 St: 803a7540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2407573----T:  2407826 	 St: 803afd80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2407826----T:  2408079 	 St: 803a75c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408079----T:  2408332 	 St: 803a8460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408332----T:  2408585 	 St: 803a6c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408585----T:  2408838 	 St: 803a84e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408838----T:  2409091 	 St: 8038eb20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409091----T:  2409344 	 St: 8039a500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409344----T:  2409597 	 St: 803ac660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409597----T:  2409850 	 St: 803add00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409850----T:  2410103 	 St: 8038e560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410103----T:  2410356 	 St: 80397720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410356----T:  2410609 	 St: 803a4f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410609----T:  2410862 	 St: 803ac6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410862----T:  2411115 	 St: 803ac780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411115----T:  2411368 	 St: 80397b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411368----T:  2411621 	 St: 803a4a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411621----T:  2411874 	 St: 803b3ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411874----T:  2412127 	 St: 803a2140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412127----T:  2412380 	 St: 803a4a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2412380----T:  2412633 	 St: 803a9ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412633----T:  2412886 	 St: 80396ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412886----T:  2413139 	 St: 803ac3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413139----T:  2413392 	 St: 80394280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413392----T:  2413645 	 St: 80396d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413645----T:  2413898 	 St: 803a69a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413898----T:  2414151 	 St: 803a8680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414151----T:  2414404 	 St: 803b2e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414404----T:  2414657 	 St: 803943e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414657----T:  2414910 	 St: 803a00e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414910----T:  2415163 	 St: 803a8800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415163----T:  2415416 	 St: 803944e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415416----T:  2415669 	 St: 803a0140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415669----T:  2415922 	 St: 803ac9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415922----T:  2416175 	 St: 803947c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2416175----T:  2416428 	 St: 803a0200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2416428----T:  2416681 	 St: 803a37c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2416681----T:  2416934 	 St: 8039f580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2416934----T:  2417187 	 St: 803a3960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417187----T:  2417440 	 St: 803a9e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417440----T:  2417693 	 St: 803af9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417693----T:  2417946 	 St: 803a9fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417946----T:  2418199 	 St: 803dec60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418199----T:  2418452 	 St: 803deca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418452----T:  2418705 	 St: 803ba140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418705----T:  2418958 	 St: 803c5d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418958----T:  2419211 	 St: 803bace0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419211----T:  2419464 	 St: 803d27a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419464----T:  2419717 	 St: 803c9320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419717----T:  2419970 	 St: 803d6ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419970----T:  2420223 	 St: 803c09e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420223----T:  2420476 	 St: 803c3ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420476----T:  2420729 	 St: 803b7e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420729----T:  2420982 	 St: 803ca320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420982----T:  2421235 	 St: 803da140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2421235----T:  2421488 	 St: 803c4040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2421488----T:  2421741 	 St: 803bf320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2421741----T:  2421994 	 St: 803bc260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2421994----T:  2422247 	 St: 803bbbc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2422247----T:  2422500 	 St: 803bc280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2422500----T:  2422753 	 St: 803bc360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2422753----T:  2423006 	 St: 803c0400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2423006----T:  2423259 	 St: 803bda00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2423259----T:  2423512 	 St: 803beac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2423512----T:  2423765 	 St: 803c5e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2423765----T:  2424018 	 St: 803c48e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2424018----T:  2424271 	 St: 803c4980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2424271----T:  2424524 	 St: 803cb840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2424524----T:  2424777 	 St: 803b7ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2424777----T:  2425030 	 St: 803c8920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425030----T:  2425283 	 St: 803ccc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2425283----T:  2425536 	 St: 803b7bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425536----T:  2425789 	 St: 803c8980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425789----T:  2426042 	 St: 803c0a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426042----T:  2426295 	 St: 803cea00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426295----T:  2426548 	 St: 803c0cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426548----T:  2426801 	 St: 803c5560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426801----T:  2427054 	 St: 803b8220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427054----T:  2427307 	 St: 803bcf80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427307----T:  2427560 	 St: 803c5660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427560----T:  2427813 	 St: 803bd000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427813----T:  2428066 	 St: 803cc200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2428066----T:  2428319 	 St: 803bb320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428319----T:  2428572 	 St: 803bb540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428572----T:  2428825 	 St: 803bfac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428825----T:  2429078 	 St: 803bb960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429078----T:  2429331 	 St: 803bd6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429331----T:  2429584 	 St: 803cf460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429584----T:  2429837 	 St: 803bd780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429837----T:  2430090 	 St: 803cf4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430090----T:  2430343 	 St: 803d50e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430343----T:  2430596 	 St: 803d8f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430596----T:  2430849 	 St: 803b82e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430849----T:  2431102 	 St: 803bdf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431102----T:  2431355 	 St: 803c5900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431355----T:  2431608 	 St: 803cd040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431608----T:  2431861 	 St: 803d49e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431861----T:  2432114 	 St: 803d72c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432114----T:  2432367 	 St: 803bb760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432367----T:  2432620 	 St: 803c5a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432620----T:  2432873 	 St: 803d4a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432873----T:  2433126 	 St: 803c4400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2433126----T:  2433379 	 St: 803dcc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2433379----T:  2433632 	 St: 803be000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2433632----T:  2433885 	 St: 803db280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2433885----T:  2434138 	 St: 803dfd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434138----T:  2434391 	 St: 803c96c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434391----T:  2434644 	 St: 803d3e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434644----T:  2434897 	 St: 803b7420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434897----T:  2435150 	 St: 803bc740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435150----T:  2435403 	 St: 803c98a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435403----T:  2435656 	 St: 803cbf80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435656----T:  2435909 	 St: 803d9da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435909----T:  2436162 	 St: 803b7480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436162----T:  2436415 	 St: 803c11c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436415----T:  2436668 	 St: 803c9b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436668----T:  2436921 	 St: 803b86e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436921----T:  2437174 	 St: 803beda0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437174----T:  2437427 	 St: 803c1200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437427----T:  2437680 	 St: 803dbc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437680----T:  2437933 	 St: 803b8700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437933----T:  2438186 	 St: 803c1fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2438186----T:  2438439 	 St: 803c31a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2438439----T:  2438692 	 St: 803c9f40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2438692----T:  2438945 	 St: 803c3200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2438945----T:  2439198 	 St: 803ca0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439198----T:  2439451 	 St: 803b6600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439451----T:  2439704 	 St: 803c18a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439704----T:  2439957 	 St: 803ce240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439957----T:  2440210 	 St: 803d5460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440210----T:  2440463 	 St: 803df660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440463----T:  2440716 	 St: 803df6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440716----T:  2440969 	 St: 803bf760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440969----T:  2441222 	 St: 803cf200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2441222----T:  2441475 	 St: 803df700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2441475----T:  2441728 	 St: 803c7000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2441728----T:  2441981 	 St: 803b7820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2441981----T:  2442234 	 St: 803c7160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442234----T:  2442487 	 St: 803d0880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2442487----T:  2442740 	 St: 803de360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442740----T:  2442993 	 St: 803c7280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442993----T:  2443246 	 St: 803d0900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2443246----T:  2443499 	 St: 803d3100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2443499----T:  2443752 	 St: 803df940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2443752----T:  2444005 	 St: 803cc6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444005----T:  2444258 	 St: 803b6bc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2444258----T:  2444511 	 St: 803c8b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444511----T:  2444764 	 St: 803cc780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444764----T:  2445017 	 St: 803db760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445017----T:  2445270 	 St: 803c8c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445270----T:  2445523 	 St: 803cc8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445523----T:  2445776 	 St: 803d8c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445776----T:  2446029 	 St: 803cdc60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446029----T:  2446282 	 St: 803d8de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446282----T:  2446535 	 St: 803b8ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446535----T:  2446788 	 St: 803ca7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446788----T:  2447041 	 St: 803cde80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2447041----T:  2447294 	 St: 803d4580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2447294----T:  2447547 	 St: 803c9dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2447547----T:  2447800 	 St: 803cd3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2447800----T:  2448053 	 St: 803d3fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2448053----T:  2448306 	 St: 803d4640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2448306----T:  2448559 	 St: 803c5120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2448559----T:  2448812 	 St: 803c9e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2448812----T:  2449065 	 St: 803cd420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449065----T:  2449318 	 St: 803bbfc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449318----T:  2449571 	 St: 803bc020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449571----T:  2449824 	 St: 803c1920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449824----T:  2450077 	 St: 803cf6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450077----T:  2450330 	 St: 803bc0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450330----T:  2450583 	 St: 803c1ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450583----T:  2450836 	 St: 803cf820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450836----T:  2451089 	 St: 803c0ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451089----T:  2451342 	 St: 803cee60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451342----T:  2451595 	 St: 803d4300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451595----T:  2451848 	 St: 803d86a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451848----T:  2452101 	 St: 803ceea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452101----T:  2452354 	 St: 803d87c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452354----T:  2452607 	 St: 803dc6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452607----T:  2452860 	 St: 803b8b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452860----T:  2453113 	 St: 803cefc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2453113----T:  2453366 	 St: 803cfd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2453366----T:  2453619 	 St: 803e0040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2453619----T:  2453872 	 St: 803da4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2453872----T:  2454125 	 St: 803d53a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454125----T:  2454378 	 St: 803d8540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454378----T:  2454631 	 St: 803dbe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454631----T:  2454884 	 St: 803d20e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454884----T:  2455137 	 St: 803dbe80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455137----T:  2455390 	 St: 803d2360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455390----T:  2455643 	 St: 803d61a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455643----T:  2455896 	 St: 803d2440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455896----T:  2456149 	 St: 803d9280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2456149----T:  2456402 	 St: 803d9400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2456402----T:  2456655 	 St: 803dc420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2456655----T:  2456908 	 St: 803d64a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2456908----T:  2457161 	 St: 803dc4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457161----T:  2457414 	 St: 803d6540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457414----T:  2457667 	 St: 803dd000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457667----T:  2457920 	 St: 803dd1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457920----T:  2458173 	 St: 803dd200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458173----T:  2458426 	 St: 803db460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458426----T:  2458679 	 St: 803db600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458679----T:  2461140 	 St: 80294000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(1.661715)
F:  2461140----T:  2461826 	 St: 802f6000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:  2461826----T:  2462079 	 St: 803f5700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462079----T:  2462332 	 St: 803f3300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462332----T:  2462585 	 St: 80419620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462585----T:  2462838 	 St: 8040dcc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462838----T:  2463091 	 St: 80426560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463091----T:  2463344 	 St: 80428fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463344----T:  2463597 	 St: 80408ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463597----T:  2463850 	 St: 803eb280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463850----T:  2464103 	 St: 80418520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2464103----T:  2464356 	 St: 803e8960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2464356----T:  2464609 	 St: 803ed320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2464609----T:  2464862 	 St: 803e8a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2464862----T:  2465115 	 St: 80441720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465115----T:  2465368 	 St: 80443ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465368----T:  2465621 	 St: 8042c0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465621----T:  2465874 	 St: 8042c1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465874----T:  2466127 	 St: 80454760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466127----T:  2466380 	 St: 803e3240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466380----T:  2466633 	 St: 80430360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466633----T:  2466886 	 St: 80450c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466886----T:  2467139 	 St: 8042cba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467139----T:  2467392 	 St: 80463440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467392----T:  2467645 	 St: 803e6080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467645----T:  2467898 	 St: 80435d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467898----T:  2468151 	 St: 80447a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468151----T:  2468404 	 St: 8043a500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468404----T:  2468657 	 St: 8046e200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468657----T:  2468910 	 St: 80468120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468910----T:  2469163 	 St: 8043c2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469163----T:  2469416 	 St: 8045cea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469416----T:  2469669 	 St: 8045cf40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469669----T:  2469922 	 St: 80436a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469922----T:  2470175 	 St: 80449ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470175----T:  2470428 	 St: 8045d460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470428----T:  2470681 	 St: 8044afa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470681----T:  2470934 	 St: 8044b040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470934----T:  2471187 	 St: 80454420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471187----T:  2471440 	 St: 803ea6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471440----T:  2471693 	 St: 803e7d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471693----T:  2471946 	 St: 803fbc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471946----T:  2472199 	 St: 803ec500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472199----T:  2472452 	 St: 803ec5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472452----T:  2472705 	 St: 80431d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472705----T:  2472958 	 St: 804013a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472958----T:  2473211 	 St: 803e2080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473211----T:  2473464 	 St: 803e0540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473464----T:  2473717 	 St: 803ea200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473717----T:  2473970 	 St: 803ed720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473970----T:  2474223 	 St: 80410ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474223----T:  2474476 	 St: 803f2460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474476----T:  2474729 	 St: 80410d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474729----T:  2474982 	 St: 8042d060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474982----T:  2475235 	 St: 803e8420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475235----T:  2475488 	 St: 8042d080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475488----T:  2475741 	 St: 80421080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475741----T:  2475994 	 St: 803ebd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475994----T:  2476247 	 St: 803e7600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476247----T:  2476500 	 St: 803e7720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476500----T:  2476753 	 St: 80412400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476753----T:  2477006 	 St: 8045b460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477006----T:  2477259 	 St: 803ee000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477259----T:  2477512 	 St: 803e7540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477512----T:  2477765 	 St: 8040a6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477765----T:  2478018 	 St: 804620e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478018----T:  2478271 	 St: 8040a720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478271----T:  2478524 	 St: 804525a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478524----T:  2478777 	 St: 803ecee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478777----T:  2479030 	 St: 803fe4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479030----T:  2479283 	 St: 803e5840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479283----T:  2479536 	 St: 803e7980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479536----T:  2479789 	 St: 803ecf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479789----T:  2480042 	 St: 803e4580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2480042----T:  2480295 	 St: 803ee820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2480295----T:  2480548 	 St: 803eea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2480548----T:  2480801 	 St: 803efa00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2480801----T:  2481054 	 St: 804056c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481054----T:  2481307 	 St: 80462da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481307----T:  2481560 	 St: 803e4440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481560----T:  2481813 	 St: 803ead40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481813----T:  2482066 	 St: 803eadc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482066----T:  2482319 	 St: 804529c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482319----T:  2482572 	 St: 80467a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482572----T:  2482825 	 St: 804617c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482825----T:  2483078 	 St: 80467a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483078----T:  2483331 	 St: 803e5140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483331----T:  2483584 	 St: 803eef00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483584----T:  2483837 	 St: 8040d680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483837----T:  2484090 	 St: 803e51e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484090----T:  2484343 	 St: 803e70a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484343----T:  2484596 	 St: 804458a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484596----T:  2484849 	 St: 80470a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484849----T:  2485102 	 St: 803e53c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485102----T:  2485355 	 St: 803e1de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485355----T:  2485608 	 St: 803eaf60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485608----T:  2485861 	 St: 803ee4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485861----T:  2486114 	 St: 803f5aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486114----T:  2486367 	 St: 803e1e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2486367----T:  2486620 	 St: 803e6d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486620----T:  2486873 	 St: 803eb0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486873----T:  2487126 	 St: 803f5ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2487126----T:  2487379 	 St: 803e1f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2487379----T:  2487632 	 St: 803e6e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2487632----T:  2487885 	 St: 803effa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2487885----T:  2488138 	 St: 80434900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488138----T:  2488391 	 St: 803f0020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488391----T:  2488644 	 St: 803fd360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488644----T:  2488897 	 St: 80406260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488897----T:  2489150 	 St: 804349a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489150----T:  2489403 	 St: 803ef260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489403----T:  2489656 	 St: 8045d700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489656----T:  2489909 	 St: 803e0d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489909----T:  2490162 	 St: 8045d840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2490162----T:  2490415 	 St: 8040ae80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2490415----T:  2490668 	 St: 803ef6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2490668----T:  2490921 	 St: 804077a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2490921----T:  2491174 	 St: 8040af20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491174----T:  2491427 	 St: 803ef460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491427----T:  2491680 	 St: 803e11c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491680----T:  2491933 	 St: 804007c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491933----T:  2492186 	 St: 80455500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2492186----T:  2492439 	 St: 803fa8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2492439----T:  2492692 	 St: 80400840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2492692----T:  2492945 	 St: 80403060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2492945----T:  2493198 	 St: 803e23c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493198----T:  2493451 	 St: 803ec180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493451----T:  2493704 	 St: 803faa20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493704----T:  2493957 	 St: 803fee40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493957----T:  2494210 	 St: 80403140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494210----T:  2494463 	 St: 8045d180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494463----T:  2494716 	 St: 8040ac60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494716----T:  2494969 	 St: 8040e240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494969----T:  2495222 	 St: 80400de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495222----T:  2495475 	 St: 8040ad20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495475----T:  2495728 	 St: 803e8b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495728----T:  2495981 	 St: 803fbfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495981----T:  2496234 	 St: 8045be60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496234----T:  2496487 	 St: 8040c3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496487----T:  2496740 	 St: 803e49a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496740----T:  2496993 	 St: 803e8cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496993----T:  2497246 	 St: 803e4dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497246----T:  2497499 	 St: 803e2a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497499----T:  2497752 	 St: 8040ed40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497752----T:  2498005 	 St: 80402560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498005----T:  2498258 	 St: 8040a040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498258----T:  2498511 	 St: 803e5de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498511----T:  2498764 	 St: 803fbca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498764----T:  2499017 	 St: 804025c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499017----T:  2499270 	 St: 8040a080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499270----T:  2499523 	 St: 8040fc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499523----T:  2499776 	 St: 803f08a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499776----T:  2500029 	 St: 803fbde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500029----T:  2500282 	 St: 803f6500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500282----T:  2500535 	 St: 803fd880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500535----T:  2500788 	 St: 804001a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500788----T:  2501041 	 St: 80402860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501041----T:  2501294 	 St: 8040bb20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501294----T:  2501547 	 St: 8040fa80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501547----T:  2501800 	 St: 803f66a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501800----T:  2502053 	 St: 804002a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502053----T:  2502306 	 St: 8045c480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502306----T:  2502559 	 St: 8040bbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502559----T:  2502812 	 St: 803f4460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502812----T:  2503065 	 St: 8040cae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503065----T:  2503318 	 St: 803e56a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503318----T:  2503571 	 St: 803f90c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2503571----T:  2503824 	 St: 80403d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503824----T:  2504077 	 St: 803f2f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504077----T:  2504330 	 St: 803f6060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504330----T:  2504583 	 St: 803f9280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504583----T:  2504836 	 St: 80403de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504836----T:  2505089 	 St: 8040a260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505089----T:  2505342 	 St: 80402d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505342----T:  2505595 	 St: 80404540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505595----T:  2505848 	 St: 803f6d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505848----T:  2506101 	 St: 804016e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2506101----T:  2506354 	 St: 803fa4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2506354----T:  2506607 	 St: 80401a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2506607----T:  2506860 	 St: 804051e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2506860----T:  2507113 	 St: 8040b5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507113----T:  2507366 	 St: 8041d800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507366----T:  2507619 	 St: 803fa620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507619----T:  2507872 	 St: 80408560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507872----T:  2508125 	 St: 8040b680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2508125----T:  2508378 	 St: 803f7b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508378----T:  2508631 	 St: 80408600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508631----T:  2508884 	 St: 8040b720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508884----T:  2509137 	 St: 80406940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509137----T:  2509390 	 St: 80409d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509390----T:  2509643 	 St: 803f3b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509643----T:  2509896 	 St: 803f5e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509896----T:  2510149 	 St: 803f9420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510149----T:  2510402 	 St: 80407780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510402----T:  2510655 	 St: 803f99e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510655----T:  2510908 	 St: 80401ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510908----T:  2511161 	 St: 80404d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511161----T:  2511414 	 St: 804154c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511414----T:  2511667 	 St: 803f4060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511667----T:  2511920 	 St: 803fdf00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2511920----T:  2512173 	 St: 803ff140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512173----T:  2512426 	 St: 80401c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512426----T:  2512679 	 St: 803fdba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512679----T:  2512932 	 St: 803ff460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512932----T:  2513185 	 St: 80405d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513185----T:  2513438 	 St: 80411e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513438----T:  2513691 	 St: 803f1ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513691----T:  2513944 	 St: 803f7200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513944----T:  2514197 	 St: 803ff5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514197----T:  2514450 	 St: 80405e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514450----T:  2514703 	 St: 8042edc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514703----T:  2514956 	 St: 803f33e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514956----T:  2515209 	 St: 803ffd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515209----T:  2515462 	 St: 803f3620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515462----T:  2515715 	 St: 804118a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515715----T:  2515968 	 St: 80413ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515968----T:  2516221 	 St: 8040bd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516221----T:  2516474 	 St: 8042f2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516474----T:  2516727 	 St: 803f3940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516727----T:  2516980 	 St: 8040bf80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2516980----T:  2517233 	 St: 803f81c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517233----T:  2517486 	 St: 8040d9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517486----T:  2517739 	 St: 803f03c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517739----T:  2517992 	 St: 8040c300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517992----T:  2518245 	 St: 8040da40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518245----T:  2518498 	 St: 804259e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518498----T:  2518751 	 St: 803f04e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518751----T:  2519004 	 St: 803faee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519004----T:  2519257 	 St: 80402300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2519257----T:  2519510 	 St: 8040f340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519510----T:  2519763 	 St: 80414440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519763----T:  2520016 	 St: 80428280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520016----T:  2520269 	 St: 803fafe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520269----T:  2520522 	 St: 8040f4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520522----T:  2520775 	 St: 80428480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520775----T:  2521028 	 St: 803f1ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521028----T:  2521281 	 St: 804058c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521281----T:  2521534 	 St: 8040d500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521534----T:  2521787 	 St: 8040f500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521787----T:  2522040 	 St: 8041f360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522040----T:  2522293 	 St: 803f1cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522293----T:  2522546 	 St: 804059e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522546----T:  2522799 	 St: 8040e000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522799----T:  2523052 	 St: 80416600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523052----T:  2523305 	 St: 803efcc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523305----T:  2523558 	 St: 803fa0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523558----T:  2523811 	 St: 8040f620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523811----T:  2524064 	 St: 80416820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524064----T:  2524317 	 St: 80425e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524317----T:  2524570 	 St: 80432a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524570----T:  2524823 	 St: 803efe60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524823----T:  2525076 	 St: 8040f8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525076----T:  2525329 	 St: 8042dbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525329----T:  2525582 	 St: 80432aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525582----T:  2525835 	 St: 804239e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525835----T:  2526088 	 St: 80403440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2526088----T:  2526341 	 St: 80406ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2526341----T:  2526594 	 St: 80417de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2526594----T:  2526847 	 St: 80403580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2526847----T:  2527100 	 St: 80406fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527100----T:  2527353 	 St: 803f1000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527353----T:  2527606 	 St: 804041a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527606----T:  2527859 	 St: 804070e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527859----T:  2528112 	 St: 8040e500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528112----T:  2528365 	 St: 804042a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528365----T:  2528618 	 St: 804066a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528618----T:  2528871 	 St: 8045e020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528871----T:  2529124 	 St: 8040e5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529124----T:  2529377 	 St: 8041d320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529377----T:  2529630 	 St: 80420140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529630----T:  2529883 	 St: 8042b1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529883----T:  2530136 	 St: 80430ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530136----T:  2530389 	 St: 80406720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530389----T:  2530642 	 St: 8040e640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530642----T:  2530895 	 St: 8041ecc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530895----T:  2531148 	 St: 8042b300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531148----T:  2531401 	 St: 8043b3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531401----T:  2531654 	 St: 8043d920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531654----T:  2531907 	 St: 8041a9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531907----T:  2532160 	 St: 8041ea40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2532160----T:  2532413 	 St: 8043dae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2532413----T:  2532666 	 St: 80440660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2532666----T:  2532919 	 St: 8041aa00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2532919----T:  2533172 	 St: 8042bce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533172----T:  2533425 	 St: 8041ab00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533425----T:  2533678 	 St: 8042bd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533678----T:  2533931 	 St: 80432480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533931----T:  2534184 	 St: 80468600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534184----T:  2534437 	 St: 80417540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534437----T:  2534690 	 St: 8041b5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534690----T:  2534943 	 St: 80420680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534943----T:  2535196 	 St: 8042be60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535196----T:  2535449 	 St: 80435960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535449----T:  2535702 	 St: 8043cb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535702----T:  2535955 	 St: 80444b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535955----T:  2536208 	 St: 80417720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536208----T:  2536461 	 St: 80435a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536461----T:  2536714 	 St: 80444e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536714----T:  2536967 	 St: 80449fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536967----T:  2537220 	 St: 80444f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2537220----T:  2537473 	 St: 8044a0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2537473----T:  2537726 	 St: 803fb100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2537726----T:  2537979 	 St: 803fb360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2537979----T:  2538232 	 St: 804589e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538232----T:  2538485 	 St: 80470300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538485----T:  2538738 	 St: 80417980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538738----T:  2538991 	 St: 80452680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2538991----T:  2539244 	 St: 8045c580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539244----T:  2539497 	 St: 80417aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539497----T:  2539750 	 St: 8041a560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539750----T:  2540003 	 St: 804528c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540003----T:  2540256 	 St: 8045c640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540256----T:  2540509 	 St: 804672a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540509----T:  2540762 	 St: 8041a5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540762----T:  2541015 	 St: 804222a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541015----T:  2541268 	 St: 80433e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541268----T:  2541521 	 St: 80438ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541521----T:  2541774 	 St: 80422400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541774----T:  2542027 	 St: 80426660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542027----T:  2542280 	 St: 80438be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542280----T:  2542533 	 St: 80452e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542533----T:  2542786 	 St: 804224e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542786----T:  2543039 	 St: 804266e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543039----T:  2543292 	 St: 8043c700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543292----T:  2543545 	 St: 80457520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543545----T:  2543798 	 St: 80467da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543798----T:  2544051 	 St: 8045eb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544051----T:  2544304 	 St: 80419c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544304----T:  2544557 	 St: 8042e720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544557----T:  2544810 	 St: 8043c780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544810----T:  2545063 	 St: 8045f260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545063----T:  2545316 	 St: 8046a200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545316----T:  2545569 	 St: 80419f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545569----T:  2545822 	 St: 804247c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545822----T:  2546075 	 St: 804334c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546075----T:  2546328 	 St: 8043e580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546328----T:  2546581 	 St: 80453480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546581----T:  2546834 	 St: 804632a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546834----T:  2547087 	 St: 80433620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547087----T:  2547340 	 St: 8043e760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547340----T:  2547593 	 St: 80463900 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2547593----T:  2547846 	 St: 80433780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547846----T:  2548099 	 St: 80460b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548099----T:  2548352 	 St: 804330a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548352----T:  2548605 	 St: 80468b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548605----T:  2548858 	 St: 803f5920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548858----T:  2549111 	 St: 80420a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549111----T:  2549364 	 St: 80434fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549364----T:  2549617 	 St: 804559a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549617----T:  2549870 	 St: 80418880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549870----T:  2550123 	 St: 80438fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550123----T:  2550376 	 St: 80455aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550376----T:  2550629 	 St: 804390a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550629----T:  2550882 	 St: 80420180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550882----T:  2551135 	 St: 804240a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2551135----T:  2551388 	 St: 80412c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2551388----T:  2551641 	 St: 8045f680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2551641----T:  2551894 	 St: 80412c80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2551894----T:  2552147 	 St: 804350e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552147----T:  2552400 	 St: 803fc440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552400----T:  2552653 	 St: 80456120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552653----T:  2552906 	 St: 80420e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552906----T:  2553159 	 St: 80426c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553159----T:  2553412 	 St: 80400b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553412----T:  2553665 	 St: 804260a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553665----T:  2553918 	 St: 8044cc60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553918----T:  2554171 	 St: 80400c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554171----T:  2554424 	 St: 8042d400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554424----T:  2554677 	 St: 80474300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554677----T:  2554930 	 St: 8044cc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554930----T:  2555183 	 St: 80400cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555183----T:  2555436 	 St: 8042d600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555436----T:  2555689 	 St: 8044cd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555689----T:  2555942 	 St: 80412220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555942----T:  2556195 	 St: 8042c4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556195----T:  2556448 	 St: 80475680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556448----T:  2556701 	 St: 803fc920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556701----T:  2556954 	 St: 80422d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556954----T:  2557207 	 St: 8042c500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557207----T:  2557460 	 St: 80473800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2557460----T:  2557713 	 St: 803fcb40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557713----T:  2557966 	 St: 8042a240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557966----T:  2558219 	 St: 80427600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2558219----T:  2558472 	 St: 8042a2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2558472----T:  2558725 	 St: 8042ff00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2558725----T:  2558978 	 St: 80449d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2558978----T:  2559231 	 St: 8044dbc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2559231----T:  2559484 	 St: 80419060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2559484----T:  2559737 	 St: 8041c3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2559737----T:  2559990 	 St: 8042ff80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2559990----T:  2560243 	 St: 80473980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2560243----T:  2560496 	 St: 80404620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2560496----T:  2560749 	 St: 80419080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2560749----T:  2561002 	 St: 8042b3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561002----T:  2561255 	 St: 80473b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561255----T:  2561508 	 St: 80441c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561508----T:  2561761 	 St: 804048a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561761----T:  2562014 	 St: 80419160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562014----T:  2562267 	 St: 80475200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562267----T:  2562520 	 St: 804191e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562520----T:  2562773 	 St: 80416100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562773----T:  2563026 	 St: 80417ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563026----T:  2563279 	 St: 8041bfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563279----T:  2563532 	 St: 80423d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563532----T:  2563785 	 St: 804161a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563785----T:  2564038 	 St: 80416d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564038----T:  2564291 	 St: 8041c1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564291----T:  2564544 	 St: 80423dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564544----T:  2564797 	 St: 80416dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564797----T:  2565050 	 St: 80419a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565050----T:  2565303 	 St: 804170c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565303----T:  2565556 	 St: 8041f020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565556----T:  2565809 	 St: 8041bd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565809----T:  2566062 	 St: 80412b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566062----T:  2566315 	 St: 80473f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2566315----T:  2566568 	 St: 80474040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566568----T:  2566821 	 St: 804180e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566821----T:  2567074 	 St: 8041dde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567074----T:  2567327 	 St: 80418300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567327----T:  2567580 	 St: 80417320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567580----T:  2567833 	 St: 80470d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567833----T:  2568086 	 St: 80423d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568086----T:  2568339 	 St: 804108e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568339----T:  2568592 	 St: 8041bb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568592----T:  2568845 	 St: 80410900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568845----T:  2569098 	 St: 80410ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2569098----T:  2569351 	 St: 80414ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2569351----T:  2569604 	 St: 80414c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2569604----T:  2569857 	 St: 80424fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2569857----T:  2570110 	 St: 80412f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570110----T:  2570363 	 St: 8046cc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570363----T:  2570616 	 St: 8041d440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2570616----T:  2570869 	 St: 80425020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570869----T:  2571122 	 St: 80413040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571122----T:  2571375 	 St: 80415a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571375----T:  2571628 	 St: 8041d520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571628----T:  2571881 	 St: 80415b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571881----T:  2572134 	 St: 8041d580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2572134----T:  2572387 	 St: 80425720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572387----T:  2572640 	 St: 80421d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572640----T:  2572893 	 St: 80421e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572893----T:  2573146 	 St: 804110c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573146----T:  2573399 	 St: 80471ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573399----T:  2573652 	 St: 8046c920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573652----T:  2573905 	 St: 80466620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573905----T:  2574158 	 St: 80413960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2574158----T:  2574411 	 St: 80421940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2574411----T:  2574664 	 St: 80413a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2574664----T:  2574917 	 St: 8046a8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2574917----T:  2575170 	 St: 80421ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575170----T:  2575423 	 St: 80468d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575423----T:  2575676 	 St: 8046aa40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575676----T:  2575929 	 St: 80421b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575929----T:  2576182 	 St: 80421ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2576182----T:  2576435 	 St: 803fb000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2576435----T:  2576778 	 St: 80302000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:  2576778----T:  2577419 	 St: 80346000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(0.432816)
F:  2577419----T:  2577800 	 St: 80351000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:  2577800----T:  2578351 	 St: 80396000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:  2578351----T:  2579546 	 St: 8039f000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(0.806887)
F:  2579546----T:  2579967 	 St: 80426000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.284267)
F:  2579967----T:  2582804 	 St: 8042c000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(1.915598)
F:  2582804----T:  2583490 	 St: 80416000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:  2583490----T:  2583833 	 St: 80422000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:  2583833----T:  2589210 	 St: 80466000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(3.630655)
F:  2820496----T:  2824772 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.887238)
F:  2824772----T:  2825025 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2825026----T:  2825279 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3047430----T:  3403785 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(240.617828)
F:  3048511----T:  3048764 	 St: 80343200 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3048764----T:  3049017 	 St: 80343340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3049017----T:  3049270 	 St: 80343380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3049270----T:  3049523 	 St: 80316180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3049523----T:  3049776 	 St: 803162c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3049776----T:  3050029 	 St: 803294e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3050029----T:  3050282 	 St: 80329640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3050282----T:  3050535 	 St: 80329680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3050535----T:  3050788 	 St: 80329700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3050788----T:  3051041 	 St: 80326880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3051041----T:  3051294 	 St: 80326960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3051294----T:  3051547 	 St: 80326a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3051547----T:  3051800 	 St: 8033aa60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3051800----T:  3052053 	 St: 80323ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3052053----T:  3052306 	 St: 80326ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3052306----T:  3052559 	 St: 8033aaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3052559----T:  3052812 	 St: 8033f000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3052812----T:  3053065 	 St: 80323d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3053065----T:  3053318 	 St: 803285e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3053318----T:  3053571 	 St: 8033ab60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3053571----T:  3053824 	 St: 8030c2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3053824----T:  3054077 	 St: 80323580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3054077----T:  3054330 	 St: 80328620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3054330----T:  3054583 	 St: 8032a4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3054583----T:  3054836 	 St: 8033bc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3054836----T:  3055089 	 St: 8030c340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3055089----T:  3055342 	 St: 80323600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3055342----T:  3055595 	 St: 8032a5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3055595----T:  3055848 	 St: 80331680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3055848----T:  3056101 	 St: 8033bd80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3056101----T:  3056354 	 St: 8032a640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3056354----T:  3056607 	 St: 80331720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3056607----T:  3056860 	 St: 8032f860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3056860----T:  3057113 	 St: 8032f8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3057113----T:  3057366 	 St: 8032f960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3057366----T:  3057619 	 St: 8032f9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3057619----T:  3057872 	 St: 8032fa20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3057872----T:  3058125 	 St: 80327e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3058125----T:  3058378 	 St: 803291e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3058378----T:  3058631 	 St: 8030e300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3058631----T:  3058884 	 St: 80329200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3058884----T:  3059137 	 St: 8030e3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3059137----T:  3059390 	 St: 80330f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3059390----T:  3059643 	 St: 80330f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3059643----T:  3059896 	 St: 80331000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3059896----T:  3060149 	 St: 8033b8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060149----T:  3060402 	 St: 8033b9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060402----T:  3060655 	 St: 8030d340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060655----T:  3060908 	 St: 8030d400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060908----T:  3061161 	 St: 8030d4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3061161----T:  3061414 	 St: 8030d5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3061414----T:  3061667 	 St: 80358da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3061667----T:  3061920 	 St: 8033c640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3061920----T:  3062173 	 St: 80375da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3062173----T:  3062426 	 St: 8038bfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3062426----T:  3062679 	 St: 80375e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3062679----T:  3062932 	 St: 8035a3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3062932----T:  3063185 	 St: 80375ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3063185----T:  3063438 	 St: 8035a4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3063438----T:  3063691 	 St: 80375f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3063691----T:  3063944 	 St: 8036e160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3063944----T:  3064197 	 St: 8036e1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3064197----T:  3064450 	 St: 803769c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3064450----T:  3064703 	 St: 80376b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3064703----T:  3064956 	 St: 80376c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3064956----T:  3065209 	 St: 80376c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065209----T:  3065462 	 St: 80324940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065462----T:  3065715 	 St: 803249a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065715----T:  3065968 	 St: 80324a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065968----T:  3066221 	 St: 80316760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3066221----T:  3066474 	 St: 80316780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3066474----T:  3066727 	 St: 803168a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3066727----T:  3066980 	 St: 80332ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3066980----T:  3067233 	 St: 80332ec0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3067233----T:  3067486 	 St: 80332f00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3067486----T:  3067739 	 St: 80316de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3067739----T:  3067992 	 St: 8032b3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3067992----T:  3068245 	 St: 8032ec20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3068245----T:  3068498 	 St: 80332f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3068498----T:  3068751 	 St: 80316ec0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3068751----T:  3069004 	 St: 8032b420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3069004----T:  3069257 	 St: 8032ed40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3069257----T:  3069510 	 St: 8032b4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3069510----T:  3069763 	 St: 8032ed80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3069763----T:  3070016 	 St: 80342600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3070016----T:  3070269 	 St: 8032b520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3070269----T:  3070522 	 St: 8032ee00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3070522----T:  3070775 	 St: 80342680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3070775----T:  3071028 	 St: 80316f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3071028----T:  3071281 	 St: 8032b5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071281----T:  3071534 	 St: 80317060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071534----T:  3071787 	 St: 803170c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071787----T:  3072040 	 St: 80317180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3072040----T:  3072293 	 St: 8036b080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3072293----T:  3072546 	 St: 8036b100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3072546----T:  3072799 	 St: 8036b220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3072799----T:  3073052 	 St: 8036b280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3073052----T:  3073305 	 St: 8036b300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3073305----T:  3073558 	 St: 80377040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3073558----T:  3073811 	 St: 8038c680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3073811----T:  3074064 	 St: 8038c780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3074064----T:  3074317 	 St: 8030fbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3074317----T:  3074570 	 St: 80322f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3074570----T:  3074823 	 St: 8038c860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3074823----T:  3075076 	 St: 8030fc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3075076----T:  3075329 	 St: 80322f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3075329----T:  3075582 	 St: 8038c920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3075582----T:  3075835 	 St: 8030fc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3075835----T:  3076088 	 St: 803100c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3076088----T:  3076341 	 St: 80341160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3076341----T:  3076594 	 St: 80310100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3076594----T:  3076847 	 St: 80341180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3076847----T:  3077100 	 St: 80310240 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3077100----T:  3077353 	 St: 80341e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3077353----T:  3077606 	 St: 8031ea80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3077606----T:  3077859 	 St: 80341f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3077859----T:  3078112 	 St: 80356d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3078112----T:  3078365 	 St: 80342080 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3078365----T:  3078618 	 St: 80356e40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3078618----T:  3078871 	 St: 80356ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3078871----T:  3079124 	 St: 8033b080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3079124----T:  3079377 	 St: 80345e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3079377----T:  3079630 	 St: 80345f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3079630----T:  3079883 	 St: 8031e480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3079883----T:  3080136 	 St: 8033c9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3080136----T:  3080389 	 St: 8033ca00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3080389----T:  3080642 	 St: 803764c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3080642----T:  3080895 	 St: 8033cb80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3080895----T:  3081148 	 St: 80376500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3081148----T:  3081401 	 St: 80341580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3081401----T:  3081654 	 St: 80376580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3081654----T:  3081907 	 St: 80341600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3081907----T:  3082160 	 St: 803416a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3082160----T:  3082413 	 St: 8038ed00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3082413----T:  3082666 	 St: 803124c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3082666----T:  3082919 	 St: 8038ef00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3082919----T:  3083172 	 St: 80312600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3083172----T:  3083425 	 St: 8038ef80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3083425----T:  3083678 	 St: 80312720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3083678----T:  3083931 	 St: 8033fde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3083931----T:  3084184 	 St: 8033fee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3084184----T:  3084437 	 St: 8033ff40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3084437----T:  3084690 	 St: 8033ff80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3084690----T:  3084943 	 St: 8031c680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3084943----T:  3085196 	 St: 8031c780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3085196----T:  3085449 	 St: 80326e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3085449----T:  3085702 	 St: 80326fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3085702----T:  3085955 	 St: 803145e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3085955----T:  3086208 	 St: 803270e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3086208----T:  3086461 	 St: 80314660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3086461----T:  3086714 	 St: 80327180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3086714----T:  3086967 	 St: 80314700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3086967----T:  3087220 	 St: 80314800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3087220----T:  3087473 	 St: 8031a5c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3087473----T:  3087726 	 St: 8031a600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3087726----T:  3087979 	 St: 8031a740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3087979----T:  3088232 	 St: 8031a840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3088232----T:  3088485 	 St: 8031a8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3088485----T:  3088738 	 St: 80325d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3088738----T:  3088991 	 St: 80325f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3088991----T:  3089244 	 St: 80308700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3089244----T:  3089497 	 St: 80308920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3089497----T:  3089750 	 St: 80308d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3089750----T:  3090003 	 St: 80343f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3090003----T:  3090256 	 St: 80343f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3090256----T:  3090509 	 St: 8036fea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3090509----T:  3090762 	 St: 8036ff60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3090762----T:  3091015 	 St: 80370040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3091015----T:  3091268 	 St: 8032ce80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3091268----T:  3091521 	 St: 8030a460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3091521----T:  3091774 	 St: 80370140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3091774----T:  3092027 	 St: 8032a000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3092027----T:  3092280 	 St: 8032cf40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3092280----T:  3092533 	 St: 8030a4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3092533----T:  3092786 	 St: 8032cfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3092786----T:  3093039 	 St: 80338c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3093039----T:  3093292 	 St: 8030a540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3093292----T:  3093545 	 St: 8032cba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3093545----T:  3093798 	 St: 803334e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3093798----T:  3094051 	 St: 80338c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3094051----T:  3094304 	 St: 8030a600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3094304----T:  3094557 	 St: 8032cc00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3094557----T:  3094810 	 St: 80333540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3094810----T:  3095063 	 St: 80338d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3095063----T:  3095316 	 St: 8030a680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3095316----T:  3095569 	 St: 8031ac40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3095569----T:  3095822 	 St: 8032cdc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3095822----T:  3096075 	 St: 80338d80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3096075----T:  3096328 	 St: 8031aca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3096328----T:  3096581 	 St: 80338f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3096581----T:  3096834 	 St: 8031ad60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3096834----T:  3097087 	 St: 8032b0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3097087----T:  3097340 	 St: 80385f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3097340----T:  3097593 	 St: 80386020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3097593----T:  3097846 	 St: 803860e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3097846----T:  3098099 	 St: 80386160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3098099----T:  3098352 	 St: 8031b540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3098352----T:  3098605 	 St: 80387660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3098605----T:  3098858 	 St: 80339580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3098858----T:  3099111 	 St: 8031b5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3099111----T:  3099364 	 St: 80387680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3099364----T:  3099617 	 St: 80339660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3099617----T:  3099870 	 St: 80315800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3099870----T:  3100123 	 St: 8031b660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3100123----T:  3100376 	 St: 80387700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3100376----T:  3100629 	 St: 8038ca20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3100629----T:  3100882 	 St: 80315880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3100882----T:  3101135 	 St: 8031b700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3101135----T:  3101388 	 St: 80387800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3101388----T:  3101641 	 St: 8038caa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3101641----T:  3101894 	 St: 80315900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3101894----T:  3102147 	 St: 8031b7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3102147----T:  3102400 	 St: 8038cb40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3102400----T:  3102653 	 St: 80315ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3102653----T:  3102906 	 St: 8031b7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3102906----T:  3103159 	 St: 8032c1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3103159----T:  3103412 	 St: 80311ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3103412----T:  3103665 	 St: 80315b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3103665----T:  3103918 	 St: 8031b840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3103918----T:  3104171 	 St: 80311f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3104171----T:  3104424 	 St: 80313fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3104424----T:  3104677 	 St: 8037ffa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3104677----T:  3104930 	 St: 80342b00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3104930----T:  3105183 	 St: 80314040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3105183----T:  3105436 	 St: 80319fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3105436----T:  3105689 	 St: 80380080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3105689----T:  3105942 	 St: 80314100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3105942----T:  3106195 	 St: 80314180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3106195----T:  3106448 	 St: 80315260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3106448----T:  3106701 	 St: 80315300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3106701----T:  3106954 	 St: 803702e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3106954----T:  3107207 	 St: 803d1ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3107207----T:  3107460 	 St: 803703a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3107460----T:  3107713 	 St: 8031c3c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3107713----T:  3107966 	 St: 8031c460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3107966----T:  3108219 	 St: 8036f4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3108219----T:  3108472 	 St: 8036f500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3108472----T:  3108725 	 St: 803709e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3108725----T:  3108978 	 St: 80370a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3108978----T:  3109231 	 St: 8033cfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3109231----T:  3109484 	 St: 80344bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3109484----T:  3109737 	 St: 8033d060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3109737----T:  3109990 	 St: 80344ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3109990----T:  3110243 	 St: 8033d0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3110243----T:  3110496 	 St: 80344dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3110496----T:  3110749 	 St: 8033d120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3110749----T:  3111002 	 St: 80344ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3111002----T:  3111255 	 St: 8033d180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3111255----T:  3111508 	 St: 8036e500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3111508----T:  3111761 	 St: 8032d440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3111761----T:  3112014 	 St: 8033d200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3112014----T:  3112267 	 St: 8036e580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3112267----T:  3112520 	 St: 8032d500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3112520----T:  3112773 	 St: 8033d540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3112773----T:  3113026 	 St: 8036e6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3113026----T:  3113279 	 St: 8032d680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3113279----T:  3113532 	 St: 8033d740 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3113532----T:  3113785 	 St: 8038f5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3113785----T:  3114038 	 St: 8038f700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3114038----T:  3114291 	 St: 8038f7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3114291----T:  3114544 	 St: 80380aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3114544----T:  3114797 	 St: 80380b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3114797----T:  3115050 	 St: 80380be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3115050----T:  3115303 	 St: 80381cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3115303----T:  3115556 	 St: 80381de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3115556----T:  3115809 	 St: 80381e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3115809----T:  3116062 	 St: 80381f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3116062----T:  3116315 	 St: 8030e000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3116315----T:  3116568 	 St: 8030e0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3116568----T:  3116821 	 St: 8030e140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3116821----T:  3117074 	 St: 8030e1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3117074----T:  3117327 	 St: 80307be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3117327----T:  3117580 	 St: 8030bbc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3117580----T:  3117833 	 St: 80307da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3117833----T:  3118086 	 St: 8030bc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3118086----T:  3118339 	 St: 80307e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3118339----T:  3118592 	 St: 8030bd80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3118592----T:  3118845 	 St: 8035eaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3118845----T:  3119098 	 St: 80359e40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3119098----T:  3119351 	 St: 8035eb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3119351----T:  3119604 	 St: 80359f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3119604----T:  3119857 	 St: 8035ecc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3119857----T:  3120110 	 St: 8035ed20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3120110----T:  3120363 	 St: 80306f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3120363----T:  3120616 	 St: 8030b020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3120616----T:  3120869 	 St: 80306f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3120869----T:  3121122 	 St: 8030b0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3121122----T:  3121375 	 St: 80340680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3121375----T:  3121628 	 St: 803d1320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3121628----T:  3121881 	 St: 80340840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3121881----T:  3122134 	 St: 803d1460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3122134----T:  3122387 	 St: 80382320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3122387----T:  3122640 	 St: 803408e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3122640----T:  3122893 	 St: 803d14a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3122893----T:  3123146 	 St: 80382380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3123146----T:  3123399 	 St: 80339e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3123399----T:  3123652 	 St: 8033d260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3123652----T:  3123905 	 St: 803d1600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3123905----T:  3124158 	 St: 80382480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3124158----T:  3124411 	 St: 80339f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3124411----T:  3124664 	 St: 803691e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3124664----T:  3124917 	 St: 80369240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3124917----T:  3125170 	 St: 8038db60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3125170----T:  3125423 	 St: 803692c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3125423----T:  3125676 	 St: 8038dc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3125676----T:  3125929 	 St: 80369300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3125929----T:  3126182 	 St: 8038dd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3126182----T:  3126435 	 St: 80369380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3126435----T:  3126688 	 St: 80325160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3126688----T:  3126941 	 St: 8035f000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3126941----T:  3127194 	 St: 80369f80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3127194----T:  3127447 	 St: 803251c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3127447----T:  3127700 	 St: 803e9ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3127700----T:  3127953 	 St: 8035f100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3127953----T:  3128206 	 St: 8036a080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3128206----T:  3128459 	 St: 803252a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3128459----T:  3128712 	 St: 803e9b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3128712----T:  3128965 	 St: 8035f1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3128965----T:  3129218 	 St: 8030f000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3129218----T:  3129471 	 St: 8036aa80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3129471----T:  3129724 	 St: 80325320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3129724----T:  3129977 	 St: 80327520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3129977----T:  3130230 	 St: 8038e700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3130230----T:  3130483 	 St: 803e9c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3130483----T:  3130736 	 St: 8035f320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3130736----T:  3130989 	 St: 8030f080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3130989----T:  3131242 	 St: 8036ac80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3131242----T:  3131495 	 St: 803eb1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3131495----T:  3131748 	 St: 80357fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3131748----T:  3132001 	 St: 8035fd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3132001----T:  3132254 	 St: 8030f140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3132254----T:  3132507 	 St: 80373fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3132507----T:  3132760 	 St: 803eb340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3132760----T:  3133013 	 St: 8030f1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3133013----T:  3133266 	 St: 80374100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3133266----T:  3133519 	 St: 803eb3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3133519----T:  3133772 	 St: 80360b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3133772----T:  3134025 	 St: 80317560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3134025----T:  3134278 	 St: 803741e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3134278----T:  3134531 	 St: 8037cb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3134531----T:  3134784 	 St: 80360be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3134784----T:  3135037 	 St: 80317580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3135037----T:  3135290 	 St: 80374200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3135290----T:  3135543 	 St: 803799a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3135543----T:  3135796 	 St: 80333600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3135796----T:  3136049 	 St: 80360c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3136049----T:  3136302 	 St: 803176a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3136302----T:  3136555 	 St: 80379a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3136555----T:  3136808 	 St: 803336a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3136808----T:  3137061 	 St: 80360c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3137061----T:  3137314 	 St: 80317700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3137314----T:  3137567 	 St: 803682c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3137567----T:  3137820 	 St: 803177a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3137820----T:  3138073 	 St: 80368340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3138073----T:  3138326 	 St: 803683a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3138326----T:  3138579 	 St: 80318440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3138579----T:  3138832 	 St: 803061a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3138832----T:  3139085 	 St: 80368440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3139085----T:  3139338 	 St: 80318500 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3139338----T:  3139591 	 St: 8038bd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3139591----T:  3139844 	 St: 803e93c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3139844----T:  3140097 	 St: 80306240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3140097----T:  3140350 	 St: 80318600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3140350----T:  3140603 	 St: 803775e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3140603----T:  3140856 	 St: 8038be20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3140856----T:  3141109 	 St: 803e9580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3141109----T:  3141362 	 St: 80344340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3141362----T:  3141615 	 St: 80306380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3141615----T:  3141868 	 St: 80309e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3141868----T:  3142121 	 St: 80377600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3142121----T:  3142374 	 St: 8038bec0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3142374----T:  3142627 	 St: 80340d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3142627----T:  3142880 	 St: 803443c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3142880----T:  3143133 	 St: 80306440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3143133----T:  3143386 	 St: 80309e80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3143386----T:  3143639 	 St: 803777a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3143639----T:  3143892 	 St: 80337fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3143892----T:  3144145 	 St: 80340f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3144145----T:  3144398 	 St: 80359380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3144398----T:  3144651 	 St: 80377840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3144651----T:  3144904 	 St: 80338160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3144904----T:  3145157 	 St: 80359480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3145157----T:  3145410 	 St: 803381a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3145410----T:  3145663 	 St: 8031ffe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3145663----T:  3145916 	 St: 803d4220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3145916----T:  3146169 	 St: 8035c780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3146169----T:  3146422 	 St: 80360400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3146422----T:  3146675 	 St: 80320040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3146675----T:  3146928 	 St: 803d42a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3146928----T:  3147181 	 St: 8035c880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3147181----T:  3147434 	 St: 803604a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3147434----T:  3147687 	 St: 8036a180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3147687----T:  3147940 	 St: 80320100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3147940----T:  3148193 	 St: 803d4300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3148193----T:  3148446 	 St: 8033c120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3148446----T:  3148699 	 St: 8035c9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3148699----T:  3148952 	 St: 80360580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3148952----T:  3149205 	 St: 8036a200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3149205----T:  3149458 	 St: 803201a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3149458----T:  3149711 	 St: 803d43c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3149711----T:  3149964 	 St: 8033c200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3149964----T:  3150217 	 St: 8035ca40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3150217----T:  3150470 	 St: 8036a2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3150470----T:  3150723 	 St: 80320540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3150723----T:  3150976 	 St: 8033c280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3150976----T:  3151229 	 St: 80320580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3151229----T:  3151482 	 St: 80337980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3151482----T:  3151735 	 St: 803617a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3151735----T:  3151988 	 St: 80369160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3151988----T:  3152241 	 St: 80320600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3152241----T:  3152494 	 St: 80337a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3152494----T:  3152747 	 St: 80361840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3152747----T:  3153000 	 St: 80320680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3153000----T:  3153253 	 St: 80337aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3153253----T:  3153506 	 St: 80361900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3153506----T:  3153759 	 St: 803b73e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3153759----T:  3154012 	 St: 80337b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3154012----T:  3154265 	 St: 803ceda0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3154265----T:  3154518 	 St: 803327a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3154518----T:  3154771 	 St: 803cef00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3154771----T:  3155024 	 St: 803329a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3155024----T:  3155277 	 St: 803cdc00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3155277----T:  3155530 	 St: 803cefa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3155530----T:  3155783 	 St: 80333ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3155783----T:  3156036 	 St: 803cdce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3156036----T:  3156289 	 St: 8035b020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3156289----T:  3156542 	 St: 8035c220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3156542----T:  3156795 	 St: 80321240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3156795----T:  3157048 	 St: 803cdd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3157048----T:  3157301 	 St: 80395f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3157301----T:  3157554 	 St: 8035c460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3157554----T:  3157807 	 St: 80321300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3157807----T:  3158060 	 St: 803cddc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3158060----T:  3158313 	 St: 8037d0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3158313----T:  3158566 	 St: 80395fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3158566----T:  3158819 	 St: 80321800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3158819----T:  3159072 	 St: 8037d180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3159072----T:  3159325 	 St: 8033e360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3159325----T:  3159578 	 St: 80321900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3159578----T:  3159831 	 St: 8037d220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3159831----T:  3160084 	 St: 8033e420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3160084----T:  3160337 	 St: 803134c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3160337----T:  3160590 	 St: 803219e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3160590----T:  3160843 	 St: 803d1980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3160843----T:  3161096 	 St: 8033e480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3161096----T:  3161349 	 St: 80313580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3161349----T:  3161602 	 St: 80321da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3161602----T:  3161855 	 St: 80333060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3161855----T:  3162108 	 St: 8033e580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3162108----T:  3162361 	 St: 80313700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3162361----T:  3162614 	 St: 80321e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3162614----T:  3162867 	 St: 8033e620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3162867----T:  3163120 	 St: 8037a540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3163120----T:  3163373 	 St: 803864e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3163373----T:  3163626 	 St: 80322380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3163626----T:  3163879 	 St: 8037a620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3163879----T:  3164132 	 St: 80386500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3164132----T:  3164385 	 St: 80322480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3164385----T:  3164638 	 St: 8037a6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3164638----T:  3164891 	 St: 8032d140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3164891----T:  3165144 	 St: 803865a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3165144----T:  3165397 	 St: 80322560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3165397----T:  3165650 	 St: 8037a740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3165650----T:  3165903 	 St: 8032d180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3165903----T:  3166156 	 St: 8033e940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3166156----T:  3166409 	 St: 80311040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3166409----T:  3166662 	 St: 803c2760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3166662----T:  3166915 	 St: 8037a7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3166915----T:  3167168 	 St: 8032d760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3167168----T:  3167421 	 St: 8038d020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3167421----T:  3167674 	 St: 80306cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3167674----T:  3167927 	 St: 80311080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3167927----T:  3168180 	 St: 803c2800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3168180----T:  3168433 	 St: 8037b6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3168433----T:  3168686 	 St: 8032d8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3168686----T:  3168939 	 St: 8038d0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3168939----T:  3169192 	 St: 80306d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3169192----T:  3169445 	 St: 80311100 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3169445----T:  3169698 	 St: 803c2a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3169698----T:  3169951 	 St: 8031f300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3169951----T:  3170204 	 St: 803745a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3170204----T:  3170457 	 St: 8037b780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3170457----T:  3170710 	 St: 8038d120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3170710----T:  3170963 	 St: 8033f540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3170963----T:  3171216 	 St: 8035dec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3171216----T:  3171469 	 St: 803112c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3171469----T:  3171722 	 St: 80319000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3171722----T:  3171975 	 St: 8031f500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3171975----T:  3172228 	 St: 8037b820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3172228----T:  3172481 	 St: 803d3c40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3172481----T:  3172734 	 St: 8038d540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3172734----T:  3172987 	 St: 8033f5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3172987----T:  3173240 	 St: 8035dfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3173240----T:  3173493 	 St: 80319320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3173493----T:  3173746 	 St: 8031f940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3173746----T:  3173999 	 St: 8037b8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3173999----T:  3174252 	 St: 803d3d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3174252----T:  3174505 	 St: 80334020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3174505----T:  3174758 	 St: 80334d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3174758----T:  3175011 	 St: 8033f600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3175011----T:  3175264 	 St: 803193c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3175264----T:  3175517 	 St: 8031f9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3175517----T:  3175770 	 St: 8037b900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3175770----T:  3176023 	 St: 80334080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3176023----T:  3176276 	 St: 80334de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3176276----T:  3176529 	 St: 8031fa00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3176529----T:  3176782 	 St: 80334e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3176782----T:  3177035 	 St: 80334f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3177035----T:  3177288 	 St: 80375280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3177288----T:  3177541 	 St: 8037eaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3177541----T:  3177794 	 St: 80389f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3177794----T:  3178047 	 St: 80371640 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3178047----T:  3178300 	 St: 803753a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3178300----T:  3178553 	 St: 8037ec20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3178553----T:  3178806 	 St: 80389fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3178806----T:  3179059 	 St: 803ebe80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3179059----T:  3179312 	 St: 80371780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3179312----T:  3179565 	 St: 80375840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3179565----T:  3179818 	 St: 8038a000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3179818----T:  3180071 	 St: 8036b6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3180071----T:  3180324 	 St: 803347e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3180324----T:  3180577 	 St: 8038a0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3180577----T:  3180830 	 St: 80395200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3180830----T:  3181083 	 St: 8036b7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3181083----T:  3181336 	 St: 8037fc00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3181336----T:  3181589 	 St: 803348a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3181589----T:  3181842 	 St: 80394f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3181842----T:  3182095 	 St: 80395000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3182095----T:  3182348 	 St: 80395120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3182348----T:  3182601 	 St: 80390460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3182601----T:  3182854 	 St: 803951a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3182854----T:  3183107 	 St: 8035c000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3183107----T:  3183360 	 St: 80335060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3183360----T:  3183613 	 St: 80390480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3183613----T:  3183866 	 St: 8035c080 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3183866----T:  3184119 	 St: 803350c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3184119----T:  3184372 	 St: 80390560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3184372----T:  3184625 	 St: 8037de40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3184625----T:  3184878 	 St: 80335120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3184878----T:  3185131 	 St: 80390660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3185131----T:  3185384 	 St: 803eac60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3185384----T:  3185637 	 St: 8037de80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3185637----T:  3185890 	 St: 80335260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3185890----T:  3186143 	 St: 803ead60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3186143----T:  3186396 	 St: 8037df00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3186396----T:  3186649 	 St: 803355e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3186649----T:  3186902 	 St: 803e44e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3186902----T:  3187155 	 St: 803ead80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3187155----T:  3187408 	 St: 8036c800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3187408----T:  3187661 	 St: 8037e040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3187661----T:  3187914 	 St: 803356c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3187914----T:  3188167 	 St: 803e4700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3188167----T:  3188420 	 St: 80391ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3188420----T:  3188673 	 St: 803d3580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3188673----T:  3188926 	 St: 80335740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3188926----T:  3189179 	 St: 803e3940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3189179----T:  3189432 	 St: 80391d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3189432----T:  3189685 	 St: 803d3620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3189685----T:  3189938 	 St: 803e3ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3189938----T:  3190191 	 St: 80391e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3190191----T:  3190444 	 St: 803d36e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3190444----T:  3190697 	 St: 80391ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3190697----T:  3190950 	 St: 80359080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3190950----T:  3191203 	 St: 803d3760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3191203----T:  3191456 	 St: 80330a40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3191456----T:  3191709 	 St: 80391f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3191709----T:  3191962 	 St: 80359100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3191962----T:  3192215 	 St: 80330a80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3192215----T:  3192468 	 St: 803922c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3192468----T:  3192721 	 St: 80359180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3192721----T:  3192974 	 St: 8036d0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3192974----T:  3193227 	 St: 80392300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3193227----T:  3193480 	 St: 8036d440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3193480----T:  3193733 	 St: 803923e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3193733----T:  3193986 	 St: 8036d480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3193986----T:  3194239 	 St: 803361c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3194239----T:  3194492 	 St: 80392440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3194492----T:  3194745 	 St: 8037dbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3194745----T:  3194998 	 St: 80336200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3194998----T:  3195251 	 St: 803e32e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3195251----T:  3195504 	 St: 803924e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3195504----T:  3195757 	 St: 8037dc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3195757----T:  3196010 	 St: 80336400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3196010----T:  3196263 	 St: 803e3340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3196263----T:  3196516 	 St: 80392fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3196516----T:  3196769 	 St: 803ecf80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3196769----T:  3197022 	 St: 80336780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3197022----T:  3197275 	 St: 803e33e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3197275----T:  3197528 	 St: 80393060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3197528----T:  3197781 	 St: 80359c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3197781----T:  3198034 	 St: 80336960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3198034----T:  3198287 	 St: 803e3440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3198287----T:  3198540 	 St: 80394340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3198540----T:  3198793 	 St: 803369c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3198793----T:  3199046 	 St: 80336de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3199046----T:  3199299 	 St: 80393980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3199299----T:  3199552 	 St: 80395ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3199552----T:  3199805 	 St: 80393a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3199805----T:  3200058 	 St: 803bf260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3200058----T:  3200311 	 St: 80388da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3200311----T:  3200564 	 St: 80393b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3200564----T:  3200817 	 St: 803bf300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3200817----T:  3201070 	 St: 80388e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3201070----T:  3201323 	 St: 803e6460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3201323----T:  3201576 	 St: 803bf3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3201576----T:  3201829 	 St: 803c5880 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3201829----T:  3202082 	 St: 80388f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3202082----T:  3202335 	 St: 803e64c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3202335----T:  3202588 	 St: 803bf400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3202588----T:  3202841 	 St: 80389000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3202841----T:  3203094 	 St: 803e6560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3203094----T:  3203347 	 St: 803bf7c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3203347----T:  3203600 	 St: 80389320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3203600----T:  3203853 	 St: 803bf860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3203853----T:  3204106 	 St: 80389380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3204106----T:  3204359 	 St: 803bc800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3204359----T:  3204612 	 St: 80378200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3204612----T:  3204865 	 St: 80389400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3204865----T:  3205118 	 St: 803bc8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3205118----T:  3205371 	 St: 803782a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3205371----T:  3205624 	 St: 80389520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3205624----T:  3205877 	 St: 803895c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3205877----T:  3206130 	 St: 803e8d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3206130----T:  3206383 	 St: 80357960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3206383----T:  3206636 	 St: 8038a4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3206636----T:  3206889 	 St: 803e8e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3206889----T:  3207142 	 St: 803579e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3207142----T:  3207395 	 St: 8038a560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3207395----T:  3207648 	 St: 80357bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3207648----T:  3207901 	 St: 8038a5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3207901----T:  3208154 	 St: 80383000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3208154----T:  3208407 	 St: 803e7020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3208407----T:  3208660 	 St: 803830e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3208660----T:  3208913 	 St: 803e71e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3208913----T:  3209166 	 St: 802ff000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3209166----T:  3209419 	 St: 80383160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3209419----T:  3209672 	 St: 803e7260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3209672----T:  3209925 	 St: 802ff540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3209925----T:  3210178 	 St: 80371ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3210178----T:  3210431 	 St: 80383b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3210431----T:  3210684 	 St: 802ff600 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3210684----T:  3210937 	 St: 80371f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3210937----T:  3211190 	 St: 80383c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3211190----T:  3211443 	 St: 802ff6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3211443----T:  3211696 	 St: 80371f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3211696----T:  3211949 	 St: 8038b0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3211949----T:  3212202 	 St: 802ff700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3212202----T:  3212455 	 St: 80372060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3212455----T:  3212708 	 St: 8038b160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3212708----T:  3212961 	 St: 80388300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3212961----T:  3213214 	 St: 8038b180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3213214----T:  3213467 	 St: 803ce8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3213467----T:  3213720 	 St: 803928e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3213720----T:  3213973 	 St: 80392a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3213973----T:  3214226 	 St: 802ffae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3214226----T:  3214479 	 St: 80372d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3214479----T:  3214732 	 St: 80384080 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3214732----T:  3214985 	 St: 802ffb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3214985----T:  3215238 	 St: 80384220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3215238----T:  3215491 	 St: 802ffbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3215491----T:  3215744 	 St: 80384320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3215744----T:  3215997 	 St: 802ffc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3215997----T:  3216250 	 St: 803002a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3216250----T:  3216503 	 St: 80366720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3216503----T:  3216756 	 St: 80300420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3216756----T:  3217009 	 St: 80366780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3217009----T:  3217262 	 St: 803007c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3217262----T:  3217515 	 St: 80366860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3217515----T:  3217768 	 St: 803d8360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3217768----T:  3218021 	 St: 80300980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3218021----T:  3218274 	 St: 803668e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3218274----T:  3218527 	 St: 803d83e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3218527----T:  3218780 	 St: 80362ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3218780----T:  3219033 	 St: 80300d40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3219033----T:  3219286 	 St: 80362b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3219286----T:  3219539 	 St: 803730e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3219539----T:  3219792 	 St: 802fbc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3219792----T:  3220045 	 St: 80300d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3220045----T:  3220298 	 St: 80362bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3220298----T:  3220551 	 St: 80313040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3220551----T:  3220804 	 St: 80373180 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3220804----T:  3221057 	 St: 802fbc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3221057----T:  3221310 	 St: 80300e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3221310----T:  3221563 	 St: 80362c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3221563----T:  3221816 	 St: 802fbdc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3221816----T:  3222069 	 St: 80300f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3222069----T:  3222322 	 St: 802fbee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3222322----T:  3222575 	 St: 802fbf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3222575----T:  3222828 	 St: 803be0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3222828----T:  3223081 	 St: 803be100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3223081----T:  3223334 	 St: 803be200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3223334----T:  3223587 	 St: 803c30c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3223587----T:  3223840 	 St: 803648c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3223840----T:  3224093 	 St: 803c3160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3224093----T:  3224346 	 St: 80388780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3224346----T:  3224599 	 St: 80364a80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3224599----T:  3224852 	 St: 803c32e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3224852----T:  3225105 	 St: 8037f8c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3225105----T:  3225358 	 St: 8036a460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3225358----T:  3225611 	 St: 8037f980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3225611----T:  3225864 	 St: 8036a4c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3225864----T:  3226117 	 St: 8037fa00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3226117----T:  3226370 	 St: 803858e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3226370----T:  3226623 	 St: 80385900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3226623----T:  3226876 	 St: 803c2100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3226876----T:  3227129 	 St: 803c2220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3227129----T:  3227382 	 St: 8037cc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3227382----T:  3227635 	 St: 8037ce80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3227635----T:  3227888 	 St: 8035d9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3227888----T:  3228141 	 St: 80391680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3228141----T:  3228394 	 St: 80387c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3228394----T:  3228647 	 St: 80387d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3228647----T:  3228900 	 St: 803bd3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3228900----T:  3229153 	 St: 80387da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3229153----T:  3229406 	 St: 80300a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3229406----T:  3229659 	 St: 803bd440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3229659----T:  3229912 	 St: 80387e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3229912----T:  3230165 	 St: 803bd500 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3230165----T:  3230418 	 St: 803bd600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3230418----T:  3230671 	 St: 8037f020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3230671----T:  3230924 	 St: 803622e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3230924----T:  3231177 	 St: 80362320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3231177----T:  3231430 	 St: 80362380 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3231430----T:  3231683 	 St: 80381940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3231683----T:  3231936 	 St: 80362520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3231936----T:  3232189 	 St: 803625a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3232189----T:  3232442 	 St: 8035d420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3232442----T:  3232695 	 St: 8035d4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3232695----T:  3232948 	 St: 803d7200 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3232948----T:  3233201 	 St: 803d7300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3233201----T:  3233454 	 St: 803d7380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3233454----T:  3233707 	 St: 803d7400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3233707----T:  3233960 	 St: 803d7480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3233960----T:  3234213 	 St: 8037b000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3234213----T:  3234466 	 St: 8037e840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3234466----T:  3234719 	 St: 803b8620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3234719----T:  3234972 	 St: 803b8720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3234972----T:  3235225 	 St: 803b8880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3235225----T:  3235478 	 St: 803d5120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3235478----T:  3235731 	 St: 80361d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3235731----T:  3235984 	 St: 80412ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3235984----T:  3236237 	 St: 803d5180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3236237----T:  3236490 	 St: 80412f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3236490----T:  3236743 	 St: 80378540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3236743----T:  3236996 	 St: 803d5280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3236996----T:  3237249 	 St: 803785e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3237249----T:  3237502 	 St: 803d24c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3237502----T:  3237755 	 St: 803d53a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3237755----T:  3238008 	 St: 803e47e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3238008----T:  3238261 	 St: 80378600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3238261----T:  3238514 	 St: 803d2520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3238514----T:  3238767 	 St: 80378700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3238767----T:  3239020 	 St: 803d2660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3239020----T:  3239273 	 St: 803b6ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3239273----T:  3239526 	 St: 803b6d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3239526----T:  3239779 	 St: 803ec3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3239779----T:  3240032 	 St: 803b6da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3240032----T:  3240285 	 St: 803ec4c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3240285----T:  3240538 	 St: 803b6e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3240538----T:  3240791 	 St: 803ec560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3240791----T:  3241044 	 St: 803b6e80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3241044----T:  3241297 	 St: 803b6f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3241297----T:  3241550 	 St: 803cbe20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3241550----T:  3241803 	 St: 803cc040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3241803----T:  3242056 	 St: 803ed500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3242056----T:  3242309 	 St: 803ed600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3242309----T:  3242562 	 St: 80363ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3242562----T:  3242815 	 St: 803be600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3242815----T:  3243068 	 St: 803c8780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3243068----T:  3243321 	 St: 803ed6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3243321----T:  3243574 	 St: 80363f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3243574----T:  3243827 	 St: 803be680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3243827----T:  3244080 	 St: 803c8820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3244080----T:  3244333 	 St: 803ed700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3244333----T:  3244586 	 St: 80364000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3244586----T:  3244839 	 St: 803be700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3244839----T:  3245092 	 St: 80364080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3245092----T:  3245345 	 St: 803c8160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3245345----T:  3245598 	 St: 803c8200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3245598----T:  3245851 	 St: 803e5ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3245851----T:  3246104 	 St: 803e5f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3246104----T:  3246357 	 St: 803cb7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3246357----T:  3246610 	 St: 803cb840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3246610----T:  3246863 	 St: 803cb8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3246863----T:  3247116 	 St: 803cb920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3247116----T:  3247369 	 St: 803cb980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3247369----T:  3247622 	 St: 8037c360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3247622----T:  3247875 	 St: 803d65e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3247875----T:  3248128 	 St: 803d6740 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3248128----T:  3248381 	 St: 80387140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3248381----T:  3248634 	 St: 803ee160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3248634----T:  3248887 	 St: 80405700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3248887----T:  3249140 	 St: 803d67e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3249140----T:  3249393 	 St: 803871a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3249393----T:  3249646 	 St: 803ee2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3249646----T:  3249899 	 St: 803d6800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3249899----T:  3250152 	 St: 803ee300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3250152----T:  3250405 	 St: 803da800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3250405----T:  3250658 	 St: 803ee3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3250658----T:  3250911 	 St: 803da8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3250911----T:  3251164 	 St: 803da940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3251164----T:  3251417 	 St: 803da9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3251417----T:  3251670 	 St: 80387f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3251670----T:  3251923 	 St: 80387fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3251923----T:  3252176 	 St: 803e0a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3252176----T:  3252429 	 St: 803e0b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3252429----T:  3252682 	 St: 803e0c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3252682----T:  3252935 	 St: 803e0d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3252935----T:  3253188 	 St: 803d53e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3253188----T:  3253441 	 St: 803e0de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3253441----T:  3253694 	 St: 803d5580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3253694----T:  3253947 	 St: 803e0e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3253947----T:  3254200 	 St: 80363000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3254200----T:  3254453 	 St: 80363120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3254453----T:  3254706 	 St: 80363220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3254706----T:  3254959 	 St: 803e1000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3254959----T:  3255212 	 St: 803cf680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3255212----T:  3255465 	 St: 803cf7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3255465----T:  3255718 	 St: 803635c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3255718----T:  3255971 	 St: 803cf860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3255971----T:  3256224 	 St: 80410600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3256224----T:  3256477 	 St: 803c48c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3256477----T:  3256730 	 St: 80410680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3256730----T:  3256983 	 St: 803c49e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3256983----T:  3257236 	 St: 80410700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3257236----T:  3257489 	 St: 803c4ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3257489----T:  3257742 	 St: 803db500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3257742----T:  3257995 	 St: 80393be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3257995----T:  3258248 	 St: 80401360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3258248----T:  3258501 	 St: 803c4b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3258501----T:  3258754 	 St: 803db600 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3258754----T:  3259007 	 St: 80393cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3259007----T:  3259260 	 St: 803c4b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3259260----T:  3259513 	 St: 80387480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3259513----T:  3259766 	 St: 803d0100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3259766----T:  3260019 	 St: 803d0200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3260019----T:  3260272 	 St: 803d0300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3260272----T:  3260525 	 St: 803d2200 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3260525----T:  3260778 	 St: 803da3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3260778----T:  3261031 	 St: 80412900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3261031----T:  3261284 	 St: 80404380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3261284----T:  3261537 	 St: 80401920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3261537----T:  3261790 	 St: 80404480 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3261790----T:  3262043 	 St: 80401980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3262043----T:  3262296 	 St: 80411840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3262296----T:  3262549 	 St: 80411980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3262549----T:  3262802 	 St: 803c9360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3262802----T:  3263055 	 St: 80313ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3263055----T:  3263308 	 St: 80313bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3263308----T:  3263561 	 St: 80313c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3263561----T:  3263814 	 St: 803e1a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3263814----T:  3264067 	 St: 803e1b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3264067----T:  3264320 	 St: 8034aa00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3264320----T:  3264573 	 St: 8034ab00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3264573----T:  3264826 	 St: 8034ac40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3264826----T:  3265079 	 St: 8034acc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3265079----T:  3265332 	 St: 803c0060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3265332----T:  3265585 	 St: 803c00a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3265585----T:  3265838 	 St: 803d06e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3265838----T:  3266091 	 St: 803d0700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3266091----T:  3266344 	 St: 803d07e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3266344----T:  3266597 	 St: 803d0960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3266597----T:  3266850 	 St: 8034b8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3266850----T:  3267103 	 St: 8034b900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3267103----T:  3267356 	 St: 8034f340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3267356----T:  3267609 	 St: 80367380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3267609----T:  3267862 	 St: 8034b9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3267862----T:  3268115 	 St: 8034f3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3268115----T:  3268368 	 St: 803674e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3268368----T:  3268621 	 St: 8034ba80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3268621----T:  3268874 	 St: 8034f420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3268874----T:  3269127 	 St: 8034bb80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3269127----T:  3269380 	 St: 8034f4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3269380----T:  3269633 	 St: 8034e9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3269633----T:  3269886 	 St: 8034eae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3269886----T:  3270139 	 St: 8034eb00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3270139----T:  3270392 	 St: 8034eb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3270392----T:  3270645 	 St: 803cc3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3270645----T:  3270898 	 St: 8034f080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3270898----T:  3271151 	 St: 803c1040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3271151----T:  3271404 	 St: 803cc420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3271404----T:  3271657 	 St: 8034f180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3271657----T:  3271910 	 St: 803b97a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3271910----T:  3272163 	 St: 80411e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3272163----T:  3272416 	 St: 803c10e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3272416----T:  3272669 	 St: 803cc500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3272669----T:  3272922 	 St: 8034a180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3272922----T:  3273175 	 St: 8034eca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3273175----T:  3273428 	 St: 803b9800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3273428----T:  3273681 	 St: 80411f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3273681----T:  3273934 	 St: 8034a320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3273934----T:  3274187 	 St: 8034ed60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3274187----T:  3274440 	 St: 803b9980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3274440----T:  3274693 	 St: 803ca080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3274693----T:  3274946 	 St: 8034a3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3274946----T:  3275199 	 St: 8034ed80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3275199----T:  3275452 	 St: 803c6480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3275452----T:  3275705 	 St: 803ca180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3275705----T:  3275958 	 St: 8034b360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3275958----T:  3276211 	 St: 8034ee60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3276211----T:  3276464 	 St: 803c6580 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3276464----T:  3276717 	 St: 8034b3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3276717----T:  3276970 	 St: 8034efe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3276970----T:  3277223 	 St: 803c6680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3277223----T:  3277476 	 St: 8034b540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3277476----T:  3277729 	 St: 80313d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3277729----T:  3277982 	 St: 8034b580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3277982----T:  3278235 	 St: 80313dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3278235----T:  3278488 	 St: 803dc300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3278488----T:  3278741 	 St: 80313ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3278741----T:  3278994 	 St: 803dc3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3278994----T:  3279247 	 St: 80313f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3279247----T:  3279500 	 St: 8034a400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3279500----T:  3279753 	 St: 8034a5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3279753----T:  3280006 	 St: 80365060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3280006----T:  3280259 	 St: 803655c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3280259----T:  3280512 	 St: 80365620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3280512----T:  3280765 	 St: 80365680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3280765----T:  3281018 	 St: 80365ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3281018----T:  3281271 	 St: 80365b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3281271----T:  3281524 	 St: 803edd80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3281524----T:  3281777 	 St: 803b9160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3281777----T:  3282030 	 St: 803b9180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3282030----T:  3282283 	 St: 803b9200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3282283----T:  3282536 	 St: 803e2a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3282536----T:  3282789 	 St: 803e2b80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3282789----T:  3283042 	 St: 803e2c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3283042----T:  3283295 	 St: 803bbc00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3283295----T:  3283548 	 St: 803bbc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3283548----T:  3283801 	 St: 803131e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3283801----T:  3284054 	 St: 803ed8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3284054----T:  3284307 	 St: 803bad80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3284307----T:  3284560 	 St: 803baee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3284560----T:  3284813 	 St: 803baf40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3284813----T:  3285066 	 St: 803e2400 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3285066----T:  3285319 	 St: 803e2480 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3285319----T:  3285572 	 St: 80407640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3285572----T:  3285825 	 St: 80407740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3285825----T:  3286078 	 St: 803c7ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3286078----T:  3286331 	 St: 803ba380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3286331----T:  3286584 	 St: 803c7d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3286584----T:  3286837 	 St: 803ca5c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3286837----T:  3287090 	 St: 803c7da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3287090----T:  3287343 	 St: 803ca660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3287343----T:  3287596 	 St: 803c7e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3287596----T:  3287849 	 St: 803c7ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3287849----T:  3288102 	 St: 803d7e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3288102----T:  3288355 	 St: 80411000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3288355----T:  3288608 	 St: 803d7f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3288608----T:  3288861 	 St: 8034dde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3288861----T:  3289114 	 St: 804148c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3289114----T:  3289367 	 St: 803df6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3289367----T:  3289620 	 St: 8034de20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3289620----T:  3289873 	 St: 80302f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3289873----T:  3290126 	 St: 80414960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3290126----T:  3290379 	 St: 8034dea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3290379----T:  3290632 	 St: 80354ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3290632----T:  3290885 	 St: 804149c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3290885----T:  3291138 	 St: 8034df00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3291138----T:  3291391 	 St: 80354d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3291391----T:  3291644 	 St: 80354e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3291644----T:  3291897 	 St: 80405080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3291897----T:  3292150 	 St: 80354f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3292150----T:  3292403 	 St: 80409fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3292403----T:  3292656 	 St: 8040c3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3292656----T:  3292909 	 St: 8040c440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3292909----T:  3293162 	 St: 8040c480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3293162----T:  3293415 	 St: 8040c5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3293415----T:  3293668 	 St: 804134c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3293668----T:  3293921 	 St: 80413560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3293921----T:  3294174 	 St: 803dd640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3294174----T:  3294427 	 St: 80413600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3294427----T:  3294680 	 St: 803dd820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3294680----T:  3294933 	 St: 803576c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3294933----T:  3295186 	 St: 80357700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3295186----T:  3295439 	 St: 803577c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3295439----T:  3295692 	 St: 803578c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3295692----T:  3295945 	 St: 8034fd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3295945----T:  3296198 	 St: 8034fe00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3296198----T:  3296451 	 St: 8034ff00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3296451----T:  3296704 	 St: 80415a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3296704----T:  3296957 	 St: 803de000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3296957----T:  3297210 	 St: 80357400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3297210----T:  3297463 	 St: 80415be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3297463----T:  3297716 	 St: 803de0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3297716----T:  3297969 	 St: 80357480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3297969----T:  3298222 	 St: 803de100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3298222----T:  3298475 	 St: 80357520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3298475----T:  3298728 	 St: 803c6000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3298728----T:  3298981 	 St: 80351b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3298981----T:  3299234 	 St: 803540a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3299234----T:  3299487 	 St: 80351b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3299487----T:  3299740 	 St: 80354140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3299740----T:  3299993 	 St: 80351d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3299993----T:  3300246 	 St: 80354180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3300246----T:  3300499 	 St: 803512c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3300499----T:  3300752 	 St: 80354200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3300752----T:  3301005 	 St: 803f0040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3301005----T:  3301258 	 St: 80351340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3301258----T:  3301511 	 St: 80354280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3301511----T:  3301764 	 St: 803f00a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3301764----T:  3302017 	 St: 803513c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3302017----T:  3302270 	 St: 803f0100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3302270----T:  3302523 	 St: 803514e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3302523----T:  3302776 	 St: 803f0180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3302776----T:  3303029 	 St: 803f11a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3303029----T:  3303282 	 St: 803f1240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3303282----T:  3303535 	 St: 803c7600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3303535----T:  3303788 	 St: 803fb560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3303788----T:  3304041 	 St: 803df1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3304041----T:  3304294 	 St: 803ff020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3304294----T:  3304547 	 St: 803ff0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3304547----T:  3304800 	 St: 803ff140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3304800----T:  3305053 	 St: 803c6a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3305053----T:  3305306 	 St: 803ff1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3305306----T:  3305559 	 St: 803c6b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3305559----T:  3305812 	 St: 803f8420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3305812----T:  3306065 	 St: 803c6c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3306065----T:  3306318 	 St: 803f8480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3306318----T:  3306571 	 St: 803f85e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3306571----T:  3306824 	 St: 804153c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3306824----T:  3307077 	 St: 80415540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3307077----T:  3307330 	 St: 80415660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3307330----T:  3307583 	 St: 803f1d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3307583----T:  3307836 	 St: 803f1de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3307836----T:  3308089 	 St: 803f1e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3308089----T:  3308342 	 St: 803c6780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3308342----T:  3308595 	 St: 803c6900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3308595----T:  3308848 	 St: 803d9040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3308848----T:  3309101 	 St: 803d9100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3309101----T:  3309354 	 St: 803d9180 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3309354----T:  3309607 	 St: 803d9200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3309607----T:  3309860 	 St: 80351000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3309860----T:  3310113 	 St: 80351260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3310113----T:  3310366 	 St: 803d9ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3310366----T:  3310619 	 St: 80357060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3310619----T:  3310872 	 St: 80357080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3310872----T:  3311125 	 St: 803dc5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3311125----T:  3311378 	 St: 804001a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3311378----T:  3311631 	 St: 803f5a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3311631----T:  3311884 	 St: 8040bd80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3311884----T:  3312137 	 St: 803fe4c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3312137----T:  3312390 	 St: 804068e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3312390----T:  3312643 	 St: 8040be00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3312643----T:  3312896 	 St: 803fe520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3312896----T:  3313149 	 St: 80406920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3313149----T:  3313402 	 St: 803fe6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3313402----T:  3313655 	 St: 803fe700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3313655----T:  3313908 	 St: 8040c000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3313908----T:  3314161 	 St: 80403360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3314161----T:  3314414 	 St: 804033a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3314414----T:  3314667 	 St: 80403420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3314667----T:  3314920 	 St: 803f2380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3314920----T:  3315173 	 St: 803f2400 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3315173----T:  3315426 	 St: 803f24a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3315426----T:  3315679 	 St: 803f2600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3315679----T:  3315932 	 St: 803f4400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3315932----T:  3316185 	 St: 803f4500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3316185----T:  3316438 	 St: 8040e100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3316438----T:  3316691 	 St: 8040e1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3316691----T:  3316944 	 St: 803fea40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3316944----T:  3317197 	 St: 803feb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3317197----T:  3317450 	 St: 803feb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3317450----T:  3317703 	 St: 80402fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3317703----T:  3317956 	 St: 804060c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3317956----T:  3318209 	 St: 80407e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3318209----T:  3318462 	 St: 80407f00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3318462----T:  3318715 	 St: 80407f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3318715----T:  3318968 	 St: 80408000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3318968----T:  3319221 	 St: 80409840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3319221----T:  3319474 	 St: 803f2a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3319474----T:  3319727 	 St: 803f2a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3319727----T:  3319980 	 St: 8040c980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3319980----T:  3320233 	 St: 8040ffa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3320233----T:  3320486 	 St: 804083c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3320486----T:  3320739 	 St: 80408400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3320739----T:  3320992 	 St: 804084a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3320992----T:  3321245 	 St: 80408500 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3321245----T:  3321498 	 St: 8040f980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3321498----T:  3321751 	 St: 803f3040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3321751----T:  3322004 	 St: 803f30c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3322004----T:  3322257 	 St: 803f3120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3322257----T:  3322510 	 St: 8040d020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3322510----T:  3322763 	 St: 80402240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3322763----T:  3323016 	 St: 8040d0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3323016----T:  3323269 	 St: 80402340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3323269----T:  3323522 	 St: 80409100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3323522----T:  3323775 	 St: 80409220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3323775----T:  3324028 	 St: 8040e6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3324028----T:  3324281 	 St: 803fa900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3324281----T:  3324534 	 St: 803fc040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3324534----T:  3324787 	 St: 803fc080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3324787----T:  3325040 	 St: 803fc180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3325040----T:  3325293 	 St: 803fc220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3325293----T:  3325546 	 St: 803f7ec0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3325546----T:  3325799 	 St: 803f7f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3325799----T:  3326052 	 St: 803f8040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3326052----T:  3326305 	 St: 803f80a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3326305----T:  3326558 	 St: 803fd860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3326558----T:  3326811 	 St: 803fd880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3326811----T:  3327064 	 St: 803fd9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3327064----T:  3327317 	 St: 803fda40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3327317----T:  3327570 	 St: 803f4940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3327570----T:  3327823 	 St: 803f9600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3327823----T:  3328076 	 St: 803f9800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3328076----T:  3328329 	 St: 8040dba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3328329----T:  3328582 	 St: 803f4ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3328582----T:  3328835 	 St: 803f4f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3328835----T:  3329088 	 St: 803f4f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3329088----T:  3329341 	 St: 80409ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3329341----T:  3329594 	 St: 80409d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3329594----T:  3329847 	 St: 80409f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3329847----T:  3330100 	 St: 803f78a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3330100----T:  3330353 	 St: 803f7900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3330353----T:  3330606 	 St: 803f7980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3330606----T:  3330859 	 St: 803f7a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3330859----T:  3331112 	 St: 803f7a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3331112----T:  3331365 	 St: 803f8a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3331365----T:  3331618 	 St: 803f66e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3331618----T:  3331871 	 St: 803f8aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3331871----T:  3332124 	 St: 803f6700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3332124----T:  3332377 	 St: 803f6820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3332377----T:  3332630 	 St: 803f6880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3332630----T:  3332883 	 St: 803fd200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3332883----T:  3333136 	 St: 803fc640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3333136----T:  3333389 	 St: 803fc680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3333389----T:  3333642 	 St: 803f4b40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3333642----T:  3333895 	 St: 80415d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3333895----T:  3334155 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3334155----T:  3334415 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3334415----T:  3334675 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3334675----T:  3334935 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3334935----T:  3335195 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3335195----T:  3335455 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3335455----T:  3335715 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3335715----T:  3335975 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3335975----T:  3336235 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3336235----T:  3336495 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3336495----T:  3336755 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3336755----T:  3337015 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3337015----T:  3337275 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3337275----T:  3337535 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3337535----T:  3337795 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3337795----T:  3338055 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3338055----T:  3338315 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3338315----T:  3338575 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3338575----T:  3338835 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3338835----T:  3339095 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3339095----T:  3339355 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3339355----T:  3339615 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3339615----T:  3339875 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3339875----T:  3340135 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3340135----T:  3340395 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3340395----T:  3340655 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3340655----T:  3340915 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3340915----T:  3341175 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3341175----T:  3341435 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3341435----T:  3341695 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3341695----T:  3341955 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3341955----T:  3342215 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3342215----T:  3342475 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3342475----T:  3342735 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3342735----T:  3342995 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3342995----T:  3343255 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3343255----T:  3343515 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3343515----T:  3343775 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3343775----T:  3344035 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3344035----T:  3344295 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3344295----T:  3344555 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3344555----T:  3344815 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3344815----T:  3345075 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3345075----T:  3345335 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3345335----T:  3345595 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3345595----T:  3345855 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3345855----T:  3346115 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3346115----T:  3346375 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3346375----T:  3346635 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3346635----T:  3346895 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3346895----T:  3347155 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3347155----T:  3347415 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3347415----T:  3347675 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3347675----T:  3347935 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3347935----T:  3348195 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3348195----T:  3348455 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3348455----T:  3348715 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3348715----T:  3348975 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3348975----T:  3349235 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3349235----T:  3349495 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3349495----T:  3349755 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3349755----T:  3350015 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3350015----T:  3350275 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3350275----T:  3350535 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3350535----T:  3350795 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3350795----T:  3351055 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3351055----T:  3351315 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3351315----T:  3351575 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3351575----T:  3351835 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3351835----T:  3352095 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3352095----T:  3352355 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3352355----T:  3352615 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3352615----T:  3352875 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3352875----T:  3353135 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3353135----T:  3353395 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3353395----T:  3353655 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3353655----T:  3353915 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3353915----T:  3354175 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3354175----T:  3354435 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3354435----T:  3354695 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3354695----T:  3354955 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3354955----T:  3355215 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3355215----T:  3355475 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3355475----T:  3355735 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3355735----T:  3355995 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3355995----T:  3356255 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3356255----T:  3356515 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3356515----T:  3356775 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3356775----T:  3357035 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3357035----T:  3357295 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3357295----T:  3357555 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3357555----T:  3357815 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3357815----T:  3358075 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3358075----T:  3358335 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3358335----T:  3358595 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3358595----T:  3358855 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3358855----T:  3359115 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3359115----T:  3359375 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3359375----T:  3359635 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3359635----T:  3359895 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3359895----T:  3360155 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3360155----T:  3360415 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3360415----T:  3360675 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3360675----T:  3360935 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3360935----T:  3361195 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3361195----T:  3361455 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3361455----T:  3361715 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3361715----T:  3361975 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3361975----T:  3362235 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3362235----T:  3362495 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3362495----T:  3362755 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3362755----T:  3363015 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3363015----T:  3363275 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3363275----T:  3363535 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3363535----T:  3363795 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3363795----T:  3364055 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3364055----T:  3364315 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3364315----T:  3364575 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3364575----T:  3364835 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3364835----T:  3365095 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3365095----T:  3365355 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3365355----T:  3365615 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3365615----T:  3365875 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3365875----T:  3366135 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3366135----T:  3366395 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3366395----T:  3366655 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3366655----T:  3366915 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3366915----T:  3367175 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3367175----T:  3367435 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3367435----T:  3367695 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3367695----T:  3367955 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3367955----T:  3368215 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3368215----T:  3368475 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3368475----T:  3368735 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3368735----T:  3368995 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3368995----T:  3369255 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3369255----T:  3369515 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3369515----T:  3369775 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3369775----T:  3370035 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3370035----T:  3370295 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3370295----T:  3370555 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3370555----T:  3370815 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3370815----T:  3371075 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3371075----T:  3371335 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3371335----T:  3371595 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3371595----T:  3371855 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3371855----T:  3372115 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3372115----T:  3372375 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3372375----T:  3372635 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3372635----T:  3372895 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3372895----T:  3373155 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3373155----T:  3373415 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3373415----T:  3373675 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3373675----T:  3373935 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3373935----T:  3374195 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3374195----T:  3374455 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3374455----T:  3374715 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3374715----T:  3374975 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3374975----T:  3375235 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3375235----T:  3375495 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3375495----T:  3375755 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3375755----T:  3376015 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3376015----T:  3376275 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3376275----T:  3376535 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3376535----T:  3376795 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3376795----T:  3377055 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3377055----T:  3377315 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3377315----T:  3377575 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3377575----T:  3377835 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3377835----T:  3378095 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3378095----T:  3378355 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3378355----T:  3378615 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3378615----T:  3378875 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3378875----T:  3379135 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3379135----T:  3379395 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3379395----T:  3379655 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3379655----T:  3379915 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3379915----T:  3380175 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3380175----T:  3380435 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3380435----T:  3380695 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3380695----T:  3380955 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3380955----T:  3381215 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3381215----T:  3381475 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3381475----T:  3381735 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3381735----T:  3381995 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3381995----T:  3382255 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3382255----T:  3382515 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3382515----T:  3382775 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3382775----T:  3383035 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3383035----T:  3383295 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3383295----T:  3383555 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3383555----T:  3383815 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3383815----T:  3384075 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3384075----T:  3384335 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3384335----T:  3384595 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3384595----T:  3384855 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3384855----T:  3385115 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3385115----T:  3385375 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3385375----T:  3385635 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3385635----T:  3385895 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3385895----T:  3386155 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3386155----T:  3386415 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3386415----T:  3386675 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3386675----T:  3386935 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3386935----T:  3387195 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3387195----T:  3387455 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3387455----T:  3387715 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3387715----T:  3387975 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3387975----T:  3388235 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3388235----T:  3388495 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3388495----T:  3388755 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3388755----T:  3389015 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3389015----T:  3389275 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3389275----T:  3389535 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3389535----T:  3389795 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3389795----T:  3390055 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3390055----T:  3390315 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3390315----T:  3390575 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3390575----T:  3390835 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3390835----T:  3391095 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3391095----T:  3391355 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3391355----T:  3391615 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3391615----T:  3391875 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3391875----T:  3392135 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3392135----T:  3392395 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3392395----T:  3392655 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3392655----T:  3392915 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3392915----T:  3393175 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3393175----T:  3393435 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3393435----T:  3393695 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3393695----T:  3393955 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3393955----T:  3394215 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3625935----T:  3630281 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.934504)
F:  3630281----T:  3630534 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3630535----T:  3630788 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3852939----T:  3939911 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(58.725185)
F:  3854434----T:  3854687 	 St: 802feec0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3854687----T:  3854940 	 St: 802fef00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3854940----T:  3855193 	 St: 802fef80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3855193----T:  3855446 	 St: 802fb2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3855446----T:  3855699 	 St: 802fbf60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3855699----T:  3855952 	 St: 802fb300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3855952----T:  3856205 	 St: 802fbf80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3856205----T:  3856458 	 St: 80302000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3856458----T:  3856711 	 St: 80302080 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3856711----T:  3856964 	 St: 80302100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3856964----T:  3857217 	 St: 80302180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3857217----T:  3857470 	 St: 80302240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3857470----T:  3857723 	 St: 80302280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3857723----T:  3857976 	 St: 803025a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3857976----T:  3858229 	 St: 80302600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3858229----T:  3858482 	 St: 8034d460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3858482----T:  3858735 	 St: 8034d480 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3858735----T:  3858988 	 St: 8034d500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3858988----T:  3859241 	 St: 8034d580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3859241----T:  3859494 	 St: 8034d600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3859494----T:  3859747 	 St: 802fe340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3859747----T:  3860000 	 St: 802fe380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3860000----T:  3860253 	 St: 802fe400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3860253----T:  3860506 	 St: 802fe480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3860506----T:  3860759 	 St: 802fe500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3860759----T:  3861012 	 St: 802fe5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3861012----T:  3861265 	 St: 8041a800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3861265----T:  3861518 	 St: 8041a880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3861518----T:  3861771 	 St: 8041a900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3861771----T:  3862024 	 St: 8041a980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3862024----T:  3862277 	 St: 8041aa00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3862277----T:  3862530 	 St: 8041aa80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3862530----T:  3862783 	 St: 8041a240 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3862783----T:  3863036 	 St: 8041a280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3863036----T:  3863289 	 St: 8041a340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3863289----T:  3863542 	 St: 8042dfc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3863542----T:  3863795 	 St: 80426000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3863795----T:  3864048 	 St: 80426620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3864048----T:  3864301 	 St: 80426680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3864301----T:  3864554 	 St: 8042f280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3864554----T:  3864807 	 St: 80426700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3864807----T:  3865060 	 St: 8042f340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3865060----T:  3865313 	 St: 80426780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3865313----T:  3865566 	 St: 8042f380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3865566----T:  3865819 	 St: 80426800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3865819----T:  3866072 	 St: 8042f400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3866072----T:  3866325 	 St: 804268a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3866325----T:  3866578 	 St: 8042f480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3866578----T:  3866831 	 St: 804260c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3866831----T:  3867084 	 St: 80426100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3867084----T:  3867337 	 St: 804171e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3867337----T:  3867590 	 St: 80417200 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3867590----T:  3867843 	 St: 80417280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3867843----T:  3868096 	 St: 80417340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3868096----T:  3868349 	 St: 80417380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3868349----T:  3868602 	 St: 80417400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3868602----T:  3868855 	 St: 804177c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3868855----T:  3869108 	 St: 80417800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3869108----T:  3869361 	 St: 80417880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3869361----T:  3869614 	 St: 80433240 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3869614----T:  3869867 	 St: 80433280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3869867----T:  3870120 	 St: 80433380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3870120----T:  3870373 	 St: 80433400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3870373----T:  3870626 	 St: 804334c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3870626----T:  3870879 	 St: 804337c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3870879----T:  3871132 	 St: 80433800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3871132----T:  3871385 	 St: 80433880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3871385----T:  3871638 	 St: 80433900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3871638----T:  3871891 	 St: 8042a020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3871891----T:  3872144 	 St: 8042a0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3872144----T:  3872397 	 St: 8042a100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3872397----T:  3872650 	 St: 80421000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3872650----T:  3872903 	 St: 80421360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3872903----T:  3873156 	 St: 80421380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3873156----T:  3873409 	 St: 80421400 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3873409----T:  3873662 	 St: 804214c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3873662----T:  3873915 	 St: 80421520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3873915----T:  3874168 	 St: 80421580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3874168----T:  3874421 	 St: 80421600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3874421----T:  3874674 	 St: 8042d680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3874674----T:  3874927 	 St: 8042d700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3874927----T:  3875180 	 St: 8042d780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3875180----T:  3875433 	 St: 8042d800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3875433----T:  3875686 	 St: 8042d8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3875686----T:  3875939 	 St: 8042d900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3875939----T:  3876192 	 St: 8042f560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3876192----T:  3876445 	 St: 8042d980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3876445----T:  3876698 	 St: 8042f580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3876698----T:  3876951 	 St: 8042f600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3876951----T:  3877204 	 St: 80421980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3877204----T:  3877457 	 St: 8042f680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3877457----T:  3877710 	 St: 8042d120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3877710----T:  3877963 	 St: 80423780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3877963----T:  3878216 	 St: 80423840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3878216----T:  3878469 	 St: 80423880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3878469----T:  3878722 	 St: 80423900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3878722----T:  3878975 	 St: 80423980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3878975----T:  3879228 	 St: 80423a40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3879228----T:  3879481 	 St: 80418640 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3879481----T:  3879734 	 St: 80418680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3879734----T:  3879987 	 St: 80418700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3879987----T:  3880240 	 St: 80418780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3880240----T:  3880493 	 St: 80418840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3880493----T:  3880746 	 St: 804188a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3880746----T:  3880999 	 St: 80418900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3880999----T:  3881252 	 St: 80418080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3881252----T:  3881505 	 St: 80418100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3881505----T:  3881758 	 St: 80429ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3881758----T:  3882011 	 St: 80429c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3882011----T:  3882264 	 St: 80429c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3882264----T:  3882517 	 St: 80429d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3882517----T:  3882770 	 St: 80429de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3882770----T:  3883023 	 St: 80429e40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3883023----T:  3883276 	 St: 80429e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3883276----T:  3883529 	 St: 8042a700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3883529----T:  3883782 	 St: 8042a780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3883782----T:  3884035 	 St: 8042a800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3884035----T:  3884288 	 St: 8042a880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3884288----T:  3884541 	 St: 8042a900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3884541----T:  3884794 	 St: 804295c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3884794----T:  3885047 	 St: 80429600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3885047----T:  3885300 	 St: 8042aca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3885300----T:  3885553 	 St: 80423d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3885553----T:  3885806 	 St: 80423d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3885806----T:  3886059 	 St: 80423e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3886059----T:  3886312 	 St: 8041dc40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3886312----T:  3886565 	 St: 8041dce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3886565----T:  3886818 	 St: 8041dd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3886818----T:  3887071 	 St: 8041dd80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3887071----T:  3887324 	 St: 8041de40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3887324----T:  3887577 	 St: 8041de80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3887577----T:  3887830 	 St: 8041df40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3887830----T:  3888083 	 St: 8041d3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3888083----T:  3888336 	 St: 8041d420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3888336----T:  3888596 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3888596----T:  3888856 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3888856----T:  3889116 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3889116----T:  3889376 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3889376----T:  3889636 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3889636----T:  3889896 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3889896----T:  3890156 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3890156----T:  3890416 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3890416----T:  3890676 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3890676----T:  3890936 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3890936----T:  3891196 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3891196----T:  3891456 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3891456----T:  3891716 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3891716----T:  3891976 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3891976----T:  3892236 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3892236----T:  3892496 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4162061----T:  4166432 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.951384)
F:  4166432----T:  4166685 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4166686----T:  4166939 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4389090----T:  4423281 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(23.086428)
F:  4391506----T:  4391759 	 St: 8041c540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4391759----T:  4392012 	 St: 8041c5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4392012----T:  4392265 	 St: 8041c600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4392265----T:  4392518 	 St: 8041c680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4392518----T:  4392771 	 St: 8041c760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4392771----T:  4393024 	 St: 8041c780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4393024----T:  4393277 	 St: 8041cb00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4393277----T:  4393530 	 St: 80434100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4393530----T:  4393783 	 St: 804341c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  4393783----T:  4394036 	 St: 80434200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4394036----T:  4394289 	 St: 80434280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4394289----T:  4394542 	 St: 80434300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  4394542----T:  4394795 	 St: 80434380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4394795----T:  4395048 	 St: 8041c000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4395048----T:  4395301 	 St: 8041c0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4395301----T:  4395554 	 St: 8042c220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4395554----T:  4395807 	 St: 8042c280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4395807----T:  4396060 	 St: 8042c340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4396060----T:  4396313 	 St: 8042c380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4396313----T:  4396566 	 St: 8042c400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4396566----T:  4396819 	 St: 8042c480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4396819----T:  4397072 	 St: 8042ce20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4397072----T:  4397325 	 St: 8042cee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4397325----T:  4397578 	 St: 8042cf00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4397578----T:  4397831 	 St: 80434700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4397831----T:  4398084 	 St: 80434780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4398084----T:  4398337 	 St: 80434800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4398337----T:  4398590 	 St: 80435980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4398590----T:  4398843 	 St: 80435a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4398843----T:  4399096 	 St: 80435a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4399096----T:  4399349 	 St: 80435b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4399349----T:  4399602 	 St: 80435340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4399602----T:  4399855 	 St: 80435380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4399855----T:  4400108 	 St: 80435460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4400108----T:  4400361 	 St: 804354a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4400361----T:  4400614 	 St: 80435500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  4400614----T:  4400874 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4400874----T:  4401134 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4401134----T:  4401394 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4401394----T:  4401654 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4645431----T:  4647509 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.403106)
F:  4647509----T:  4647762 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4647763----T:  4648016 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4870167----T:  4875665 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.712357)
F:  4871079----T:  4871332 	 St: 80324120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4871332----T:  4871585 	 St: 803241a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4871585----T:  4871838 	 St: 80324300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4871838----T:  4872091 	 St: 8030c7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4872091----T:  4872344 	 St: 80324520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4872344----T:  4872597 	 St: 803245a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4872597----T:  4872850 	 St: 803898e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4872850----T:  4873103 	 St: 80389940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4873103----T:  4873356 	 St: 8039c200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4873356----T:  4873609 	 St: 80389660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  4873609----T:  4873862 	 St: 8039c620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  5097815----T:  5098907 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.737340)
F:  5098907----T:  5099160 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  5099161----T:  5099414 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  5321565----T:  5323791 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.503039)
F:  5545941----T:  5546913 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.656313)
F:  5546913----T:  5547166 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  5547167----T:  5547427 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5547167----T:  5547991 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  5548251----T:  5548511 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5548251----T:  5549075 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  5549335----T:  5549595 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5549335----T:  5550904 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:  5551164----T:  5551424 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5551164----T:  5553484 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(1.566509)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1099087(cycle), 742.124939(us)
Tot_kernel_exec_time_and_fault_time: 19026592(cycle), 12847.125000(us)
Tot_memcpy_h2d_time: 95879(cycle), 64.739365(us)
Tot_memcpy_d2h_time: 2530(cycle), 1.708305(us)
Tot_memcpy_time: 98409(cycle), 66.447670(us)
Tot_devicesync_time: 6577(cycle), 4.440918(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 855393(cycle), 577.578003(us)
Tot_memcpy_d2h_sync_wb_time: 9107(cycle), 6.149223(us)
GPGPU-Sim: *** exit detected ***
