{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524570427573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524570427576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 19:47:07 2018 " "Processing started: Tue Apr 24 19:47:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524570427576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570427576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570427576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524570427840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524570427840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../src/led.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/led.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/debounce.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/debounce.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/counter60.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/counter60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter60 " "Found entity 1: counter60" {  } { { "../src/counter60.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/counter60.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/counter24.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/counter24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Found entity 1: counter24" {  } { { "../src/counter24.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/counter24.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/e_clock/src/alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/e_clock/src/alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../src/alarm.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/alarm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524570434606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570434606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alarm led.v(37) " "Verilog HDL Implicit Net warning at led.v(37): created implicit net for \"alarm\"" {  } { { "../src/led.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/led.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524570434631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd_inst " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd_inst\"" {  } { { "../src/top.v" "lcd_inst" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lcd.v(169) " "Verilog HDL assignment warning at lcd.v(169): truncated value with size 32 to match size of target (24)" {  } { { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434636 "|top|lcd:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd.v(275) " "Verilog HDL assignment warning at lcd.v(275): truncated value with size 32 to match size of target (16)" {  } { { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434636 "|top|lcd:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd.v(301) " "Verilog HDL assignment warning at lcd.v(301): truncated value with size 32 to match size of target (20)" {  } { { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434636 "|top|lcd:lcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm_inst " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm_inst\"" {  } { { "../src/top.v" "alarm_inst" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 alarm.v(57) " "Verilog HDL assignment warning at alarm.v(57): truncated value with size 32 to match size of target (26)" {  } { { "../src/alarm.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/alarm.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434639 "|top|alarm:alarm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alarm.v(75) " "Verilog HDL assignment warning at alarm.v(75): truncated value with size 32 to match size of target (3)" {  } { { "../src/alarm.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/alarm.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434639 "|top|alarm:alarm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 alarm:alarm_inst\|counter60:sec_inst " "Elaborating entity \"counter60\" for hierarchy \"alarm:alarm_inst\|counter60:sec_inst\"" {  } { { "../src/alarm.v" "sec_inst" { Text "C:/Users/wen/Desktop/interview/e_clock/src/alarm.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter60.v(60) " "Verilog HDL assignment warning at counter60.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter60.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/counter60.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434641 "|top|alarm:alarm_inst|counter60:sec_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter60.v(90) " "Verilog HDL assignment warning at counter60.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter60.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/counter60.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434641 "|top|alarm:alarm_inst|counter60:sec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 alarm:alarm_inst\|counter24:hour_inst " "Elaborating entity \"counter24\" for hierarchy \"alarm:alarm_inst\|counter24:hour_inst\"" {  } { { "../src/alarm.v" "hour_inst" { Text "C:/Users/wen/Desktop/interview/e_clock/src/alarm.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter24.v(61) " "Verilog HDL assignment warning at counter24.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter24.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/counter24.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434645 "|top|alarm:alarm_inst|counter24:hour_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter24.v(89) " "Verilog HDL assignment warning at counter24.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter24.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/counter24.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434645 "|top|alarm:alarm_inst|counter24:hour_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:led_inst " "Elaborating entity \"led\" for hierarchy \"led:led_inst\"" {  } { { "../src/top.v" "led_inst" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 led.v(48) " "Verilog HDL assignment warning at led.v(48): truncated value with size 32 to match size of target (23)" {  } { { "../src/led.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/led.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434649 "|top|led:led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst1\"" {  } { { "../src/top.v" "debounce_inst1" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570434650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debounce.v(49) " "Verilog HDL assignment warning at debounce.v(49): truncated value with size 32 to match size of target (25)" {  } { { "../src/debounce.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/debounce.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524570434651 "|top|debounce:debounce_inst1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 192 -1 0 } } { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 208 -1 0 } } { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 224 -1 0 } } { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 240 -1 0 } } { "../src/lcd.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/lcd.v" 256 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1524570435243 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1524570435243 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524570435387 "|top|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/wen/Desktop/interview/e_clock/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524570435387 "|top|on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524570435387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524570435457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524570435912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524570436052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524570436052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "703 " "Implemented 703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524570436137 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524570436137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "685 " "Implemented 685 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524570436137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524570436137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524570436168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 19:47:16 2018 " "Processing ended: Tue Apr 24 19:47:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524570436168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524570436168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524570436168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524570436168 ""}
