---
title: "6 SEM Notes"
---


<a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dWm9fdTAxTUZ4d1U">Syllabus</a>

<a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dYUVPX3Z3aERjZHc">Scheme</a>

<hr>

<nav class="toc" markdown="1">
*   
{:toc}
</nav>

<hr>

 VLSI LAB 


 POWER ELECTRONICS LAB

<hr>

<br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br>


<hr>


###### COMPUTER COMMUNICATION NETWORKS 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### OPTICAL FIBER COMMUNICATION 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### POWER ELECTRONICS

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


######  EMBEDED SYSTEM DESIGN 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### DSP ALGORITHMS AND ARCHITECTURE 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### MICRO AND SMART SYSTEMS TECHNOLOGY  

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  
* Unit 9  

###### ARTIFICIAL NEURAL NETWORKS

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### CAD FOR VLSI  

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dNHJNdWpMQUFiNnc">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### APPLIED EMBEDDED SYSTEM DESIGN 

 Part A

* Unit 1
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### SPEECH PROCESSING  

 Part A

* Unit 1
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### PROGRAMMING IN C++ 

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  



###### REAL-TIME SYSTEMS 

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### IMAGE PROCESSING

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### RADIO FREQUENCY INTEGRATED CIRCUITS 

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### WAVELET TRANSFORMS 

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  


###### MODELING AND SIMULATION OF DATA NETWORKS

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  



<hr>
