<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_2f749bd4</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_2f749bd4'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_2f749bd4')">rsnoc_z_H_R_G_T2_U_U_2f749bd4</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod378.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod378.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod378.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod378.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod378.html#inst_tag_138997"  onclick="showContent('inst_tag_138997')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod378.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod378.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod378.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod378.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_2f749bd4'>
<hr>
<a name="inst_tag_138997"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_138997" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod378.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod378.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod378.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod378.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.37</td>
<td class="s6 cl rt"> 67.59</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  1.36</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.65</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod781.html#inst_tag_254363" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod489.html#inst_tag_165252" id="tag_urg_inst_165252">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1768" id="tag_urg_inst_1768">Ica</a></td>
<td class="s7 cl rt"> 78.48</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.02</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod511.html#inst_tag_167104" id="tag_urg_inst_167104">If</a></td>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1149.html#inst_tag_357052" id="tag_urg_inst_357052">Ifpa</a></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_292608" id="tag_urg_inst_292608">Io</a></td>
<td class="s0 cl rt">  4.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod475.html#inst_tag_160068" id="tag_urg_inst_160068">Ip</a></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_449" id="tag_urg_inst_449">Irspp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod438.html#inst_tag_159214" id="tag_urg_inst_159214">It</a></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_187391" id="tag_urg_inst_187391">ucic72193b83c</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136879" id="tag_urg_inst_136879">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_80660" id="tag_urg_inst_80660">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190019" id="tag_urg_inst_190019">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44926" id="tag_urg_inst_44926">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198820" id="tag_urg_inst_198820">ursrsg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_304619" id="tag_urg_inst_304619">uu922e3a49</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod929.html#inst_tag_299030" id="tag_urg_inst_299030">uua42ce297cd</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_2f749bd4'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod378.html" >rsnoc_z_H_R_G_T2_U_U_2f749bd4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117591</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117596</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>117602</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117610</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117615</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117632</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>117642</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>117667</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117756</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>117834</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>117845</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118034</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118039</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>118147</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
117590                  	,	.Tx_Req_User( Gen2P_Req_User )
117591     1/1          	,	.Tx_Req_Vld( Gen2P_Req_Vld )
117592     1/1          	);
117593     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117594     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
117595                  			u_53b5 &lt;= #1.0 ( 1'b1 );
117596     1/1          		else if ( Gen1_Req_Vld &amp; Gen1_Req_Rdy )
117597     1/1          			u_53b5 &lt;= #1.0 ( Gen1_Req_Last );
117598     1/1          	rsnoc_z_H_R_G_G2_D_U_60f1ebae Id(
117599     <font color = "red">0/1     ==>  		.CmdRx_StrmLen1MSB( Cmd0_StrmLen1MSB )</font>
                        MISSING_ELSE
117600                  	,	.CmdRx_StrmRatio( Cmd0_StrmRatio )
117601                  	,	.CmdRx_StrmType( Cmd0_StrmType )
117602     1/1          	,	.CmdRx_StrmValid( Cmd0_StrmValid )
117603     <font color = "red">0/1     ==>  	,	.CmdRx_Vld( Cmd0_Vld )</font>
117604     <font color = "red">0/1     ==>  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )</font>
117605     1/1          	,	.CmdTx_MatchId( Cmd1_MatchId )
117606     <font color = "red">0/1     ==>  	,	.CmdTx_StrmLen1MSB( Cmd1_StrmLen1MSB )</font>
117607                  	,	.CmdTx_StrmRatio( Cmd1_StrmRatio )
117608                  	,	.CmdTx_StrmType( Cmd1_StrmType )
117609                  	,	.CmdTx_StrmValid( Cmd1_StrmValid )
117610     1/1          	,	.CmdTx_Vld( Cmd1_Vld )
117611     1/1          	,	.GenRx_Req_Addr( Gen1_Req_Addr )
117612     1/1          	,	.GenRx_Req_Be( Gen1_Req_Be )
117613     <font color = "red">0/1     ==>  	,	.GenRx_Req_BurstType( Gen1_Req_BurstType )</font>
                        MISSING_ELSE
117614                  	,	.GenRx_Req_Data( Gen1_Req_Data )
117615     1/1          	,	.GenRx_Req_Last( Gen1_Req_Last )
117616     1/1          	,	.GenRx_Req_Len1( Gen1_Req_Len1 )
117617     1/1          	,	.GenRx_Req_Lock( Gen1_Req_Lock )
117618     <font color = "red">0/1     ==>  	,	.GenRx_Req_Opc( Gen1_Req_Opc )</font>
                        MISSING_ELSE
117619                  	,	.GenRx_Req_Rdy( Gen1_Req_Rdy )
117620                  	,	.GenRx_Req_SeqId( Gen1_Req_SeqId )
117621                  	,	.GenRx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
117622                  	,	.GenRx_Req_SeqUnique( Gen1_Req_SeqUnique )
117623                  	,	.GenRx_Req_User( Gen1_Req_User )
117624                  	,	.GenRx_Req_Vld( Gen1_Req_Vld )
117625                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
117626                  	,	.GenTx_Req_Be( Gen2_Req_Be )
117627                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
117628                  	,	.GenTx_Req_Data( Gen2_Req_Data )
117629                  	,	.GenTx_Req_Last( Gen2_Req_Last )
117630                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
117631                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
117632     1/1          	,	.GenTx_Req_Opc( Gen2_Req_Opc )
117633     1/1          	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
117634     1/1          	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
117635     <font color = "red">0/1     ==>  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
117636                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
117637                  	,	.GenTx_Req_User( Gen2_Req_User )
117638     1/1          	,	.GenTx_Req_Vld( Gen2_Req_Vld )
117639     1/1          	,	.Sys_Clk( Sys_Clk )
117640     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
117641     <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
                        MISSING_ELSE
117642     1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
117643     1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
117644     <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
117645                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
117646                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
117647                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
117648                  	,	.Translation_Found( Translation_0_Found )
117649                  	,	.Translation_Key( Translation_0_Key )
117650                  	);
117651                  	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
117652                  		.CmdRx( Strm0Cmd )
117653                  	,	.CmdTx( Strm2Cmd )
117654                  	,	.Len1MSB( Len1MSB )
117655                  	,	.Rx_Req_Addr( Gen0_Req_Addr )
117656                  	,	.Rx_Req_Be( Gen0_Req_Be )
117657                  	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
117658                  	,	.Rx_Req_Data( Gen0_Req_Data )
117659                  	,	.Rx_Req_Last( Gen0_Req_Last )
117660                  	,	.Rx_Req_Len1( Gen0_Req_Len1 )
117661                  	,	.Rx_Req_Lock( Gen0_Req_Lock )
117662                  	,	.Rx_Req_Opc( Gen0_Req_Opc )
117663                  	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
117664                  	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
117665                  	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
117666                  	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
117667     1/1          	,	.Rx_Req_User( Gen0_Req_User )
117668     <font color = "red">0/1     ==>  	,	.Rx_Req_Vld( Gen0_Req_Vld )</font>
117669     <font color = "red">0/1     ==>  	,	.StrmRatio( Strm1_Ratio &amp; { 1 { 1'b1 }  } )</font>
117670     <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
117671     <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
117672     1/1          	,	.Sys_Clk_En( Sys_Clk_En )
117673     <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
117674                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
117675                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
117676                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
117677                  	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
117678                  	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
117679                  	,	.Tx_Req_Addr( Gen1_Req_Addr )
117680                  	,	.Tx_Req_Be( Gen1_Req_Be )
117681                  	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
117682                  	,	.Tx_Req_Data( Gen1_Req_Data )
117683                  	,	.Tx_Req_Last( Gen1_Req_Last )
117684                  	,	.Tx_Req_Len1( Gen1_Req_Len1 )
117685                  	,	.Tx_Req_Lock( Gen1_Req_Lock )
117686                  	,	.Tx_Req_Opc( Gen1_Req_Opc )
117687                  	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
117688                  	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
117689                  	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
117690                  	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
117691                  	,	.Tx_Req_User( Gen1_Req_User )
117692                  	,	.Tx_Req_Vld( Gen1_Req_Vld )
117693                  	);
117694                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
117695                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
117696                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
117697                  	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
117698                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
117699                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
117700                  	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
117701                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
117702                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
117703                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
117704                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
117705                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
117706                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
117707                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
117708                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
117709                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
117710                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
117711                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
117712                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
117713                  	,	.GenLcl_Req_User( GenLcl_Req_User )
117714                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
117715                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
117716                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
117717                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
117718                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
117719                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
117720                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
117721                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
117722                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
117723                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
117724                  	,	.GenPrt_Req_Be( Gen_Req_Be )
117725                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
117726                  	,	.GenPrt_Req_Data( Gen_Req_Data )
117727                  	,	.GenPrt_Req_Last( Gen_Req_Last )
117728                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
117729                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
117730                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
117731                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
117732                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
117733                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
117734                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
117735                  	,	.GenPrt_Req_User( Gen_Req_User )
117736                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
117737                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
117738                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
117739                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
117740                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
117741                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
117742                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
117743                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
117744                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
117745                  	,	.Sys_Clk( Sys_Clk )
117746                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
117747                  	,	.Sys_Clk_En( Sys_Clk_En )
117748                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
117749                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
117750                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
117751                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
117752                  	,	.Sys_Pwr_Idle( u_Idle )
117753                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
117754                  	);
117755                  	assign ReqPending = u_357f &amp; Gen0_Req_Vld;
117756     1/1          	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
117757     1/1          	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
117758     1/1          	assign RdPendCntDec =
117759     <font color = "red">0/1     ==>  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy</font>
                        MISSING_ELSE
117760                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
117761                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
117762                  	assign u_76e9 = RdPendCnt + 4'b0001;
117763                  	assign u_2ee2 = RdPendCnt - 4'b0001;
117764                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
117765                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
117766                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
117767                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
117768                  	assign u_710a = WrPendCnt + 4'b0001;
117769                  	assign u_968c = WrPendCnt - 4'b0001;
117770                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117771                  		if ( ! Sys_Clk_RstN )
117772                  			u_357f &lt;= #1.0 ( 1'b1 );
117773                  		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
117774                  			u_357f &lt;= #1.0 ( Gen0_Req_Last );
117775                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
117776                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117777                  		if ( ! Sys_Clk_RstN )
117778                  			RdPendCnt &lt;= #1.0 ( 4'b0 );
117779                  		else if ( RdPendCntEn )
117780                  			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
117781                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
117782                  		case ( uRdPendCntNext_caseSel )
117783                  			2'b01   : RdPendCntNext = u_76e9 ;
117784                  			2'b10   : RdPendCntNext = u_2ee2 ;
117785                  			2'b0    : RdPendCntNext = RdPendCnt ;
117786                  			default : RdPendCntNext = 4'b0 ;
117787                  		endcase
117788                  	end
117789                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
117790                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117791                  		if ( ! Sys_Clk_RstN )
117792                  			WrPendCnt &lt;= #1.0 ( 4'b0 );
117793                  		else if ( WrPendCntEn )
117794                  			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
117795                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
117796                  		case ( uWrPendCntNext_caseSel )
117797                  			2'b01   : WrPendCntNext = u_710a ;
117798                  			2'b10   : WrPendCntNext = u_968c ;
117799                  			2'b0    : WrPendCntNext = WrPendCnt ;
117800                  			default : WrPendCntNext = 4'b0 ;
117801                  		endcase
117802                  	end
117803                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117804                  		if ( ! Sys_Clk_RstN )
117805                  			NoPendingTrans &lt;= #1.0 ( 1'b1 );
117806                  		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; WrPendCntNext == 4'b0 &amp; ~ ReqPending );
117807                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117808                  		if ( ! Sys_Clk_RstN )
117809                  			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
117810                  		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; ~ ReqRdPending );
117811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117812                  		if ( ! Sys_Clk_RstN )
117813                  			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
117814                  		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 4'b0 &amp; ~ ReqWrPending );
117815                  	assign RxEcc_Rdy = Rx1_Rdy;
117816                  	assign Rx_Rdy = RxEcc_Rdy;
117817                  	assign WakeUp_Gen = Gen_Req_Vld;
117818                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
117819                  	assign Tx2Data = Tx1_Data [73:0];
117820                  	assign TxEcc_Data =
117821                  		{			{	Tx1_Data [143]
117822                  			,	Tx1_Data [142:129]
117823                  			,	Tx1_Data [128:125]
117824                  			,	Tx1_Data [124:123]
117825                  			,	Tx1_Data [122:116]
117826                  			,	Tx1_Data [115:85]
117827                  			,	Tx1_Data [84:77]
117828                  			,	Tx1_Data [76:74]
117829                  			}
117830                  		,
117831                  		Tx2Data
117832                  		};
117833                  	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
117834     1/1          	assign TxEcc_Head = Tx1_Head;
117835     1/1          	assign Tx_Head = TxEcc_Head;
117836     <font color = "red">0/1     ==>  	assign TxEcc_Tail = Tx1_Tail;</font>
117837     <font color = "red">0/1     ==>  	assign Tx_Tail = TxEcc_Tail;</font>
117838     <font color = "red">0/1     ==>  	assign TxEcc_Vld = Tx1_Vld;</font>
117839     <font color = "red">0/1     ==>  	assign Tx_Vld = TxEcc_Vld;</font>
117840     <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Last = Rx1_Data [73];</font>
117841                  	assign Dbg_Rx_Data_Err = Rx1_Data [72];
117842                  	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
117843                  	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
117844                  	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
117845     1/1          	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
117846     <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];</font>
117847     <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];</font>
117848     <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];</font>
117849     1/1          	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
117850     <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];</font>
117851                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
117852                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
117853                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
117854                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
117855                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
117856                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
117857                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
117858                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
117859                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
117860                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
117861                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
117862                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
117863                  	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
117864                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
117865                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
117866                  	assign Dbg_Tx_Data_Last = Tx_Data [73];
117867                  	assign Dbg_Tx_Data_Err = Tx_Data [72];
117868                  	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
117869                  	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
117870                  	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
117871                  	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
117872                  	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
117873                  	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
117874                  	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
117875                  	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
117876                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
117877                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
117878                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
117879                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
117880                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
117881                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
117882                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
117883                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
117884                  	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
117885                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
117886                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
117887                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
117888                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
117889                  	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
117890                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
117891                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
117892                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
117893                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
117894                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
117895                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
117896                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
117897                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
117898                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
117899                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
117900                  	assign GenReqIsPre = GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b110;
117901                  	assign GenReqIsAbort = GenReqIsPre &amp; ~ GenLcl_Req_Lock;
117902                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117903                  			if ( ! Sys_Clk_RstN )
117904                  				GenReqHead &lt;= #1.0 ( 1'b1 );
117905                  			else if ( GenReqXfer )
117906                  				GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
117907                  	// synopsys translate_off
117908                  	// synthesis translate_off
117909                  	always @( posedge Sys_Clk )
117910                  		if ( Sys_Clk == 1'b1 )
117911                  			if (	~ ( ~ Sys_Clk_RstN )
117912                  			&amp;
117913                  			1'b1
117914                  			&amp;	( GenLcl_Req_Vld &amp; GenReqHead &amp; ~ GenReqIsAbort &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0
117915                  			) begin
117916                  				dontStop = 0;
117917                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
117918                  				if (!dontStop) begin
117919                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
117920                  					$stop;
117921                  				end
117922                  			end
117923                  	// synthesis translate_on
117924                  	// synopsys translate_on
117925                  	// synopsys translate_off
117926                  	// synthesis translate_off
117927                  	always @( posedge Sys_Clk )
117928                  		if ( Sys_Clk == 1'b1 )
117929                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b1111 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
117930                  				dontStop = 0;
117931                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
117932                  				if (!dontStop) begin
117933                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
117934                  					$stop;
117935                  				end
117936                  			end
117937                  	// synthesis translate_on
117938                  	// synopsys translate_on
117939                  	// synopsys translate_off
117940                  	// synthesis translate_off
117941                  	always @( posedge Sys_Clk )
117942                  		if ( Sys_Clk == 1'b1 )
117943                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
117944                  				dontStop = 0;
117945                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
117946                  				if (!dontStop) begin
117947                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
117948                  					$stop;
117949                  				end
117950                  			end
117951                  	// synthesis translate_on
117952                  	// synopsys translate_on
117953                  	// synopsys translate_off
117954                  	// synthesis translate_off
117955                  	always @( posedge Sys_Clk )
117956                  		if ( Sys_Clk == 1'b1 )
117957                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b1111 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
117958                  				dontStop = 0;
117959                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
117960                  				if (!dontStop) begin
117961                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
117962                  					$stop;
117963                  				end
117964                  			end
117965                  	// synthesis translate_on
117966                  	// synopsys translate_on
117967                  	// synopsys translate_off
117968                  	// synthesis translate_off
117969                  	always @( posedge Sys_Clk )
117970                  		if ( Sys_Clk == 1'b1 )
117971                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
117972                  				dontStop = 0;
117973                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
117974                  				if (!dontStop) begin
117975                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
117976                  					$stop;
117977                  				end
117978                  			end
117979                  	// synthesis translate_on
117980                  	// synopsys translate_on
117981                  	// synopsys translate_off
117982                  	// synthesis translate_off
117983                  	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
117984                  		.Clk( Sys_Clk )
117985                  	,	.Clk_ClkS( Sys_Clk_ClkS )
117986                  	,	.Clk_En( Sys_Clk_En )
117987                  	,	.Clk_EnS( Sys_Clk_EnS )
117988                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
117989                  	,	.Clk_RstN( Sys_Clk_RstN )
117990                  	,	.Clk_Tm( Sys_Clk_Tm )
117991                  	,	.Gen_Req_Addr( Gen_Req_Addr )
117992                  	,	.Gen_Req_Be( Gen_Req_Be )
117993                  	,	.Gen_Req_BurstType( Gen_Req_BurstType )
117994                  	,	.Gen_Req_Data( Gen_Req_Data )
117995                  	,	.Gen_Req_Last( Gen_Req_Last )
117996                  	,	.Gen_Req_Len1( Gen_Req_Len1 )
117997                  	,	.Gen_Req_Lock( Gen_Req_Lock )
117998                  	,	.Gen_Req_Opc( Gen_Req_Opc )
117999                  	,	.Gen_Req_Rdy( Gen_Req_Rdy )
118000                  	,	.Gen_Req_SeqId( Gen_Req_SeqId )
118001                  	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
118002                  	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
118003                  	,	.Gen_Req_User( Gen_Req_User )
118004                  	,	.Gen_Req_Vld( Gen_Req_Vld )
118005                  	);
118006                  	// synthesis translate_on
118007                  	// synopsys translate_on
118008                  endmodule
118009                  
118010                  
118011                  
118012                  // FlexNoC version    : 4.7.0
118013                  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
118014                  // Exported Structure : /Specification.Architecture.Structure
118015                  // ExportOption       : /verilog
118016                  
118017                  `timescale 1ps/1ps
118018                  module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
118019                  	output  Found ;
118020                  	input   I     ;
118021                  	output  O     ;
118022                  	assign Found = I;
118023                  	assign O = I;
118024                  endmodule
118025                  
118026                  `timescale 1ps/1ps
118027                  module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
118028                  	output [31:0] IdInfo_0_AddrMask   ;
118029                  	output        Translation_0_Found ;
118030                  	input  [28:0] Translation_0_Key   ;
118031                  	wire  u_7e0b      ;
118032                  	wire  CnMatch_0_0 ;
118033                  	wire  SnMatch_0   ;
118034     1/1          	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
118035     1/1          	assign CnMatch_0_0 = ( Translation_0_Key &amp; 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
118036     1/1          	assign SnMatch_0 = CnMatch_0_0;
118037                  	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
118038                  endmodule
118039     1/1          
118040     1/1          
118041     1/1          
118042                  // FlexNoC version    : 4.7.0
118043                  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
118044                  // Exported Structure : /Specification.Architecture.Structure
118045                  // ExportOption       : /verilog
118046                  
118047                  `timescale 1ps/1ps
118048                  module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
118049                  	input  [5:0]  I ;
118050                  	output [16:0] O ;
118051                  	wire [63:0] uDecoded_0 ;
118052                  	wire [31:0] uDecoded_1 ;
118053                  	wire [15:0] uDecoded_2 ;
118054                  	wire [7:0]  uDecoded_3 ;
118055                  	wire [3:0]  uDecoded_4 ;
118056                  	wire [1:0]  uDecoded_5 ;
118057                  	wire        u_4072     ;
118058                  	wire        u_6542     ;
118059                  	wire        u_7bab     ;
118060                  	wire        u_9c70     ;
118061                  	wire        u_a09f     ;
118062                  	wire        u_a833     ;
118063                  	wire        u_c39d     ;
118064                  	wire        M          ;
118065                  	assign u_6542 = I [0];
118066                  	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
118067                  	assign u_c39d = I [1];
118068                  	assign uDecoded_4 = { uDecoded_5 &amp; { 2 { u_c39d }  } , uDecoded_5 &amp; ~ { 2 { u_c39d }  } };
118069                  	assign u_7bab = I [2];
118070                  	assign uDecoded_3 = { uDecoded_4 &amp; { 4 { u_7bab }  } , uDecoded_4 &amp; ~ { 4 { u_7bab }  } };
118071                  	assign u_4072 = I [3];
118072                  	assign uDecoded_2 = { uDecoded_3 &amp; { 8 { u_4072 }  } , uDecoded_3 &amp; ~ { 8 { u_4072 }  } };
118073                  	assign u_a833 = I [4];
118074                  	assign uDecoded_1 = { uDecoded_2 &amp; { 16 { u_a833 }  } , uDecoded_2 &amp; ~ { 16 { u_a833 }  } };
118075                  	assign u_9c70 = I [5];
118076                  	assign uDecoded_0 = { uDecoded_1 &amp; { 32 { u_9c70 }  } , uDecoded_1 &amp; ~ { 32 { u_9c70 }  } };
118077                  	assign u_a09f = I [5];
118078                  	assign M = u_a09f == 1'b0;
118079                  	assign O = uDecoded_0 [16:0] &amp; { 17 { M }  };
118080                  endmodule
118081                  
118082                  `timescale 1ps/1ps
118083                  module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
118084                  	input  [4:0]  I ;
118085                  	output [16:0] O ;
118086                  	wire [31:0] uDecoded_0 ;
118087                  	wire [15:0] uDecoded_1 ;
118088                  	wire [7:0]  uDecoded_2 ;
118089                  	wire [3:0]  uDecoded_3 ;
118090                  	wire [1:0]  uDecoded_4 ;
118091                  	wire        u_4072     ;
118092                  	wire        u_6542     ;
118093                  	wire        u_7bab     ;
118094                  	wire        u_a833     ;
118095                  	wire        u_c39d     ;
118096                  	assign u_6542 = I [0];
118097                  	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
118098                  	assign u_c39d = I [1];
118099                  	assign uDecoded_3 = { uDecoded_4 &amp; { 2 { u_c39d }  } , uDecoded_4 &amp; ~ { 2 { u_c39d }  } };
118100                  	assign u_7bab = I [2];
118101                  	assign uDecoded_2 = { uDecoded_3 &amp; { 4 { u_7bab }  } , uDecoded_3 &amp; ~ { 4 { u_7bab }  } };
118102                  	assign u_4072 = I [3];
118103                  	assign uDecoded_1 = { uDecoded_2 &amp; { 8 { u_4072 }  } , uDecoded_2 &amp; ~ { 8 { u_4072 }  } };
118104                  	assign u_a833 = I [4];
118105                  	assign uDecoded_0 = { uDecoded_1 &amp; { 16 { u_a833 }  } , uDecoded_1 &amp; ~ { 16 { u_a833 }  } };
118106                  	assign O = uDecoded_0 [16:0] &amp; { 17 { 1'b1 }  };
118107                  endmodule
118108                  
118109                  `timescale 1ps/1ps
118110                  module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
118111                  	CmdRx_CurIsWrite
118112                  ,	CmdRx_Err
118113                  ,	CmdRx_MatchId
118114                  ,	CmdRx_Split
118115                  ,	CmdRx_StrmLen1MSB
118116                  ,	CmdRx_StrmRatio
118117                  ,	CmdRx_StrmType
118118                  ,	CmdRx_StrmValid
118119                  ,	CmdRx_SubWord
118120                  ,	CmdRx_Vld
118121                  ,	CmdTx_ApertureId
118122                  ,	CmdTx_CxtId
118123                  ,	CmdTx_Err
118124                  ,	CmdTx_MatchId
118125                  ,	CmdTx_Split
118126                  ,	CmdTx_StrmLen1MSB
118127                  ,	CmdTx_StrmValid
118128                  ,	CmdTx_Vld
118129                  ,	Cxt_Id
118130                  ,	Cxt_IdR
118131                  ,	Cxt_OrdPtr
118132                  ,	Cxt_StrmLen1wOrAddrw
118133                  ,	Cxt_StrmRatio
118134                  ,	Cxt_StrmType
118135                  ,	Cxt_Update_BufId
118136                  ,	Cxt_Update_PktCnt1
118137                  ,	Cxt_Used
118138                  ,	Cxt_Write
118139                  ,	CxtEmpty
118140                  ,	CxtOpen
118141                  ,	DbgStall
118142                  ,	GenRx_Req_Addr
118143                  ,	GenRx_Req_Be
118144                  ,	GenRx_Req_BurstType
118145                  ,	GenRx_Req_Data
118146                  ,	GenRx_Req_Last
118147     <font color = "grey">unreachable  </font>,	GenRx_Req_Len1
118148     <font color = "grey">unreachable  </font>,	GenRx_Req_Lock
118149     <font color = "grey">unreachable  </font>,	GenRx_Req_Opc
118150     <font color = "grey">unreachable  </font>,	GenRx_Req_Rdy
                   <font color = "red">==>  MISSING_ELSE</font>
118151     <font color = "grey">unreachable  </font>,	GenRx_Req_SeqId
118152     <font color = "grey">unreachable  </font>,	GenRx_Req_SeqUnOrdered
118153     <font color = "grey">unreachable  </font>,	GenRx_Req_SeqUnique
118154                  ,	GenRx_Req_User
                   <font color = "red">==>  MISSING_ELSE</font>
118155                  ,	GenRx_Req_Vld
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod378.html" >rsnoc_z_H_R_G_T2_U_U_2f749bd4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117594
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117599
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117613
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117618
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117635
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117641
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117798
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118031
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod378.html" >rsnoc_z_H_R_G_T2_U_U_2f749bd4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6730</td>
<td class="rt">14</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3365</td>
<td class="rt">10</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3365</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1004</td>
<td class="rt">11</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">502</td>
<td class="rt">7</td>
<td class="rt">1.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">502</td>
<td class="rt">4</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">344</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5726</td>
<td class="rt">3</td>
<td class="rt">0.05  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2863</td>
<td class="rt">3</td>
<td class="rt">0.10  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2863</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1002[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5717</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ddf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8135[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc98[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1002_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod378.html" >rsnoc_z_H_R_G_T2_U_U_2f749bd4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118031</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">117591</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">117596</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">117602</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">117610</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">117615</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">117632</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">117638</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">117642</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">117667</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117756</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">117834</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">117845</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118034</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118039</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (WrapGn) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118031     	wire  u_7e0b      ;
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_236) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117591     	,	.Tx_Req_Vld( Gen2P_Req_Vld )
           	<font color = "green">-1-</font> 	                            
117592     	);
           <font color = "green">	==></font>
117593     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
117594     		if ( ! Sys_Clk_RstN )
           		                     
117595     			u_53b5 <= #1.0 ( 1'b1 );
           			                        
117596     		else if ( Gen1_Req_Vld & Gen1_Req_Rdy )
           		                                       
117597     			u_53b5 <= #1.0 ( Gen1_Req_Last );
           			                                 
117598     	rsnoc_z_H_R_G_G2_D_U_60f1ebae Id(
           	                                 
117599     		.CmdRx_StrmLen1MSB( Cmd0_StrmLen1MSB )
           		                                      
117600     	,	.CmdRx_StrmRatio( Cmd0_StrmRatio )
           	 	                                  
117601     	,	.CmdRx_StrmType( Cmd0_StrmType )
           	 	                                
117602     	,	.CmdRx_StrmValid( Cmd0_StrmValid )
           	 	                                  
117603     	,	.CmdRx_Vld( Cmd0_Vld )
           	 	                      
117604     	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
           	 	                                    
117605     	,	.CmdTx_MatchId( Cmd1_MatchId )
           	 	                              
117606     	,	.CmdTx_StrmLen1MSB( Cmd1_StrmLen1MSB )
           	 	                                      
117607     	,	.CmdTx_StrmRatio( Cmd1_StrmRatio )
           	 	                                  
117608     	,	.CmdTx_StrmType( Cmd1_StrmType )
           	 	                                
117609     	,	.CmdTx_StrmValid( Cmd1_StrmValid )
           	 	                                  
117610     	,	.CmdTx_Vld( Cmd1_Vld )
           	 	                      
117611     	,	.GenRx_Req_Addr( Gen1_Req_Addr )
           	 	                                
117612     	,	.GenRx_Req_Be( Gen1_Req_Be )
           	 	                            
117613     	,	.GenRx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                          
117614     	,	.GenRx_Req_Data( Gen1_Req_Data )
           	 	                                
117615     	,	.GenRx_Req_Last( Gen1_Req_Last )
           	 	                                
117616     	,	.GenRx_Req_Len1( Gen1_Req_Len1 )
           	 	                                
117617     	,	.GenRx_Req_Lock( Gen1_Req_Lock )
           	 	                                
117618     	,	.GenRx_Req_Opc( Gen1_Req_Opc )
           	 	                              
117619     	,	.GenRx_Req_Rdy( Gen1_Req_Rdy )
           	 	                              
117620     	,	.GenRx_Req_SeqId( Gen1_Req_SeqId )
           	 	                                  
117621     	,	.GenRx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                                
117622     	,	.GenRx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                          
117623     	,	.GenRx_Req_User( Gen1_Req_User )
           	 	                                
117624     	,	.GenRx_Req_Vld( Gen1_Req_Vld )
           	 	                              
117625     	,	.GenTx_Req_Addr( Gen2_Req_Addr )
           	 	                                
117626     	,	.GenTx_Req_Be( Gen2_Req_Be )
           	 	                            
117627     	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
           	 	                                          
117628     	,	.GenTx_Req_Data( Gen2_Req_Data )
           	 	                                
117629     	,	.GenTx_Req_Last( Gen2_Req_Last )
           	 	                                
117630     	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
           	 	                                
117631     	,	.GenTx_Req_Lock( Gen2_Req_Lock )
           	 	                                
117632     	,	.GenTx_Req_Opc( Gen2_Req_Opc )
           	 	                              
117633     	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
           	 	                              
117634     	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
           	 	                                  
117635     	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                                
117636     	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                          
117637     	,	.GenTx_Req_User( Gen2_Req_User )
           	 	                                
117638     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	 	                              
117639     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117640     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117641     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117645     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117646     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
117647     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
117648     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
117649     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
117650     	);
           	  
117651     	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
           	                                            
117652     		.CmdRx( Strm0Cmd )
           		                  
117653     	,	.CmdTx( Strm2Cmd )
           	 	                  
117654     	,	.Len1MSB( Len1MSB )
           	 	                   
117655     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
117656     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
117657     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
117658     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
117659     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
117660     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
117661     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
117662     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
117663     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
117664     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
117665     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
117666     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           	 	                                           
117670     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117674     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117675     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117676     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117677     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
117678     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
117679     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
117680     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
117681     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
117682     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
117683     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
117684     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
117685     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
117686     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
117687     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
117688     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
117689     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
117690     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
117691     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
117692     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
117693     	);
           	  
117694     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
117695     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
117696     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
117697     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
117698     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
117699     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
117700     	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
           	                                            
117701     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
117702     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
117703     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
117704     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
117705     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
117706     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
117707     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
117708     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
117709     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
117710     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
117711     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
117712     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
117713     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
117714     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
117715     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
117716     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
117717     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
117718     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
117719     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
117720     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
117721     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
117722     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
117723     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
117724     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
117725     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
117726     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
117727     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
117728     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
117729     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
117730     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
117731     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
117732     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
117733     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
117734     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
117735     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
117736     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
117737     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
117738     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
117739     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
117740     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
117741     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
117742     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
117743     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
117744     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
117745     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117746     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117747     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117748     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117749     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117750     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117751     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117752     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
117753     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
117754     	);
           	  
117755     	assign ReqPending = u_357f & Gen0_Req_Vld;
           	                                          
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
117758     	assign RdPendCntDec =
           	                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
117760     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
117761     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
117762     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
117763     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
117764     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
117765     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
117766     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
117767     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
117768     	assign u_710a = WrPendCnt + 4'b0001;
           	                                    
117769     	assign u_968c = WrPendCnt - 4'b0001;
           	                                    
117770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117771     		if ( ! Sys_Clk_RstN )
           		                     
117772     			u_357f <= #1.0 ( 1'b1 );
           			                        
117773     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
117774     			u_357f <= #1.0 ( Gen0_Req_Last );
           			                                 
117775     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
117776     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117777     		if ( ! Sys_Clk_RstN )
           		                     
117778     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
117779     		else if ( RdPendCntEn )
           		                       
117780     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
117781     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
117782     		case ( uRdPendCntNext_caseSel )
           		                               
117783     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
117784     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
117785     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
117786     			default : RdPendCntNext = 4'b0 ;
           			                                
117787     		endcase
           		       
117788     	end
           	   
117789     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
117790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117791     		if ( ! Sys_Clk_RstN )
           		                     
117792     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
117793     		else if ( WrPendCntEn )
           		                       
117794     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
117795     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
           	                                                                         
117796     		case ( uWrPendCntNext_caseSel )
           		                               
117797     			2'b01   : WrPendCntNext = u_710a ;
           			                                  
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
117799     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
117800     			default : WrPendCntNext = 4'b0 ;
           			                                
117801     		endcase
           		       
117802     	end
           	   
117803     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117804     		if ( ! Sys_Clk_RstN )
           		                     
117805     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
117806     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
117807     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117808     		if ( ! Sys_Clk_RstN )
           		                     
117809     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117810     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
117811     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117812     		if ( ! Sys_Clk_RstN )
           		                     
117813     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117814     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
117815     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
117816     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
117817     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
117818     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
117819     	assign Tx2Data = Tx1_Data [73:0];
           	                                 
117820     	assign TxEcc_Data =
           	                   
117821     		{			{	Tx1_Data [143]
           		 			 	              
117822     			,	Tx1_Data [142:129]
           			 	                  
117823     			,	Tx1_Data [128:125]
           			 	                  
117824     			,	Tx1_Data [124:123]
           			 	                  
117825     			,	Tx1_Data [122:116]
           			 	                  
117826     			,	Tx1_Data [115:85]
           			 	                 
117827     			,	Tx1_Data [84:77]
           			 	                
117828     			,	Tx1_Data [76:74]
           			 	                
117829     			}
           			 
117830     		,
           		 
117831     		Tx2Data
           		       
117832     		};
           		  
117833     	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
           	                                                             
117834     	assign TxEcc_Head = Tx1_Head;
           	                             
117835     	assign Tx_Head = TxEcc_Head;
           	                            
117836     	assign TxEcc_Tail = Tx1_Tail;
           	                             
117837     	assign Tx_Tail = TxEcc_Tail;
           	                            
117838     	assign TxEcc_Vld = Tx1_Vld;
           	                           
117839     	assign Tx_Vld = TxEcc_Vld;
           	                          
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           	                                        
117841     	assign Dbg_Rx_Data_Err = Rx1_Data [72];
           	                                       
117842     	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
           	                                             
117843     	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
           	                                                  
117844     	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
           	                                             
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           	                                             
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           	                                                  
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           	                                             
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           	                                                  
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
117851     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
117852     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
117853     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
117854     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
117855     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
117856     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
117857     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
117858     	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
           	                                              
117859     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
           	                                           
117860     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
           	                                        
117861     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
           	                                          
117862     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
           	                                            
117863     	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
           	                                          
117864     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
           	                                           
117865     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
           	                                               
117866     	assign Dbg_Tx_Data_Last = Tx_Data [73];
           	                                       
117867     	assign Dbg_Tx_Data_Err = Tx_Data [72];
           	                                      
117868     	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
           	                                            
117869     	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
           	                                                 
117870     	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
           	                                            
117871     	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
           	                                                 
117872     	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
           	                                            
117873     	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
           	                                                 
117874     	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
           	                                            
117875     	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
           	                                                 
117876     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
117877     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
117878     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
117879     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
117880     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
117881     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
117882     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
117883     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
117884     	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
           	                                             
117885     	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
           	                                          
117886     	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
           	                                       
117887     	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
           	                                         
117888     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
           	                                           
117889     	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
           	                                         
117890     	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
           	                                          
117891     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
           	                                              
117892     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
117893     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
117894     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
117895     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
117896     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
117897     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
117898     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
117899     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
117900     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
117901     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
117902     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
117903     			if ( ! Sys_Clk_RstN )
           			                     
117904     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
117905     			else if ( GenReqXfer )
           			                      
117906     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
117907     	// synopsys translate_off
           	                         
117908     	// synthesis translate_off
           	                          
117909     	always @( posedge Sys_Clk )
           	                           
117910     		if ( Sys_Clk == 1'b1 )
           		                      
117911     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
117912     			&
           			 
117913     			1'b1
           			    
117914     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
117915     			) begin
           			       
117916     				dontStop = 0;
           				             
117917     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117918     				if (!dontStop) begin
           				                    
117919     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
117920     					$stop;
           					      
117921     				end
           				   
117922     			end
           			   
117923     	// synthesis translate_on
           	                         
117924     	// synopsys translate_on
           	                        
117925     	// synopsys translate_off
           	                         
117926     	// synthesis translate_off
           	                          
117927     	always @( posedge Sys_Clk )
           	                           
117928     		if ( Sys_Clk == 1'b1 )
           		                      
117929     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117930     				dontStop = 0;
           				             
117931     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117932     				if (!dontStop) begin
           				                    
117933     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
117934     					$stop;
           					      
117935     				end
           				   
117936     			end
           			   
117937     	// synthesis translate_on
           	                         
117938     	// synopsys translate_on
           	                        
117939     	// synopsys translate_off
           	                         
117940     	// synthesis translate_off
           	                          
117941     	always @( posedge Sys_Clk )
           	                           
117942     		if ( Sys_Clk == 1'b1 )
           		                      
117943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117944     				dontStop = 0;
           				             
117945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117946     				if (!dontStop) begin
           				                    
117947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
117948     					$stop;
           					      
117949     				end
           				   
117950     			end
           			   
117951     	// synthesis translate_on
           	                         
117952     	// synopsys translate_on
           	                        
117953     	// synopsys translate_off
           	                         
117954     	// synthesis translate_off
           	                          
117955     	always @( posedge Sys_Clk )
           	                           
117956     		if ( Sys_Clk == 1'b1 )
           		                      
117957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117958     				dontStop = 0;
           				             
117959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117960     				if (!dontStop) begin
           				                    
117961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
117962     					$stop;
           					      
117963     				end
           				   
117964     			end
           			   
117965     	// synthesis translate_on
           	                         
117966     	// synopsys translate_on
           	                        
117967     	// synopsys translate_off
           	                         
117968     	// synthesis translate_off
           	                          
117969     	always @( posedge Sys_Clk )
           	                           
117970     		if ( Sys_Clk == 1'b1 )
           		                      
117971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117972     				dontStop = 0;
           				             
117973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117974     				if (!dontStop) begin
           				                    
117975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
117976     					$stop;
           					      
117977     				end
           				   
117978     			end
           			   
117979     	// synthesis translate_on
           	                         
117980     	// synopsys translate_on
           	                        
117981     	// synopsys translate_off
           	                         
117982     	// synthesis translate_off
           	                          
117983     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
           	                                       
117984     		.Clk( Sys_Clk )
           		               
117985     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
117986     	,	.Clk_En( Sys_Clk_En )
           	 	                     
117987     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
117988     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
117989     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
117990     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
117991     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
117992     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
117993     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
117994     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
117995     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
117996     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
117997     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
117998     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
117999     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
118000     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
118001     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
118002     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
118003     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
118004     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
118005     	);
           	  
118006     	// synthesis translate_on
           	                         
118007     	// synopsys translate_on
           	                        
118008     endmodule
                    
118009     
           
118010     
           
118011     
           
118012     // FlexNoC version    : 4.7.0
                                        
118013     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118014     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118015     // ExportOption       : /verilog
                                           
118016     
           
118017     `timescale 1ps/1ps
                             
118018     module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
                                                               
118019     	output  Found ;
           	               
118020     	input   I     ;
           	               
118021     	output  O     ;
           	               
118022     	assign Found = I;
           	                 
118023     	assign O = I;
           	             
118024     endmodule
                    
118025     
           
118026     `timescale 1ps/1ps
                             
118027     module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
                                                                                                                 
118028     	output [31:0] IdInfo_0_AddrMask   ;
           	                                   
118029     	output        Translation_0_Found ;
           	                                   
118030     	input  [28:0] Translation_0_Key   ;
           	                                   
118031     	wire  u_7e0b      ;
           	                   
118032     	wire  CnMatch_0_0 ;
           	                   
118033     	wire  SnMatch_0   ;
           	                   
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                    
118036     	assign SnMatch_0 = CnMatch_0_0;
           	                               
118037     	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
118038     endmodule
                    
118039     
           
118040     
           
118041     
           
118042     // FlexNoC version    : 4.7.0
                                        
118043     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118044     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118045     // ExportOption       : /verilog
                                           
118046     
           
118047     `timescale 1ps/1ps
                             
118048     module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
                                                          
118049     	input  [5:0]  I ;
           	                 
118050     	output [16:0] O ;
           	                 
118051     	wire [63:0] uDecoded_0 ;
           	                        
118052     	wire [31:0] uDecoded_1 ;
           	                        
118053     	wire [15:0] uDecoded_2 ;
           	                        
118054     	wire [7:0]  uDecoded_3 ;
           	                        
118055     	wire [3:0]  uDecoded_4 ;
           	                        
118056     	wire [1:0]  uDecoded_5 ;
           	                        
118057     	wire        u_4072     ;
           	                        
118058     	wire        u_6542     ;
           	                        
118059     	wire        u_7bab     ;
           	                        
118060     	wire        u_9c70     ;
           	                        
118061     	wire        u_a09f     ;
           	                        
118062     	wire        u_a833     ;
           	                        
118063     	wire        u_c39d     ;
           	                        
118064     	wire        M          ;
           	                        
118065     	assign u_6542 = I [0];
           	                      
118066     	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118067     	assign u_c39d = I [1];
           	                      
118068     	assign uDecoded_4 = { uDecoded_5 & { 2 { u_c39d }  } , uDecoded_5 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118069     	assign u_7bab = I [2];
           	                      
118070     	assign uDecoded_3 = { uDecoded_4 & { 4 { u_7bab }  } , uDecoded_4 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118071     	assign u_4072 = I [3];
           	                      
118072     	assign uDecoded_2 = { uDecoded_3 & { 8 { u_4072 }  } , uDecoded_3 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118073     	assign u_a833 = I [4];
           	                      
118074     	assign uDecoded_1 = { uDecoded_2 & { 16 { u_a833 }  } , uDecoded_2 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118075     	assign u_9c70 = I [5];
           	                      
118076     	assign uDecoded_0 = { uDecoded_1 & { 32 { u_9c70 }  } , uDecoded_1 & ~ { 32 { u_9c70 }  } };
           	                                                                                            
118077     	assign u_a09f = I [5];
           	                      
118078     	assign M = u_a09f == 1'b0;
           	                          
118079     	assign O = uDecoded_0 [16:0] & { 17 { M }  };
           	                                             
118080     endmodule
                    
118081     
           
118082     `timescale 1ps/1ps
                             
118083     module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
                                                          
118084     	input  [4:0]  I ;
           	                 
118085     	output [16:0] O ;
           	                 
118086     	wire [31:0] uDecoded_0 ;
           	                        
118087     	wire [15:0] uDecoded_1 ;
           	                        
118088     	wire [7:0]  uDecoded_2 ;
           	                        
118089     	wire [3:0]  uDecoded_3 ;
           	                        
118090     	wire [1:0]  uDecoded_4 ;
           	                        
118091     	wire        u_4072     ;
           	                        
118092     	wire        u_6542     ;
           	                        
118093     	wire        u_7bab     ;
           	                        
118094     	wire        u_a833     ;
           	                        
118095     	wire        u_c39d     ;
           	                        
118096     	assign u_6542 = I [0];
           	                      
118097     	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118098     	assign u_c39d = I [1];
           	                      
118099     	assign uDecoded_3 = { uDecoded_4 & { 2 { u_c39d }  } , uDecoded_4 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118100     	assign u_7bab = I [2];
           	                      
118101     	assign uDecoded_2 = { uDecoded_3 & { 4 { u_7bab }  } , uDecoded_3 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118102     	assign u_4072 = I [3];
           	                      
118103     	assign uDecoded_1 = { uDecoded_2 & { 8 { u_4072 }  } , uDecoded_2 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118104     	assign u_a833 = I [4];
           	                      
118105     	assign uDecoded_0 = { uDecoded_1 & { 16 { u_a833 }  } , uDecoded_1 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118106     	assign O = uDecoded_0 [16:0] & { 17 { 1'b1 }  };
           	                                                
118107     endmodule
                    
118108     
           
118109     `timescale 1ps/1ps
                             
118110     module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
                                                 
118111     	CmdRx_CurIsWrite
           	                
118112     ,	CmdRx_Err
            	         
118113     ,	CmdRx_MatchId
            	             
118114     ,	CmdRx_Split
            	           
118115     ,	CmdRx_StrmLen1MSB
            	                 
118116     ,	CmdRx_StrmRatio
            	               
118117     ,	CmdRx_StrmType
            	              
118118     ,	CmdRx_StrmValid
            	               
118119     ,	CmdRx_SubWord
            	             
118120     ,	CmdRx_Vld
            	         
118121     ,	CmdTx_ApertureId
            	                
118122     ,	CmdTx_CxtId
            	           
118123     ,	CmdTx_Err
            	         
118124     ,	CmdTx_MatchId
            	             
118125     ,	CmdTx_Split
            	           
118126     ,	CmdTx_StrmLen1MSB
            	                 
118127     ,	CmdTx_StrmValid
            	               
118128     ,	CmdTx_Vld
            	         
118129     ,	Cxt_Id
            	      
118130     ,	Cxt_IdR
            	       
118131     ,	Cxt_OrdPtr
            	          
118132     ,	Cxt_StrmLen1wOrAddrw
            	                    
118133     ,	Cxt_StrmRatio
            	             
118134     ,	Cxt_StrmType
            	            
118135     ,	Cxt_Update_BufId
            	                
118136     ,	Cxt_Update_PktCnt1
            	                  
118137     ,	Cxt_Used
            	        
118138     ,	Cxt_Write
            	         
118139     ,	CxtEmpty
            	        
118140     ,	CxtOpen
            	       
118141     ,	DbgStall
            	        
118142     ,	GenRx_Req_Addr
            	              
118143     ,	GenRx_Req_Be
            	            
118144     ,	GenRx_Req_BurstType
            	                   
118145     ,	GenRx_Req_Data
            	              
118146     ,	GenRx_Req_Last
            	              
118147     ,	GenRx_Req_Len1
            	              
118148     ,	GenRx_Req_Lock
            	              
118149     ,	GenRx_Req_Opc
            	             
118150     ,	GenRx_Req_Rdy
            	             
118151     ,	GenRx_Req_SeqId
            	               
118152     ,	GenRx_Req_SeqUnOrdered
            	                      
118153     ,	GenRx_Req_SeqUnique
            	                   
118154     ,	GenRx_Req_User
            	              
118155     ,	GenRx_Req_Vld
            	             
118156     ,	GenTx_Req_Addr
            	              
118157     ,	GenTx_Req_Be
            	            
118158     ,	GenTx_Req_BurstType
            	                   
118159     ,	GenTx_Req_Data
            	              
118160     ,	GenTx_Req_Last
            	              
118161     ,	GenTx_Req_Len1
            	              
118162     ,	GenTx_Req_Lock
            	              
118163     ,	GenTx_Req_Opc
            	             
118164     ,	GenTx_Req_Rdy
            	             
118165     ,	GenTx_Req_SeqId
            	               
118166     ,	GenTx_Req_SeqUnOrdered
            	                      
118167     ,	GenTx_Req_SeqUnique
            	                   
118168     ,	GenTx_Req_User
            	              
118169     ,	GenTx_Req_Vld
            	             
118170     ,	IdInfo_AddrMask
            	               
118171     ,	IdInfo_Id
            	         
118172     ,	NextIsWrite
            	           
118173     ,	Rsp_CxtId
            	         
118174     ,	Rsp_ErrCode
            	           
118175     ,	Rsp_GenLast
            	           
118176     ,	Rsp_GenNext
            	           
118177     ,	Rsp_HeadVld
            	           
118178     ,	Rsp_IsErr
            	         
118179     ,	Rsp_IsWr
            	        
118180     ,	Rsp_LastFrag
            	            
118181     ,	Rsp_Opc
            	       
118182     ,	Rsp_OrdPtr
            	          
118183     ,	Rsp_PktLast
            	           
118184     ,	Rsp_PktNext
            	           
118185     ,	RspDlyCxtId
            	           
118186     ,	RspDlyLastNext
            	              
118187     ,	Shortage
            	        
118188     ,	Stall_Ordering_Id
            	                 
118189     ,	Stall_Ordering_On
            	                 
118190     ,	Sys_Clk
            	       
118191     ,	Sys_Clk_ClkS
            	            
118192     ,	Sys_Clk_En
            	          
118193     ,	Sys_Clk_EnS
            	           
118194     ,	Sys_Clk_RetRstN
            	               
118195     ,	Sys_Clk_RstN
            	            
118196     ,	Sys_Clk_Tm
            	          
118197     ,	Sys_Pwr_Idle
            	            
118198     ,	Sys_Pwr_WakeUp
            	              
118199     );
             
118200     	input         CmdRx_CurIsWrite       ;
           	                                      
118201     	input         CmdRx_Err              ;
           	                                      
118202     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
118203     	input         CmdRx_Split            ;
           	                                      
118204     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
118205     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
118206     	input         CmdRx_StrmType         ;
           	                                      
118207     	input         CmdRx_StrmValid        ;
           	                                      
118208     	input         CmdRx_SubWord          ;
           	                                      
118209     	input         CmdRx_Vld              ;
           	                                      
118210     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
118211     	output [2:0]  CmdTx_CxtId            ;
           	                                      
118212     	output        CmdTx_Err              ;
           	                                      
118213     	output [4:0]  CmdTx_MatchId          ;
           	                                      
118214     	output        CmdTx_Split            ;
           	                                      
118215     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
118216     	output        CmdTx_StrmValid        ;
           	                                      
118217     	output        CmdTx_Vld              ;
           	                                      
118218     	output [2:0]  Cxt_Id                 ;
           	                                      
118219     	output [2:0]  Cxt_IdR                ;
           	                                      
118220     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
118221     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
118222     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
118223     	output        Cxt_StrmType           ;
           	                                      
118224     	output        Cxt_Update_BufId       ;
           	                                      
118225     	output        Cxt_Update_PktCnt1     ;
           	                                      
118226     	output [7:0]  Cxt_Used               ;
           	                                      
118227     	output        Cxt_Write              ;
           	                                      
118228     	input         CxtEmpty               ;
           	                                      
118229     	output        CxtOpen                ;
           	                                      
118230     	output [2:0]  DbgStall               ;
           	                                      
118231     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
118232     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
118233     	input         GenRx_Req_BurstType    ;
           	                                      
118234     	input  [31:0] GenRx_Req_Data         ;
           	                                      
118235     	input         GenRx_Req_Last         ;
           	                                      
118236     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
118237     	input         GenRx_Req_Lock         ;
           	                                      
118238     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
118239     	output        GenRx_Req_Rdy          ;
           	                                      
118240     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
118241     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
118242     	input         GenRx_Req_SeqUnique    ;
           	                                      
118243     	input  [7:0]  GenRx_Req_User         ;
           	                                      
118244     	input         GenRx_Req_Vld          ;
           	                                      
118245     	output [31:0] GenTx_Req_Addr         ;
           	                                      
118246     	output [3:0]  GenTx_Req_Be           ;
           	                                      
118247     	output        GenTx_Req_BurstType    ;
           	                                      
118248     	output [31:0] GenTx_Req_Data         ;
           	                                      
118249     	output        GenTx_Req_Last         ;
           	                                      
118250     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
118251     	output        GenTx_Req_Lock         ;
           	                                      
118252     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
118253     	input         GenTx_Req_Rdy          ;
           	                                      
118254     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
118255     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
118256     	output        GenTx_Req_SeqUnique    ;
           	                                      
118257     	output [7:0]  GenTx_Req_User         ;
           	                                      
118258     	output        GenTx_Req_Vld          ;
           	                                      
118259     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
118260     	output [4:0]  IdInfo_Id              ;
           	                                      
118261     	input         NextIsWrite            ;
           	                                      
118262     	input  [2:0]  Rsp_CxtId              ;
           	                                      
118263     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
118264     	input         Rsp_GenLast            ;
           	                                      
118265     	input         Rsp_GenNext            ;
           	                                      
118266     	input         Rsp_HeadVld            ;
           	                                      
118267     	input         Rsp_IsErr              ;
           	                                      
118268     	input         Rsp_IsWr               ;
           	                                      
118269     	input         Rsp_LastFrag           ;
           	                                      
118270     	input  [3:0]  Rsp_Opc                ;
           	                                      
118271     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
118272     	input         Rsp_PktLast            ;
           	                                      
118273     	input         Rsp_PktNext            ;
           	                                      
118274     	input  [2:0]  RspDlyCxtId            ;
           	                                      
118275     	input         RspDlyLastNext         ;
           	                                      
118276     	output        Shortage               ;
           	                                      
118277     	output [4:0]  Stall_Ordering_Id      ;
           	                                      
118278     	output        Stall_Ordering_On      ;
           	                                      
118279     	input         Sys_Clk                ;
           	                                      
118280     	input         Sys_Clk_ClkS           ;
           	                                      
118281     	input         Sys_Clk_En             ;
           	                                      
118282     	input         Sys_Clk_EnS            ;
           	                                      
118283     	input         Sys_Clk_RetRstN        ;
           	                                      
118284     	input         Sys_Clk_RstN           ;
           	                                      
118285     	input         Sys_Clk_Tm             ;
           	                                      
118286     	output        Sys_Pwr_Idle           ;
           	                                      
118287     	output        Sys_Pwr_WakeUp         ;
           	                                      
118288     	wire        u_123a                            ;
           	                                               
118289     	wire [16:0] u_13                              ;
           	                                               
118290     	wire        u_148                             ;
           	                                               
118291     	reg         u_14a                             ;
           	                                               
118292     	wire        u_1636                            ;
           	                                               
118293     	reg  [4:0]  u_1c99                            ;
           	                                               
118294     	wire        u_22b9                            ;
           	                                               
118295     	wire [31:0] u_2393                            ;
           	                                               
118296     	wire [7:0]  u_2638                            ;
           	                                               
118297     	wire        u_2a1f                            ;
           	                                               
118298     	wire        u_2da8                            ;
           	                                               
118299     	wire [7:0]  u_2f72                            ;
           	                                               
118300     	wire        u_3093                            ;
           	                                               
118301     	reg  [4:0]  u_31e2                            ;
           	                                               
118302     	wire        u_3604                            ;
           	                                               
118303     	wire        u_3e4f                            ;
           	                                               
118304     	reg  [4:0]  u_4445                            ;
           	                                               
118305     	wire        u_44a3                            ;
           	                                               
118306     	wire        u_4e80                            ;
           	                                               
118307     	wire        u_5007                            ;
           	                                               
118308     	reg  [4:0]  u_5121                            ;
           	                                               
118309     	wire        u_5219                            ;
           	                                               
118310     	wire [2:0]  u_5844                            ;
           	                                               
118311     	wire        u_5955                            ;
           	                                               
118312     	wire [2:0]  u_5e6b                            ;
           	                                               
118313     	wire        u_5fa                             ;
           	                                               
118314     	reg  [4:0]  u_6cd9                            ;
           	                                               
118315     	wire        u_70d9                            ;
           	                                               
118316     	reg  [4:0]  u_72fa                            ;
           	                                               
118317     	wire        u_7377                            ;
           	                                               
118318     	reg  [4:0]  u_7697                            ;
           	                                               
118319     	reg         u_78f7                            ;
           	                                               
118320     	wire        u_7925                            ;
           	                                               
118321     	reg  [4:0]  u_7ba1                            ;
           	                                               
118322     	reg  [4:0]  u_7d13                            ;
           	                                               
118323     	wire        u_7f2                             ;
           	                                               
118324     	wire [31:0] u_828c                            ;
           	                                               
118325     	reg  [4:0]  u_8b74                            ;
           	                                               
118326     	wire [7:0]  u_95e8                            ;
           	                                               
118327     	wire        u_97c4                            ;
           	                                               
118328     	reg  [4:0]  u_9c35                            ;
           	                                               
118329     	reg  [4:0]  u_a25                             ;
           	                                               
118330     	reg         u_a53f                            ;
           	                                               
118331     	wire [7:0]  u_ab1f                            ;
           	                                               
118332     	wire        u_ab35                            ;
           	                                               
118333     	reg  [4:0]  u_ab8a                            ;
           	                                               
118334     	wire        u_afbb                            ;
           	                                               
118335     	wire        u_b0b7                            ;
           	                                               
118336     	wire [3:0]  u_b175                            ;
           	                                               
118337     	wire        u_bcde                            ;
           	                                               
118338     	reg  [4:0]  u_c23c                            ;
           	                                               
118339     	wire [4:0]  u_c4ee                            ;
           	                                               
118340     	reg  [4:0]  u_cddf                            ;
           	                                               
118341     	wire        u_de8c                            ;
           	                                               
118342     	wire        u_e2f1                            ;
           	                                               
118343     	reg  [4:0]  u_e35c                            ;
           	                                               
118344     	wire        u_e38d                            ;
           	                                               
118345     	reg  [4:0]  u_e6e4                            ;
           	                                               
118346     	reg  [1:0]  u_eb20                            ;
           	                                               
118347     	wire        u_f2fb                            ;
           	                                               
118348     	wire        u_fa9e                            ;
           	                                               
118349     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
118350     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
118351     	wire [6:0]  Addr                              ;
           	                                               
118352     	reg  [8:0]  Aper_PathId                       ;
           	                                               
118353     	wire        CurPrivateNextIsWrite             ;
           	                                               
118354     	wire [7:0]  CxtId                             ;
           	                                               
118355     	wire [7:0]  CxtUsed                           ;
           	                                               
118356     	reg         First                             ;
           	                                               
118357     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
118358     	wire        Go_CxtAlloc                       ;
           	                                               
118359     	wire        Go_Ord                            ;
           	                                               
118360     	wire        GoPkt                             ;
           	                                               
118361     	wire [7:0]  Len1W                             ;
           	                                               
118362     	wire [2:0]  New_OrdId                         ;
           	                                               
118363     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
118364     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
118365     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
118366     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
118367     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
118368     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
118369     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
118370     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
118371     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
118372     	wire        NextTx                            ;
           	                                               
118373     	wire [7:0]  Ord_Free                          ;
           	                                               
118374     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
118375     	wire [4:0]  Ord_Key                           ;
           	                                               
118376     	wire        Ord_KeyMatch                      ;
           	                                               
118377     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
118378     	wire [7:0]  Ord_Used                          ;
           	                                               
118379     	wire [4:0]  Ord_Val                           ;
           	                                               
118380     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
118381     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
118382     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
118383     	wire [4:0]  OrdCam_0_Val                      ;
           	                                               
118384     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
118385     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
118386     	wire [4:0]  OrdCam_1_Val                      ;
           	                                               
118387     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
118388     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
118389     	wire [4:0]  OrdCam_2_Val                      ;
           	                                               
118390     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
118391     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
118392     	wire [4:0]  OrdCam_3_Val                      ;
           	                                               
118393     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
118394     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
118395     	wire [4:0]  OrdCam_4_Val                      ;
           	                                               
118396     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
118397     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
118398     	wire [4:0]  OrdCam_5_Val                      ;
           	                                               
118399     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
118400     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
118401     	wire [4:0]  OrdCam_6_Val                      ;
           	                                               
118402     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
118403     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
118404     	wire [4:0]  OrdCam_7_Val                      ;
           	                                               
118405     	wire [7:0]  OrdKeyEn                          ;
           	                                               
118406     	wire        OrdKeyMatchId_0                   ;
           	                                               
118407     	wire        OrdKeyMatchId_1                   ;
           	                                               
118408     	wire        OrdKeyMatchId_2                   ;
           	                                               
118409     	wire        OrdKeyMatchId_3                   ;
           	                                               
118410     	wire        OrdKeyMatchId_4                   ;
           	                                               
118411     	wire        OrdKeyMatchId_5                   ;
           	                                               
118412     	wire        OrdKeyMatchId_6                   ;
           	                                               
118413     	wire        OrdKeyMatchId_7                   ;
           	                                               
118414     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
118415     	wire [7:0]  OrdValEn                          ;
           	                                               
118416     	wire        OrdValMatchId_0                   ;
           	                                               
118417     	wire        OrdValMatchId_1                   ;
           	                                               
118418     	wire        OrdValMatchId_2                   ;
           	                                               
118419     	wire        OrdValMatchId_3                   ;
           	                                               
118420     	wire        OrdValMatchId_4                   ;
           	                                               
118421     	wire        OrdValMatchId_5                   ;
           	                                               
118422     	wire        OrdValMatchId_6                   ;
           	                                               
118423     	wire        OrdValMatchId_7                   ;
           	                                               
118424     	wire [4:0]  PathZ                             ;
           	                                               
118425     	wire        PrvBusy                           ;
           	                                               
118426     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
118427     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
118428     	wire        Rdy_CxtAlloc                      ;
           	                                               
118429     	wire        Rdy_Ord                           ;
           	                                               
118430     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
118431     	wire        RxAbort                           ;
           	                                               
118432     	wire        RxPre                             ;
           	                                               
118433     	wire        Vld_CxtAlloc                      ;
           	                                               
118434     	wire        Vld_Ord                           ;
           	                                               
118435     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
118436     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
118437     	reg  [2:0]  DbgStall                          ;
           	                                               
118438     	reg         dontStop                          ;
           	                                               
118439     	wire [15:0] uAper_PathId_caseSel              ;
           	                                               
118440     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
118441     	rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                       
118442     	assign uAper_PathId_caseSel =
           	                             
118443     		{		u_13 [16]
           		 		         
118444     			,	u_13 [15]
           			 	         
118445     			,	u_13 [14]
           			 	         
118446     			,	u_13 [13]
           			 	         
118447     			,	u_13 [12]
           			 	         
118448     			,	u_13 [11]
           			 	         
118449     			,	u_13 [10]
           			 	         
118450     			,	u_13 [9]
           			 	        
118451     			,	u_13 [8]
           			 	        
118452     			,	u_13 [7]
           			 	        
118453     			,	u_13 [6]
           			 	        
118454     			,	u_13 [5]
           			 	        
118455     			,	u_13 [4]
           			 	        
118456     			,	u_13 [3]
           			 	        
118457     			,	u_13 [2]
           			 	        
118458     			,	u_13 [1]
           			 	        
118459     		}
           		 
118460     		;
           		 
118461     	always @( uAper_PathId_caseSel ) begin
           	                                      
118462     		case ( uAper_PathId_caseSel )
           		                             
118463     			16'b0000000000000001 : Aper_PathId = 9'b010101111 ;
           			                                                   
118464     			16'b0000000000000010 : Aper_PathId = 9'b010100100 ;
           			                                                   
118465     			16'b0000000000000100 : Aper_PathId = 9'b010100101 ;
           			                                                   
118466     			16'b0000000000001000 : Aper_PathId = 9'b010100010 ;
           			                                                   
118467     			16'b0000000000010000 : Aper_PathId = 9'b010100001 ;
           			                                                   
118468     			16'b0000000000100000 : Aper_PathId = 9'b010100000 ;
           			                                                   
118469     			16'b0000000001000000 : Aper_PathId = 9'b010101011 ;
           			                                                   
118470     			16'b0000000010000000 : Aper_PathId = 9'b010110101 ;
           			                                                   
118471     			16'b0000000100000000 : Aper_PathId = 9'b010100011 ;
           			                                                   
118472     			16'b0000001000000000 : Aper_PathId = 9'b010110111 ;
           			                                                   
118473     			16'b0000010000000000 : Aper_PathId = 9'b010110000 ;
           			                                                   
118474     			16'b0000100000000000 : Aper_PathId = 9'b010111000 ;
           			                                                   
118475     			16'b0001000000000000 : Aper_PathId = 9'b010111001 ;
           			                                                   
118476     			16'b0010000000000000 : Aper_PathId = 9'b010111010 ;
           			                                                   
118477     			16'b0100000000000000 : Aper_PathId = 9'b010111011 ;
           			                                                   
118478     			16'b1000000000000000 : Aper_PathId = 9'b010110011 ;
           			                                                   
118479     			16'b0                : Aper_PathId = 9'b010101110 ;
           			                                                   
118480     			default              : Aper_PathId = 9'b0 ;
           			                                           
118481     		endcase
           		       
118482     	end
           	   
118483     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
118484     	assign Vld_CxtAlloc = CmdRx_Vld & ~ RxPre & NextTx & First;
           	                                                           
118485     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud80( .I( RspDlyCxtId ) , .O( u_95e8 ) );
           	                                                                      
118486     	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
           	                                 
118487     		.CxtUsed( CxtUsed )
           		                   
118488     	,	.FreeCxt( u_95e8 )
           	 	                  
118489     	,	.FreeVld( RspDlyLastNext )
           	 	                          
118490     	,	.NewCxt( CxtId )
           	 	                
118491     	,	.NewRdy( Rdy_CxtAlloc )
           	 	                       
118492     	,	.NewVld( Vld_CxtAlloc )
           	 	                       
118493     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118494     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118495     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118496     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118497     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118498     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118499     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118500     	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
118501     	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
118502     	);
           	  
118503     	assign Go_CxtAlloc = Rdy_CxtAlloc | ~ First;
           	                                            
118504     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
118505     	assign Ord_Val = { PathZ };
           	                           
118506     	assign Cxt_OrdPtr =
           	                   
118507     			( Ord_KeyMatch ? { 1'b0 , u_5e6b } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-3-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117596     		else if ( Gen1_Req_Vld & Gen1_Req_Rdy )
           		     <font color = "green">-1-</font>  
117597     			u_53b5 <= #1.0 ( Gen1_Req_Last );
           <font color = "green">			==></font>
117598     	rsnoc_z_H_R_G_G2_D_U_60f1ebae Id(
           	<font color = "red">-2-</font>                                 
117599     		.CmdRx_StrmLen1MSB( Cmd0_StrmLen1MSB )
           		                                      
117600     	,	.CmdRx_StrmRatio( Cmd0_StrmRatio )
           	 	                                  
117601     	,	.CmdRx_StrmType( Cmd0_StrmType )
           	 	                                
117602     	,	.CmdRx_StrmValid( Cmd0_StrmValid )
           	 	                                  
117603     	,	.CmdRx_Vld( Cmd0_Vld )
           	 	                      
117604     	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
           	 	                                    
117605     	,	.CmdTx_MatchId( Cmd1_MatchId )
           	 	                              
117606     	,	.CmdTx_StrmLen1MSB( Cmd1_StrmLen1MSB )
           	 	                                      
117607     	,	.CmdTx_StrmRatio( Cmd1_StrmRatio )
           	 	                                  
117608     	,	.CmdTx_StrmType( Cmd1_StrmType )
           	 	                                
117609     	,	.CmdTx_StrmValid( Cmd1_StrmValid )
           	 	                                  
117610     	,	.CmdTx_Vld( Cmd1_Vld )
           	 	                      
117611     	,	.GenRx_Req_Addr( Gen1_Req_Addr )
           	 	                                
117612     	,	.GenRx_Req_Be( Gen1_Req_Be )
           	 	                            
117613     	,	.GenRx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                          
117614     	,	.GenRx_Req_Data( Gen1_Req_Data )
           	 	                                
117615     	,	.GenRx_Req_Last( Gen1_Req_Last )
           	 	                                
117616     	,	.GenRx_Req_Len1( Gen1_Req_Len1 )
           	 	                                
117617     	,	.GenRx_Req_Lock( Gen1_Req_Lock )
           	 	                                
117618     	,	.GenRx_Req_Opc( Gen1_Req_Opc )
           	 	                              
117619     	,	.GenRx_Req_Rdy( Gen1_Req_Rdy )
           	 	                              
117620     	,	.GenRx_Req_SeqId( Gen1_Req_SeqId )
           	 	                                  
117621     	,	.GenRx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                                
117622     	,	.GenRx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                          
117623     	,	.GenRx_Req_User( Gen1_Req_User )
           	 	                                
117624     	,	.GenRx_Req_Vld( Gen1_Req_Vld )
           	 	                              
117625     	,	.GenTx_Req_Addr( Gen2_Req_Addr )
           	 	                                
117626     	,	.GenTx_Req_Be( Gen2_Req_Be )
           	 	                            
117627     	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
           	 	                                          
117628     	,	.GenTx_Req_Data( Gen2_Req_Data )
           	 	                                
117629     	,	.GenTx_Req_Last( Gen2_Req_Last )
           	 	                                
117630     	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
           	 	                                
117631     	,	.GenTx_Req_Lock( Gen2_Req_Lock )
           	 	                                
117632     	,	.GenTx_Req_Opc( Gen2_Req_Opc )
           	 	                              
117633     	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
           	 	                              
117634     	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
           	 	                                  
117635     	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                                
117636     	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                          
117637     	,	.GenTx_Req_User( Gen2_Req_User )
           	 	                                
117638     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	 	                              
117639     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117640     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117641     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117645     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117646     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
117647     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
117648     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
117649     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
117650     	);
           	  
117651     	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
           	                                            
117652     		.CmdRx( Strm0Cmd )
           		                  
117653     	,	.CmdTx( Strm2Cmd )
           	 	                  
117654     	,	.Len1MSB( Len1MSB )
           	 	                   
117655     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
117656     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
117657     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
117658     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
117659     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
117660     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
117661     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
117662     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
117663     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
117664     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
117665     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
117666     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           	 	                                           
117670     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117674     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117675     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117676     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117677     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
117678     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
117679     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
117680     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
117681     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
117682     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
117683     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
117684     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
117685     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
117686     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
117687     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
117688     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
117689     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
117690     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
117691     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
117692     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
117693     	);
           	  
117694     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
117695     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
117696     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
117697     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
117698     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
117699     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
117700     	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
           	                                            
117701     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
117702     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
117703     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
117704     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
117705     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
117706     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
117707     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
117708     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
117709     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
117710     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
117711     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
117712     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
117713     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
117714     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
117715     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
117716     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
117717     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
117718     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
117719     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
117720     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
117721     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
117722     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
117723     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
117724     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
117725     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
117726     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
117727     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
117728     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
117729     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
117730     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
117731     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
117732     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
117733     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
117734     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
117735     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
117736     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
117737     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
117738     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
117739     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
117740     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
117741     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
117742     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
117743     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
117744     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
117745     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117746     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117747     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117748     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117749     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117750     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117751     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117752     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
117753     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
117754     	);
           	  
117755     	assign ReqPending = u_357f & Gen0_Req_Vld;
           	                                          
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
117758     	assign RdPendCntDec =
           	                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
117760     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
117761     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
117762     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
117763     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
117764     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
117765     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
117766     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
117767     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
117768     	assign u_710a = WrPendCnt + 4'b0001;
           	                                    
117769     	assign u_968c = WrPendCnt - 4'b0001;
           	                                    
117770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117771     		if ( ! Sys_Clk_RstN )
           		                     
117772     			u_357f <= #1.0 ( 1'b1 );
           			                        
117773     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
117774     			u_357f <= #1.0 ( Gen0_Req_Last );
           			                                 
117775     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
117776     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117777     		if ( ! Sys_Clk_RstN )
           		                     
117778     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
117779     		else if ( RdPendCntEn )
           		                       
117780     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
117781     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
117782     		case ( uRdPendCntNext_caseSel )
           		                               
117783     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
117784     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
117785     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
117786     			default : RdPendCntNext = 4'b0 ;
           			                                
117787     		endcase
           		       
117788     	end
           	   
117789     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
117790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117791     		if ( ! Sys_Clk_RstN )
           		                     
117792     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
117793     		else if ( WrPendCntEn )
           		                       
117794     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
117795     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
           	                                                                         
117796     		case ( uWrPendCntNext_caseSel )
           		                               
117797     			2'b01   : WrPendCntNext = u_710a ;
           			                                  
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
117799     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
117800     			default : WrPendCntNext = 4'b0 ;
           			                                
117801     		endcase
           		       
117802     	end
           	   
117803     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117804     		if ( ! Sys_Clk_RstN )
           		                     
117805     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
117806     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
117807     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117808     		if ( ! Sys_Clk_RstN )
           		                     
117809     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117810     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
117811     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117812     		if ( ! Sys_Clk_RstN )
           		                     
117813     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117814     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
117815     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
117816     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
117817     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
117818     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
117819     	assign Tx2Data = Tx1_Data [73:0];
           	                                 
117820     	assign TxEcc_Data =
           	                   
117821     		{			{	Tx1_Data [143]
           		 			 	              
117822     			,	Tx1_Data [142:129]
           			 	                  
117823     			,	Tx1_Data [128:125]
           			 	                  
117824     			,	Tx1_Data [124:123]
           			 	                  
117825     			,	Tx1_Data [122:116]
           			 	                  
117826     			,	Tx1_Data [115:85]
           			 	                 
117827     			,	Tx1_Data [84:77]
           			 	                
117828     			,	Tx1_Data [76:74]
           			 	                
117829     			}
           			 
117830     		,
           		 
117831     		Tx2Data
           		       
117832     		};
           		  
117833     	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
           	                                                             
117834     	assign TxEcc_Head = Tx1_Head;
           	                             
117835     	assign Tx_Head = TxEcc_Head;
           	                            
117836     	assign TxEcc_Tail = Tx1_Tail;
           	                             
117837     	assign Tx_Tail = TxEcc_Tail;
           	                            
117838     	assign TxEcc_Vld = Tx1_Vld;
           	                           
117839     	assign Tx_Vld = TxEcc_Vld;
           	                          
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           	                                        
117841     	assign Dbg_Rx_Data_Err = Rx1_Data [72];
           	                                       
117842     	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
           	                                             
117843     	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
           	                                                  
117844     	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
           	                                             
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           	                                             
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           	                                                  
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           	                                             
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           	                                                  
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
117851     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
117852     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
117853     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
117854     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
117855     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
117856     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
117857     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
117858     	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
           	                                              
117859     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
           	                                           
117860     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
           	                                        
117861     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
           	                                          
117862     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
           	                                            
117863     	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
           	                                          
117864     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
           	                                           
117865     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
           	                                               
117866     	assign Dbg_Tx_Data_Last = Tx_Data [73];
           	                                       
117867     	assign Dbg_Tx_Data_Err = Tx_Data [72];
           	                                      
117868     	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
           	                                            
117869     	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
           	                                                 
117870     	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
           	                                            
117871     	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
           	                                                 
117872     	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
           	                                            
117873     	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
           	                                                 
117874     	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
           	                                            
117875     	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
           	                                                 
117876     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
117877     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
117878     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
117879     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
117880     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
117881     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
117882     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
117883     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
117884     	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
           	                                             
117885     	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
           	                                          
117886     	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
           	                                       
117887     	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
           	                                         
117888     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
           	                                           
117889     	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
           	                                         
117890     	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
           	                                          
117891     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
           	                                              
117892     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
117893     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
117894     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
117895     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
117896     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
117897     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
117898     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
117899     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
117900     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
117901     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
117902     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
117903     			if ( ! Sys_Clk_RstN )
           			                     
117904     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
117905     			else if ( GenReqXfer )
           			                      
117906     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
117907     	// synopsys translate_off
           	                         
117908     	// synthesis translate_off
           	                          
117909     	always @( posedge Sys_Clk )
           	                           
117910     		if ( Sys_Clk == 1'b1 )
           		                      
117911     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
117912     			&
           			 
117913     			1'b1
           			    
117914     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
117915     			) begin
           			       
117916     				dontStop = 0;
           				             
117917     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117918     				if (!dontStop) begin
           				                    
117919     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
117920     					$stop;
           					      
117921     				end
           				   
117922     			end
           			   
117923     	// synthesis translate_on
           	                         
117924     	// synopsys translate_on
           	                        
117925     	// synopsys translate_off
           	                         
117926     	// synthesis translate_off
           	                          
117927     	always @( posedge Sys_Clk )
           	                           
117928     		if ( Sys_Clk == 1'b1 )
           		                      
117929     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117930     				dontStop = 0;
           				             
117931     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117932     				if (!dontStop) begin
           				                    
117933     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
117934     					$stop;
           					      
117935     				end
           				   
117936     			end
           			   
117937     	// synthesis translate_on
           	                         
117938     	// synopsys translate_on
           	                        
117939     	// synopsys translate_off
           	                         
117940     	// synthesis translate_off
           	                          
117941     	always @( posedge Sys_Clk )
           	                           
117942     		if ( Sys_Clk == 1'b1 )
           		                      
117943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117944     				dontStop = 0;
           				             
117945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117946     				if (!dontStop) begin
           				                    
117947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
117948     					$stop;
           					      
117949     				end
           				   
117950     			end
           			   
117951     	// synthesis translate_on
           	                         
117952     	// synopsys translate_on
           	                        
117953     	// synopsys translate_off
           	                         
117954     	// synthesis translate_off
           	                          
117955     	always @( posedge Sys_Clk )
           	                           
117956     		if ( Sys_Clk == 1'b1 )
           		                      
117957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117958     				dontStop = 0;
           				             
117959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117960     				if (!dontStop) begin
           				                    
117961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
117962     					$stop;
           					      
117963     				end
           				   
117964     			end
           			   
117965     	// synthesis translate_on
           	                         
117966     	// synopsys translate_on
           	                        
117967     	// synopsys translate_off
           	                         
117968     	// synthesis translate_off
           	                          
117969     	always @( posedge Sys_Clk )
           	                           
117970     		if ( Sys_Clk == 1'b1 )
           		                      
117971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117972     				dontStop = 0;
           				             
117973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117974     				if (!dontStop) begin
           				                    
117975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
117976     					$stop;
           					      
117977     				end
           				   
117978     			end
           			   
117979     	// synthesis translate_on
           	                         
117980     	// synopsys translate_on
           	                        
117981     	// synopsys translate_off
           	                         
117982     	// synthesis translate_off
           	                          
117983     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
           	                                       
117984     		.Clk( Sys_Clk )
           		               
117985     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
117986     	,	.Clk_En( Sys_Clk_En )
           	 	                     
117987     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
117988     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
117989     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
117990     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
117991     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
117992     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
117993     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
117994     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
117995     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
117996     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
117997     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
117998     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
117999     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
118000     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
118001     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
118002     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
118003     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
118004     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
118005     	);
           	  
118006     	// synthesis translate_on
           	                         
118007     	// synopsys translate_on
           	                        
118008     endmodule
                    
118009     
           
118010     
           
118011     
           
118012     // FlexNoC version    : 4.7.0
                                        
118013     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118014     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118015     // ExportOption       : /verilog
                                           
118016     
           
118017     `timescale 1ps/1ps
                             
118018     module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
                                                               
118019     	output  Found ;
           	               
118020     	input   I     ;
           	               
118021     	output  O     ;
           	               
118022     	assign Found = I;
           	                 
118023     	assign O = I;
           	             
118024     endmodule
                    
118025     
           
118026     `timescale 1ps/1ps
                             
118027     module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
                                                                                                                 
118028     	output [31:0] IdInfo_0_AddrMask   ;
           	                                   
118029     	output        Translation_0_Found ;
           	                                   
118030     	input  [28:0] Translation_0_Key   ;
           	                                   
118031     	wire  u_7e0b      ;
           	                   
118032     	wire  CnMatch_0_0 ;
           	                   
118033     	wire  SnMatch_0   ;
           	                   
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                    
118036     	assign SnMatch_0 = CnMatch_0_0;
           	                               
118037     	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
118038     endmodule
                    
118039     
           
118040     
           
118041     
           
118042     // FlexNoC version    : 4.7.0
                                        
118043     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118044     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118045     // ExportOption       : /verilog
                                           
118046     
           
118047     `timescale 1ps/1ps
                             
118048     module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
                                                          
118049     	input  [5:0]  I ;
           	                 
118050     	output [16:0] O ;
           	                 
118051     	wire [63:0] uDecoded_0 ;
           	                        
118052     	wire [31:0] uDecoded_1 ;
           	                        
118053     	wire [15:0] uDecoded_2 ;
           	                        
118054     	wire [7:0]  uDecoded_3 ;
           	                        
118055     	wire [3:0]  uDecoded_4 ;
           	                        
118056     	wire [1:0]  uDecoded_5 ;
           	                        
118057     	wire        u_4072     ;
           	                        
118058     	wire        u_6542     ;
           	                        
118059     	wire        u_7bab     ;
           	                        
118060     	wire        u_9c70     ;
           	                        
118061     	wire        u_a09f     ;
           	                        
118062     	wire        u_a833     ;
           	                        
118063     	wire        u_c39d     ;
           	                        
118064     	wire        M          ;
           	                        
118065     	assign u_6542 = I [0];
           	                      
118066     	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118067     	assign u_c39d = I [1];
           	                      
118068     	assign uDecoded_4 = { uDecoded_5 & { 2 { u_c39d }  } , uDecoded_5 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118069     	assign u_7bab = I [2];
           	                      
118070     	assign uDecoded_3 = { uDecoded_4 & { 4 { u_7bab }  } , uDecoded_4 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118071     	assign u_4072 = I [3];
           	                      
118072     	assign uDecoded_2 = { uDecoded_3 & { 8 { u_4072 }  } , uDecoded_3 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118073     	assign u_a833 = I [4];
           	                      
118074     	assign uDecoded_1 = { uDecoded_2 & { 16 { u_a833 }  } , uDecoded_2 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118075     	assign u_9c70 = I [5];
           	                      
118076     	assign uDecoded_0 = { uDecoded_1 & { 32 { u_9c70 }  } , uDecoded_1 & ~ { 32 { u_9c70 }  } };
           	                                                                                            
118077     	assign u_a09f = I [5];
           	                      
118078     	assign M = u_a09f == 1'b0;
           	                          
118079     	assign O = uDecoded_0 [16:0] & { 17 { M }  };
           	                                             
118080     endmodule
                    
118081     
           
118082     `timescale 1ps/1ps
                             
118083     module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
                                                          
118084     	input  [4:0]  I ;
           	                 
118085     	output [16:0] O ;
           	                 
118086     	wire [31:0] uDecoded_0 ;
           	                        
118087     	wire [15:0] uDecoded_1 ;
           	                        
118088     	wire [7:0]  uDecoded_2 ;
           	                        
118089     	wire [3:0]  uDecoded_3 ;
           	                        
118090     	wire [1:0]  uDecoded_4 ;
           	                        
118091     	wire        u_4072     ;
           	                        
118092     	wire        u_6542     ;
           	                        
118093     	wire        u_7bab     ;
           	                        
118094     	wire        u_a833     ;
           	                        
118095     	wire        u_c39d     ;
           	                        
118096     	assign u_6542 = I [0];
           	                      
118097     	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118098     	assign u_c39d = I [1];
           	                      
118099     	assign uDecoded_3 = { uDecoded_4 & { 2 { u_c39d }  } , uDecoded_4 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118100     	assign u_7bab = I [2];
           	                      
118101     	assign uDecoded_2 = { uDecoded_3 & { 4 { u_7bab }  } , uDecoded_3 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118102     	assign u_4072 = I [3];
           	                      
118103     	assign uDecoded_1 = { uDecoded_2 & { 8 { u_4072 }  } , uDecoded_2 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118104     	assign u_a833 = I [4];
           	                      
118105     	assign uDecoded_0 = { uDecoded_1 & { 16 { u_a833 }  } , uDecoded_1 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118106     	assign O = uDecoded_0 [16:0] & { 17 { 1'b1 }  };
           	                                                
118107     endmodule
                    
118108     
           
118109     `timescale 1ps/1ps
                             
118110     module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
                                                 
118111     	CmdRx_CurIsWrite
           	                
118112     ,	CmdRx_Err
            	         
118113     ,	CmdRx_MatchId
            	             
118114     ,	CmdRx_Split
            	           
118115     ,	CmdRx_StrmLen1MSB
            	                 
118116     ,	CmdRx_StrmRatio
            	               
118117     ,	CmdRx_StrmType
            	              
118118     ,	CmdRx_StrmValid
            	               
118119     ,	CmdRx_SubWord
            	             
118120     ,	CmdRx_Vld
            	         
118121     ,	CmdTx_ApertureId
            	                
118122     ,	CmdTx_CxtId
            	           
118123     ,	CmdTx_Err
            	         
118124     ,	CmdTx_MatchId
            	             
118125     ,	CmdTx_Split
            	           
118126     ,	CmdTx_StrmLen1MSB
            	                 
118127     ,	CmdTx_StrmValid
            	               
118128     ,	CmdTx_Vld
            	         
118129     ,	Cxt_Id
            	      
118130     ,	Cxt_IdR
            	       
118131     ,	Cxt_OrdPtr
            	          
118132     ,	Cxt_StrmLen1wOrAddrw
            	                    
118133     ,	Cxt_StrmRatio
            	             
118134     ,	Cxt_StrmType
            	            
118135     ,	Cxt_Update_BufId
            	                
118136     ,	Cxt_Update_PktCnt1
            	                  
118137     ,	Cxt_Used
            	        
118138     ,	Cxt_Write
            	         
118139     ,	CxtEmpty
            	        
118140     ,	CxtOpen
            	       
118141     ,	DbgStall
            	        
118142     ,	GenRx_Req_Addr
            	              
118143     ,	GenRx_Req_Be
            	            
118144     ,	GenRx_Req_BurstType
            	                   
118145     ,	GenRx_Req_Data
            	              
118146     ,	GenRx_Req_Last
            	              
118147     ,	GenRx_Req_Len1
            	              
118148     ,	GenRx_Req_Lock
            	              
118149     ,	GenRx_Req_Opc
            	             
118150     ,	GenRx_Req_Rdy
            	             
118151     ,	GenRx_Req_SeqId
            	               
118152     ,	GenRx_Req_SeqUnOrdered
            	                      
118153     ,	GenRx_Req_SeqUnique
            	                   
118154     ,	GenRx_Req_User
            	              
118155     ,	GenRx_Req_Vld
            	             
118156     ,	GenTx_Req_Addr
            	              
118157     ,	GenTx_Req_Be
            	            
118158     ,	GenTx_Req_BurstType
            	                   
118159     ,	GenTx_Req_Data
            	              
118160     ,	GenTx_Req_Last
            	              
118161     ,	GenTx_Req_Len1
            	              
118162     ,	GenTx_Req_Lock
            	              
118163     ,	GenTx_Req_Opc
            	             
118164     ,	GenTx_Req_Rdy
            	             
118165     ,	GenTx_Req_SeqId
            	               
118166     ,	GenTx_Req_SeqUnOrdered
            	                      
118167     ,	GenTx_Req_SeqUnique
            	                   
118168     ,	GenTx_Req_User
            	              
118169     ,	GenTx_Req_Vld
            	             
118170     ,	IdInfo_AddrMask
            	               
118171     ,	IdInfo_Id
            	         
118172     ,	NextIsWrite
            	           
118173     ,	Rsp_CxtId
            	         
118174     ,	Rsp_ErrCode
            	           
118175     ,	Rsp_GenLast
            	           
118176     ,	Rsp_GenNext
            	           
118177     ,	Rsp_HeadVld
            	           
118178     ,	Rsp_IsErr
            	         
118179     ,	Rsp_IsWr
            	        
118180     ,	Rsp_LastFrag
            	            
118181     ,	Rsp_Opc
            	       
118182     ,	Rsp_OrdPtr
            	          
118183     ,	Rsp_PktLast
            	           
118184     ,	Rsp_PktNext
            	           
118185     ,	RspDlyCxtId
            	           
118186     ,	RspDlyLastNext
            	              
118187     ,	Shortage
            	        
118188     ,	Stall_Ordering_Id
            	                 
118189     ,	Stall_Ordering_On
            	                 
118190     ,	Sys_Clk
            	       
118191     ,	Sys_Clk_ClkS
            	            
118192     ,	Sys_Clk_En
            	          
118193     ,	Sys_Clk_EnS
            	           
118194     ,	Sys_Clk_RetRstN
            	               
118195     ,	Sys_Clk_RstN
            	            
118196     ,	Sys_Clk_Tm
            	          
118197     ,	Sys_Pwr_Idle
            	            
118198     ,	Sys_Pwr_WakeUp
            	              
118199     );
             
118200     	input         CmdRx_CurIsWrite       ;
           	                                      
118201     	input         CmdRx_Err              ;
           	                                      
118202     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
118203     	input         CmdRx_Split            ;
           	                                      
118204     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
118205     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
118206     	input         CmdRx_StrmType         ;
           	                                      
118207     	input         CmdRx_StrmValid        ;
           	                                      
118208     	input         CmdRx_SubWord          ;
           	                                      
118209     	input         CmdRx_Vld              ;
           	                                      
118210     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
118211     	output [2:0]  CmdTx_CxtId            ;
           	                                      
118212     	output        CmdTx_Err              ;
           	                                      
118213     	output [4:0]  CmdTx_MatchId          ;
           	                                      
118214     	output        CmdTx_Split            ;
           	                                      
118215     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
118216     	output        CmdTx_StrmValid        ;
           	                                      
118217     	output        CmdTx_Vld              ;
           	                                      
118218     	output [2:0]  Cxt_Id                 ;
           	                                      
118219     	output [2:0]  Cxt_IdR                ;
           	                                      
118220     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
118221     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
118222     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
118223     	output        Cxt_StrmType           ;
           	                                      
118224     	output        Cxt_Update_BufId       ;
           	                                      
118225     	output        Cxt_Update_PktCnt1     ;
           	                                      
118226     	output [7:0]  Cxt_Used               ;
           	                                      
118227     	output        Cxt_Write              ;
           	                                      
118228     	input         CxtEmpty               ;
           	                                      
118229     	output        CxtOpen                ;
           	                                      
118230     	output [2:0]  DbgStall               ;
           	                                      
118231     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
118232     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
118233     	input         GenRx_Req_BurstType    ;
           	                                      
118234     	input  [31:0] GenRx_Req_Data         ;
           	                                      
118235     	input         GenRx_Req_Last         ;
           	                                      
118236     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
118237     	input         GenRx_Req_Lock         ;
           	                                      
118238     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
118239     	output        GenRx_Req_Rdy          ;
           	                                      
118240     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
118241     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
118242     	input         GenRx_Req_SeqUnique    ;
           	                                      
118243     	input  [7:0]  GenRx_Req_User         ;
           	                                      
118244     	input         GenRx_Req_Vld          ;
           	                                      
118245     	output [31:0] GenTx_Req_Addr         ;
           	                                      
118246     	output [3:0]  GenTx_Req_Be           ;
           	                                      
118247     	output        GenTx_Req_BurstType    ;
           	                                      
118248     	output [31:0] GenTx_Req_Data         ;
           	                                      
118249     	output        GenTx_Req_Last         ;
           	                                      
118250     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
118251     	output        GenTx_Req_Lock         ;
           	                                      
118252     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
118253     	input         GenTx_Req_Rdy          ;
           	                                      
118254     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
118255     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
118256     	output        GenTx_Req_SeqUnique    ;
           	                                      
118257     	output [7:0]  GenTx_Req_User         ;
           	                                      
118258     	output        GenTx_Req_Vld          ;
           	                                      
118259     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
118260     	output [4:0]  IdInfo_Id              ;
           	                                      
118261     	input         NextIsWrite            ;
           	                                      
118262     	input  [2:0]  Rsp_CxtId              ;
           	                                      
118263     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
118264     	input         Rsp_GenLast            ;
           	                                      
118265     	input         Rsp_GenNext            ;
           	                                      
118266     	input         Rsp_HeadVld            ;
           	                                      
118267     	input         Rsp_IsErr              ;
           	                                      
118268     	input         Rsp_IsWr               ;
           	                                      
118269     	input         Rsp_LastFrag           ;
           	                                      
118270     	input  [3:0]  Rsp_Opc                ;
           	                                      
118271     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
118272     	input         Rsp_PktLast            ;
           	                                      
118273     	input         Rsp_PktNext            ;
           	                                      
118274     	input  [2:0]  RspDlyCxtId            ;
           	                                      
118275     	input         RspDlyLastNext         ;
           	                                      
118276     	output        Shortage               ;
           	                                      
118277     	output [4:0]  Stall_Ordering_Id      ;
           	                                      
118278     	output        Stall_Ordering_On      ;
           	                                      
118279     	input         Sys_Clk                ;
           	                                      
118280     	input         Sys_Clk_ClkS           ;
           	                                      
118281     	input         Sys_Clk_En             ;
           	                                      
118282     	input         Sys_Clk_EnS            ;
           	                                      
118283     	input         Sys_Clk_RetRstN        ;
           	                                      
118284     	input         Sys_Clk_RstN           ;
           	                                      
118285     	input         Sys_Clk_Tm             ;
           	                                      
118286     	output        Sys_Pwr_Idle           ;
           	                                      
118287     	output        Sys_Pwr_WakeUp         ;
           	                                      
118288     	wire        u_123a                            ;
           	                                               
118289     	wire [16:0] u_13                              ;
           	                                               
118290     	wire        u_148                             ;
           	                                               
118291     	reg         u_14a                             ;
           	                                               
118292     	wire        u_1636                            ;
           	                                               
118293     	reg  [4:0]  u_1c99                            ;
           	                                               
118294     	wire        u_22b9                            ;
           	                                               
118295     	wire [31:0] u_2393                            ;
           	                                               
118296     	wire [7:0]  u_2638                            ;
           	                                               
118297     	wire        u_2a1f                            ;
           	                                               
118298     	wire        u_2da8                            ;
           	                                               
118299     	wire [7:0]  u_2f72                            ;
           	                                               
118300     	wire        u_3093                            ;
           	                                               
118301     	reg  [4:0]  u_31e2                            ;
           	                                               
118302     	wire        u_3604                            ;
           	                                               
118303     	wire        u_3e4f                            ;
           	                                               
118304     	reg  [4:0]  u_4445                            ;
           	                                               
118305     	wire        u_44a3                            ;
           	                                               
118306     	wire        u_4e80                            ;
           	                                               
118307     	wire        u_5007                            ;
           	                                               
118308     	reg  [4:0]  u_5121                            ;
           	                                               
118309     	wire        u_5219                            ;
           	                                               
118310     	wire [2:0]  u_5844                            ;
           	                                               
118311     	wire        u_5955                            ;
           	                                               
118312     	wire [2:0]  u_5e6b                            ;
           	                                               
118313     	wire        u_5fa                             ;
           	                                               
118314     	reg  [4:0]  u_6cd9                            ;
           	                                               
118315     	wire        u_70d9                            ;
           	                                               
118316     	reg  [4:0]  u_72fa                            ;
           	                                               
118317     	wire        u_7377                            ;
           	                                               
118318     	reg  [4:0]  u_7697                            ;
           	                                               
118319     	reg         u_78f7                            ;
           	                                               
118320     	wire        u_7925                            ;
           	                                               
118321     	reg  [4:0]  u_7ba1                            ;
           	                                               
118322     	reg  [4:0]  u_7d13                            ;
           	                                               
118323     	wire        u_7f2                             ;
           	                                               
118324     	wire [31:0] u_828c                            ;
           	                                               
118325     	reg  [4:0]  u_8b74                            ;
           	                                               
118326     	wire [7:0]  u_95e8                            ;
           	                                               
118327     	wire        u_97c4                            ;
           	                                               
118328     	reg  [4:0]  u_9c35                            ;
           	                                               
118329     	reg  [4:0]  u_a25                             ;
           	                                               
118330     	reg         u_a53f                            ;
           	                                               
118331     	wire [7:0]  u_ab1f                            ;
           	                                               
118332     	wire        u_ab35                            ;
           	                                               
118333     	reg  [4:0]  u_ab8a                            ;
           	                                               
118334     	wire        u_afbb                            ;
           	                                               
118335     	wire        u_b0b7                            ;
           	                                               
118336     	wire [3:0]  u_b175                            ;
           	                                               
118337     	wire        u_bcde                            ;
           	                                               
118338     	reg  [4:0]  u_c23c                            ;
           	                                               
118339     	wire [4:0]  u_c4ee                            ;
           	                                               
118340     	reg  [4:0]  u_cddf                            ;
           	                                               
118341     	wire        u_de8c                            ;
           	                                               
118342     	wire        u_e2f1                            ;
           	                                               
118343     	reg  [4:0]  u_e35c                            ;
           	                                               
118344     	wire        u_e38d                            ;
           	                                               
118345     	reg  [4:0]  u_e6e4                            ;
           	                                               
118346     	reg  [1:0]  u_eb20                            ;
           	                                               
118347     	wire        u_f2fb                            ;
           	                                               
118348     	wire        u_fa9e                            ;
           	                                               
118349     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
118350     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
118351     	wire [6:0]  Addr                              ;
           	                                               
118352     	reg  [8:0]  Aper_PathId                       ;
           	                                               
118353     	wire        CurPrivateNextIsWrite             ;
           	                                               
118354     	wire [7:0]  CxtId                             ;
           	                                               
118355     	wire [7:0]  CxtUsed                           ;
           	                                               
118356     	reg         First                             ;
           	                                               
118357     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
118358     	wire        Go_CxtAlloc                       ;
           	                                               
118359     	wire        Go_Ord                            ;
           	                                               
118360     	wire        GoPkt                             ;
           	                                               
118361     	wire [7:0]  Len1W                             ;
           	                                               
118362     	wire [2:0]  New_OrdId                         ;
           	                                               
118363     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
118364     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
118365     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
118366     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
118367     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
118368     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
118369     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
118370     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
118371     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
118372     	wire        NextTx                            ;
           	                                               
118373     	wire [7:0]  Ord_Free                          ;
           	                                               
118374     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
118375     	wire [4:0]  Ord_Key                           ;
           	                                               
118376     	wire        Ord_KeyMatch                      ;
           	                                               
118377     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
118378     	wire [7:0]  Ord_Used                          ;
           	                                               
118379     	wire [4:0]  Ord_Val                           ;
           	                                               
118380     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
118381     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
118382     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
118383     	wire [4:0]  OrdCam_0_Val                      ;
           	                                               
118384     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
118385     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
118386     	wire [4:0]  OrdCam_1_Val                      ;
           	                                               
118387     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
118388     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
118389     	wire [4:0]  OrdCam_2_Val                      ;
           	                                               
118390     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
118391     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
118392     	wire [4:0]  OrdCam_3_Val                      ;
           	                                               
118393     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
118394     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
118395     	wire [4:0]  OrdCam_4_Val                      ;
           	                                               
118396     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
118397     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
118398     	wire [4:0]  OrdCam_5_Val                      ;
           	                                               
118399     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
118400     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
118401     	wire [4:0]  OrdCam_6_Val                      ;
           	                                               
118402     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
118403     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
118404     	wire [4:0]  OrdCam_7_Val                      ;
           	                                               
118405     	wire [7:0]  OrdKeyEn                          ;
           	                                               
118406     	wire        OrdKeyMatchId_0                   ;
           	                                               
118407     	wire        OrdKeyMatchId_1                   ;
           	                                               
118408     	wire        OrdKeyMatchId_2                   ;
           	                                               
118409     	wire        OrdKeyMatchId_3                   ;
           	                                               
118410     	wire        OrdKeyMatchId_4                   ;
           	                                               
118411     	wire        OrdKeyMatchId_5                   ;
           	                                               
118412     	wire        OrdKeyMatchId_6                   ;
           	                                               
118413     	wire        OrdKeyMatchId_7                   ;
           	                                               
118414     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
118415     	wire [7:0]  OrdValEn                          ;
           	                                               
118416     	wire        OrdValMatchId_0                   ;
           	                                               
118417     	wire        OrdValMatchId_1                   ;
           	                                               
118418     	wire        OrdValMatchId_2                   ;
           	                                               
118419     	wire        OrdValMatchId_3                   ;
           	                                               
118420     	wire        OrdValMatchId_4                   ;
           	                                               
118421     	wire        OrdValMatchId_5                   ;
           	                                               
118422     	wire        OrdValMatchId_6                   ;
           	                                               
118423     	wire        OrdValMatchId_7                   ;
           	                                               
118424     	wire [4:0]  PathZ                             ;
           	                                               
118425     	wire        PrvBusy                           ;
           	                                               
118426     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
118427     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
118428     	wire        Rdy_CxtAlloc                      ;
           	                                               
118429     	wire        Rdy_Ord                           ;
           	                                               
118430     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
118431     	wire        RxAbort                           ;
           	                                               
118432     	wire        RxPre                             ;
           	                                               
118433     	wire        Vld_CxtAlloc                      ;
           	                                               
118434     	wire        Vld_Ord                           ;
           	                                               
118435     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
118436     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
118437     	reg  [2:0]  DbgStall                          ;
           	                                               
118438     	reg         dontStop                          ;
           	                                               
118439     	wire [15:0] uAper_PathId_caseSel              ;
           	                                               
118440     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
118441     	rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                       
118442     	assign uAper_PathId_caseSel =
           	                             
118443     		{		u_13 [16]
           		 		         
118444     			,	u_13 [15]
           			 	         
118445     			,	u_13 [14]
           			 	         
118446     			,	u_13 [13]
           			 	         
118447     			,	u_13 [12]
           			 	         
118448     			,	u_13 [11]
           			 	         
118449     			,	u_13 [10]
           			 	         
118450     			,	u_13 [9]
           			 	        
118451     			,	u_13 [8]
           			 	        
118452     			,	u_13 [7]
           			 	        
118453     			,	u_13 [6]
           			 	        
118454     			,	u_13 [5]
           			 	        
118455     			,	u_13 [4]
           			 	        
118456     			,	u_13 [3]
           			 	        
118457     			,	u_13 [2]
           			 	        
118458     			,	u_13 [1]
           			 	        
118459     		}
           		 
118460     		;
           		 
118461     	always @( uAper_PathId_caseSel ) begin
           	                                      
118462     		case ( uAper_PathId_caseSel )
           		                             
118463     			16'b0000000000000001 : Aper_PathId = 9'b010101111 ;
           			                                                   
118464     			16'b0000000000000010 : Aper_PathId = 9'b010100100 ;
           			                                                   
118465     			16'b0000000000000100 : Aper_PathId = 9'b010100101 ;
           			                                                   
118466     			16'b0000000000001000 : Aper_PathId = 9'b010100010 ;
           			                                                   
118467     			16'b0000000000010000 : Aper_PathId = 9'b010100001 ;
           			                                                   
118468     			16'b0000000000100000 : Aper_PathId = 9'b010100000 ;
           			                                                   
118469     			16'b0000000001000000 : Aper_PathId = 9'b010101011 ;
           			                                                   
118470     			16'b0000000010000000 : Aper_PathId = 9'b010110101 ;
           			                                                   
118471     			16'b0000000100000000 : Aper_PathId = 9'b010100011 ;
           			                                                   
118472     			16'b0000001000000000 : Aper_PathId = 9'b010110111 ;
           			                                                   
118473     			16'b0000010000000000 : Aper_PathId = 9'b010110000 ;
           			                                                   
118474     			16'b0000100000000000 : Aper_PathId = 9'b010111000 ;
           			                                                   
118475     			16'b0001000000000000 : Aper_PathId = 9'b010111001 ;
           			                                                   
118476     			16'b0010000000000000 : Aper_PathId = 9'b010111010 ;
           			                                                   
118477     			16'b0100000000000000 : Aper_PathId = 9'b010111011 ;
           			                                                   
118478     			16'b1000000000000000 : Aper_PathId = 9'b010110011 ;
           			                                                   
118479     			16'b0                : Aper_PathId = 9'b010101110 ;
           			                                                   
118480     			default              : Aper_PathId = 9'b0 ;
           			                                           
118481     		endcase
           		       
118482     	end
           	   
118483     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
118484     	assign Vld_CxtAlloc = CmdRx_Vld & ~ RxPre & NextTx & First;
           	                                                           
118485     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud80( .I( RspDlyCxtId ) , .O( u_95e8 ) );
           	                                                                      
118486     	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
           	                                 
118487     		.CxtUsed( CxtUsed )
           		                   
118488     	,	.FreeCxt( u_95e8 )
           	 	                  
118489     	,	.FreeVld( RspDlyLastNext )
           	 	                          
118490     	,	.NewCxt( CxtId )
           	 	                
118491     	,	.NewRdy( Rdy_CxtAlloc )
           	 	                       
118492     	,	.NewVld( Vld_CxtAlloc )
           	 	                       
118493     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118494     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118495     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118496     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118497     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118498     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118499     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118500     	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
118501     	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
118502     	);
           	  
118503     	assign Go_CxtAlloc = Rdy_CxtAlloc | ~ First;
           	                                            
118504     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
118505     	assign Ord_Val = { PathZ };
           	                           
118506     	assign Cxt_OrdPtr =
           	                   
118507     			( Ord_KeyMatch ? { 1'b0 , u_5e6b } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-3-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117602     	,	.CmdRx_StrmValid( Cmd0_StrmValid )
           	<font color = "red">-1-</font> 	                                  
117603     	,	.CmdRx_Vld( Cmd0_Vld )
           <font color = "red">	==></font>
117604     	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
           <font color = "red">	==></font>
117605     	,	.CmdTx_MatchId( Cmd1_MatchId )
           <font color = "green">	==></font>
117606     	,	.CmdTx_StrmLen1MSB( Cmd1_StrmLen1MSB )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117610     	,	.CmdTx_Vld( Cmd1_Vld )
           	<font color = "green">-1-</font> 	                      
117611     	,	.GenRx_Req_Addr( Gen1_Req_Addr )
           <font color = "green">	==></font>
117612     	,	.GenRx_Req_Be( Gen1_Req_Be )
           	<font color = "red">-2-</font> 	                            
117613     	,	.GenRx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                          
117614     	,	.GenRx_Req_Data( Gen1_Req_Data )
           	 	                                
117615     	,	.GenRx_Req_Last( Gen1_Req_Last )
           	 	                                
117616     	,	.GenRx_Req_Len1( Gen1_Req_Len1 )
           	 	                                
117617     	,	.GenRx_Req_Lock( Gen1_Req_Lock )
           	 	                                
117618     	,	.GenRx_Req_Opc( Gen1_Req_Opc )
           	 	                              
117619     	,	.GenRx_Req_Rdy( Gen1_Req_Rdy )
           	 	                              
117620     	,	.GenRx_Req_SeqId( Gen1_Req_SeqId )
           	 	                                  
117621     	,	.GenRx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                                
117622     	,	.GenRx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                          
117623     	,	.GenRx_Req_User( Gen1_Req_User )
           	 	                                
117624     	,	.GenRx_Req_Vld( Gen1_Req_Vld )
           	 	                              
117625     	,	.GenTx_Req_Addr( Gen2_Req_Addr )
           	 	                                
117626     	,	.GenTx_Req_Be( Gen2_Req_Be )
           	 	                            
117627     	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
           	 	                                          
117628     	,	.GenTx_Req_Data( Gen2_Req_Data )
           	 	                                
117629     	,	.GenTx_Req_Last( Gen2_Req_Last )
           	 	                                
117630     	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
           	 	                                
117631     	,	.GenTx_Req_Lock( Gen2_Req_Lock )
           	 	                                
117632     	,	.GenTx_Req_Opc( Gen2_Req_Opc )
           	 	                              
117633     	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
           	 	                              
117634     	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
           	 	                                  
117635     	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                                
117636     	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                          
117637     	,	.GenTx_Req_User( Gen2_Req_User )
           	 	                                
117638     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	 	                              
117639     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117640     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117641     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117645     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117646     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
117647     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
117648     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
117649     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
117650     	);
           	  
117651     	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
           	                                            
117652     		.CmdRx( Strm0Cmd )
           		                  
117653     	,	.CmdTx( Strm2Cmd )
           	 	                  
117654     	,	.Len1MSB( Len1MSB )
           	 	                   
117655     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
117656     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
117657     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
117658     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
117659     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
117660     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
117661     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
117662     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
117663     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
117664     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
117665     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
117666     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           	 	                                           
117670     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117674     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117675     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117676     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117677     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
117678     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
117679     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
117680     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
117681     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
117682     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
117683     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
117684     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
117685     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
117686     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
117687     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
117688     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
117689     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
117690     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
117691     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
117692     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
117693     	);
           	  
117694     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
117695     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
117696     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
117697     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
117698     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
117699     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
117700     	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
           	                                            
117701     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
117702     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
117703     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
117704     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
117705     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
117706     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
117707     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
117708     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
117709     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
117710     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
117711     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
117712     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
117713     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
117714     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
117715     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
117716     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
117717     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
117718     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
117719     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
117720     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
117721     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
117722     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
117723     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
117724     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
117725     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
117726     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
117727     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
117728     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
117729     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
117730     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
117731     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
117732     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
117733     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
117734     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
117735     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
117736     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
117737     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
117738     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
117739     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
117740     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
117741     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
117742     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
117743     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
117744     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
117745     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117746     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117747     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117748     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117749     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117750     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117751     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117752     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
117753     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
117754     	);
           	  
117755     	assign ReqPending = u_357f & Gen0_Req_Vld;
           	                                          
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
117758     	assign RdPendCntDec =
           	                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
117760     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
117761     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
117762     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
117763     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
117764     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
117765     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
117766     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
117767     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
117768     	assign u_710a = WrPendCnt + 4'b0001;
           	                                    
117769     	assign u_968c = WrPendCnt - 4'b0001;
           	                                    
117770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117771     		if ( ! Sys_Clk_RstN )
           		                     
117772     			u_357f <= #1.0 ( 1'b1 );
           			                        
117773     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
117774     			u_357f <= #1.0 ( Gen0_Req_Last );
           			                                 
117775     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
117776     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117777     		if ( ! Sys_Clk_RstN )
           		                     
117778     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
117779     		else if ( RdPendCntEn )
           		                       
117780     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
117781     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
117782     		case ( uRdPendCntNext_caseSel )
           		                               
117783     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
117784     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
117785     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
117786     			default : RdPendCntNext = 4'b0 ;
           			                                
117787     		endcase
           		       
117788     	end
           	   
117789     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
117790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117791     		if ( ! Sys_Clk_RstN )
           		                     
117792     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
117793     		else if ( WrPendCntEn )
           		                       
117794     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
117795     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
           	                                                                         
117796     		case ( uWrPendCntNext_caseSel )
           		                               
117797     			2'b01   : WrPendCntNext = u_710a ;
           			                                  
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
117799     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
117800     			default : WrPendCntNext = 4'b0 ;
           			                                
117801     		endcase
           		       
117802     	end
           	   
117803     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117804     		if ( ! Sys_Clk_RstN )
           		                     
117805     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
117806     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
117807     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117808     		if ( ! Sys_Clk_RstN )
           		                     
117809     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117810     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
117811     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117812     		if ( ! Sys_Clk_RstN )
           		                     
117813     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117814     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
117815     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
117816     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
117817     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
117818     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
117819     	assign Tx2Data = Tx1_Data [73:0];
           	                                 
117820     	assign TxEcc_Data =
           	                   
117821     		{			{	Tx1_Data [143]
           		 			 	              
117822     			,	Tx1_Data [142:129]
           			 	                  
117823     			,	Tx1_Data [128:125]
           			 	                  
117824     			,	Tx1_Data [124:123]
           			 	                  
117825     			,	Tx1_Data [122:116]
           			 	                  
117826     			,	Tx1_Data [115:85]
           			 	                 
117827     			,	Tx1_Data [84:77]
           			 	                
117828     			,	Tx1_Data [76:74]
           			 	                
117829     			}
           			 
117830     		,
           		 
117831     		Tx2Data
           		       
117832     		};
           		  
117833     	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
           	                                                             
117834     	assign TxEcc_Head = Tx1_Head;
           	                             
117835     	assign Tx_Head = TxEcc_Head;
           	                            
117836     	assign TxEcc_Tail = Tx1_Tail;
           	                             
117837     	assign Tx_Tail = TxEcc_Tail;
           	                            
117838     	assign TxEcc_Vld = Tx1_Vld;
           	                           
117839     	assign Tx_Vld = TxEcc_Vld;
           	                          
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           	                                        
117841     	assign Dbg_Rx_Data_Err = Rx1_Data [72];
           	                                       
117842     	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
           	                                             
117843     	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
           	                                                  
117844     	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
           	                                             
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           	                                             
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           	                                                  
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           	                                             
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           	                                                  
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
117851     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
117852     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
117853     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
117854     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
117855     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
117856     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
117857     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
117858     	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
           	                                              
117859     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
           	                                           
117860     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
           	                                        
117861     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
           	                                          
117862     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
           	                                            
117863     	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
           	                                          
117864     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
           	                                           
117865     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
           	                                               
117866     	assign Dbg_Tx_Data_Last = Tx_Data [73];
           	                                       
117867     	assign Dbg_Tx_Data_Err = Tx_Data [72];
           	                                      
117868     	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
           	                                            
117869     	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
           	                                                 
117870     	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
           	                                            
117871     	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
           	                                                 
117872     	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
           	                                            
117873     	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
           	                                                 
117874     	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
           	                                            
117875     	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
           	                                                 
117876     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
117877     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
117878     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
117879     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
117880     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
117881     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
117882     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
117883     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
117884     	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
           	                                             
117885     	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
           	                                          
117886     	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
           	                                       
117887     	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
           	                                         
117888     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
           	                                           
117889     	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
           	                                         
117890     	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
           	                                          
117891     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
           	                                              
117892     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
117893     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
117894     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
117895     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
117896     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
117897     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
117898     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
117899     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
117900     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
117901     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
117902     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
117903     			if ( ! Sys_Clk_RstN )
           			                     
117904     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
117905     			else if ( GenReqXfer )
           			                      
117906     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
117907     	// synopsys translate_off
           	                         
117908     	// synthesis translate_off
           	                          
117909     	always @( posedge Sys_Clk )
           	                           
117910     		if ( Sys_Clk == 1'b1 )
           		                      
117911     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
117912     			&
           			 
117913     			1'b1
           			    
117914     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
117915     			) begin
           			       
117916     				dontStop = 0;
           				             
117917     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117918     				if (!dontStop) begin
           				                    
117919     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
117920     					$stop;
           					      
117921     				end
           				   
117922     			end
           			   
117923     	// synthesis translate_on
           	                         
117924     	// synopsys translate_on
           	                        
117925     	// synopsys translate_off
           	                         
117926     	// synthesis translate_off
           	                          
117927     	always @( posedge Sys_Clk )
           	                           
117928     		if ( Sys_Clk == 1'b1 )
           		                      
117929     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117930     				dontStop = 0;
           				             
117931     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117932     				if (!dontStop) begin
           				                    
117933     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
117934     					$stop;
           					      
117935     				end
           				   
117936     			end
           			   
117937     	// synthesis translate_on
           	                         
117938     	// synopsys translate_on
           	                        
117939     	// synopsys translate_off
           	                         
117940     	// synthesis translate_off
           	                          
117941     	always @( posedge Sys_Clk )
           	                           
117942     		if ( Sys_Clk == 1'b1 )
           		                      
117943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117944     				dontStop = 0;
           				             
117945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117946     				if (!dontStop) begin
           				                    
117947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
117948     					$stop;
           					      
117949     				end
           				   
117950     			end
           			   
117951     	// synthesis translate_on
           	                         
117952     	// synopsys translate_on
           	                        
117953     	// synopsys translate_off
           	                         
117954     	// synthesis translate_off
           	                          
117955     	always @( posedge Sys_Clk )
           	                           
117956     		if ( Sys_Clk == 1'b1 )
           		                      
117957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117958     				dontStop = 0;
           				             
117959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117960     				if (!dontStop) begin
           				                    
117961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
117962     					$stop;
           					      
117963     				end
           				   
117964     			end
           			   
117965     	// synthesis translate_on
           	                         
117966     	// synopsys translate_on
           	                        
117967     	// synopsys translate_off
           	                         
117968     	// synthesis translate_off
           	                          
117969     	always @( posedge Sys_Clk )
           	                           
117970     		if ( Sys_Clk == 1'b1 )
           		                      
117971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117972     				dontStop = 0;
           				             
117973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117974     				if (!dontStop) begin
           				                    
117975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
117976     					$stop;
           					      
117977     				end
           				   
117978     			end
           			   
117979     	// synthesis translate_on
           	                         
117980     	// synopsys translate_on
           	                        
117981     	// synopsys translate_off
           	                         
117982     	// synthesis translate_off
           	                          
117983     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
           	                                       
117984     		.Clk( Sys_Clk )
           		               
117985     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
117986     	,	.Clk_En( Sys_Clk_En )
           	 	                     
117987     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
117988     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
117989     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
117990     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
117991     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
117992     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
117993     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
117994     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
117995     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
117996     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
117997     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
117998     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
117999     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
118000     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
118001     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
118002     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
118003     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
118004     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
118005     	);
           	  
118006     	// synthesis translate_on
           	                         
118007     	// synopsys translate_on
           	                        
118008     endmodule
                    
118009     
           
118010     
           
118011     
           
118012     // FlexNoC version    : 4.7.0
                                        
118013     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118014     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118015     // ExportOption       : /verilog
                                           
118016     
           
118017     `timescale 1ps/1ps
                             
118018     module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
                                                               
118019     	output  Found ;
           	               
118020     	input   I     ;
           	               
118021     	output  O     ;
           	               
118022     	assign Found = I;
           	                 
118023     	assign O = I;
           	             
118024     endmodule
                    
118025     
           
118026     `timescale 1ps/1ps
                             
118027     module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
                                                                                                                 
118028     	output [31:0] IdInfo_0_AddrMask   ;
           	                                   
118029     	output        Translation_0_Found ;
           	                                   
118030     	input  [28:0] Translation_0_Key   ;
           	                                   
118031     	wire  u_7e0b      ;
           	                   
118032     	wire  CnMatch_0_0 ;
           	                   
118033     	wire  SnMatch_0   ;
           	                   
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                    
118036     	assign SnMatch_0 = CnMatch_0_0;
           	                               
118037     	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
118038     endmodule
                    
118039     
           
118040     
           
118041     
           
118042     // FlexNoC version    : 4.7.0
                                        
118043     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118044     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118045     // ExportOption       : /verilog
                                           
118046     
           
118047     `timescale 1ps/1ps
                             
118048     module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
                                                          
118049     	input  [5:0]  I ;
           	                 
118050     	output [16:0] O ;
           	                 
118051     	wire [63:0] uDecoded_0 ;
           	                        
118052     	wire [31:0] uDecoded_1 ;
           	                        
118053     	wire [15:0] uDecoded_2 ;
           	                        
118054     	wire [7:0]  uDecoded_3 ;
           	                        
118055     	wire [3:0]  uDecoded_4 ;
           	                        
118056     	wire [1:0]  uDecoded_5 ;
           	                        
118057     	wire        u_4072     ;
           	                        
118058     	wire        u_6542     ;
           	                        
118059     	wire        u_7bab     ;
           	                        
118060     	wire        u_9c70     ;
           	                        
118061     	wire        u_a09f     ;
           	                        
118062     	wire        u_a833     ;
           	                        
118063     	wire        u_c39d     ;
           	                        
118064     	wire        M          ;
           	                        
118065     	assign u_6542 = I [0];
           	                      
118066     	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118067     	assign u_c39d = I [1];
           	                      
118068     	assign uDecoded_4 = { uDecoded_5 & { 2 { u_c39d }  } , uDecoded_5 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118069     	assign u_7bab = I [2];
           	                      
118070     	assign uDecoded_3 = { uDecoded_4 & { 4 { u_7bab }  } , uDecoded_4 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118071     	assign u_4072 = I [3];
           	                      
118072     	assign uDecoded_2 = { uDecoded_3 & { 8 { u_4072 }  } , uDecoded_3 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118073     	assign u_a833 = I [4];
           	                      
118074     	assign uDecoded_1 = { uDecoded_2 & { 16 { u_a833 }  } , uDecoded_2 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118075     	assign u_9c70 = I [5];
           	                      
118076     	assign uDecoded_0 = { uDecoded_1 & { 32 { u_9c70 }  } , uDecoded_1 & ~ { 32 { u_9c70 }  } };
           	                                                                                            
118077     	assign u_a09f = I [5];
           	                      
118078     	assign M = u_a09f == 1'b0;
           	                          
118079     	assign O = uDecoded_0 [16:0] & { 17 { M }  };
           	                                             
118080     endmodule
                    
118081     
           
118082     `timescale 1ps/1ps
                             
118083     module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
                                                          
118084     	input  [4:0]  I ;
           	                 
118085     	output [16:0] O ;
           	                 
118086     	wire [31:0] uDecoded_0 ;
           	                        
118087     	wire [15:0] uDecoded_1 ;
           	                        
118088     	wire [7:0]  uDecoded_2 ;
           	                        
118089     	wire [3:0]  uDecoded_3 ;
           	                        
118090     	wire [1:0]  uDecoded_4 ;
           	                        
118091     	wire        u_4072     ;
           	                        
118092     	wire        u_6542     ;
           	                        
118093     	wire        u_7bab     ;
           	                        
118094     	wire        u_a833     ;
           	                        
118095     	wire        u_c39d     ;
           	                        
118096     	assign u_6542 = I [0];
           	                      
118097     	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118098     	assign u_c39d = I [1];
           	                      
118099     	assign uDecoded_3 = { uDecoded_4 & { 2 { u_c39d }  } , uDecoded_4 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118100     	assign u_7bab = I [2];
           	                      
118101     	assign uDecoded_2 = { uDecoded_3 & { 4 { u_7bab }  } , uDecoded_3 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118102     	assign u_4072 = I [3];
           	                      
118103     	assign uDecoded_1 = { uDecoded_2 & { 8 { u_4072 }  } , uDecoded_2 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118104     	assign u_a833 = I [4];
           	                      
118105     	assign uDecoded_0 = { uDecoded_1 & { 16 { u_a833 }  } , uDecoded_1 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118106     	assign O = uDecoded_0 [16:0] & { 17 { 1'b1 }  };
           	                                                
118107     endmodule
                    
118108     
           
118109     `timescale 1ps/1ps
                             
118110     module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
                                                 
118111     	CmdRx_CurIsWrite
           	                
118112     ,	CmdRx_Err
            	         
118113     ,	CmdRx_MatchId
            	             
118114     ,	CmdRx_Split
            	           
118115     ,	CmdRx_StrmLen1MSB
            	                 
118116     ,	CmdRx_StrmRatio
            	               
118117     ,	CmdRx_StrmType
            	              
118118     ,	CmdRx_StrmValid
            	               
118119     ,	CmdRx_SubWord
            	             
118120     ,	CmdRx_Vld
            	         
118121     ,	CmdTx_ApertureId
            	                
118122     ,	CmdTx_CxtId
            	           
118123     ,	CmdTx_Err
            	         
118124     ,	CmdTx_MatchId
            	             
118125     ,	CmdTx_Split
            	           
118126     ,	CmdTx_StrmLen1MSB
            	                 
118127     ,	CmdTx_StrmValid
            	               
118128     ,	CmdTx_Vld
            	         
118129     ,	Cxt_Id
            	      
118130     ,	Cxt_IdR
            	       
118131     ,	Cxt_OrdPtr
            	          
118132     ,	Cxt_StrmLen1wOrAddrw
            	                    
118133     ,	Cxt_StrmRatio
            	             
118134     ,	Cxt_StrmType
            	            
118135     ,	Cxt_Update_BufId
            	                
118136     ,	Cxt_Update_PktCnt1
            	                  
118137     ,	Cxt_Used
            	        
118138     ,	Cxt_Write
            	         
118139     ,	CxtEmpty
            	        
118140     ,	CxtOpen
            	       
118141     ,	DbgStall
            	        
118142     ,	GenRx_Req_Addr
            	              
118143     ,	GenRx_Req_Be
            	            
118144     ,	GenRx_Req_BurstType
            	                   
118145     ,	GenRx_Req_Data
            	              
118146     ,	GenRx_Req_Last
            	              
118147     ,	GenRx_Req_Len1
            	              
118148     ,	GenRx_Req_Lock
            	              
118149     ,	GenRx_Req_Opc
            	             
118150     ,	GenRx_Req_Rdy
            	             
118151     ,	GenRx_Req_SeqId
            	               
118152     ,	GenRx_Req_SeqUnOrdered
            	                      
118153     ,	GenRx_Req_SeqUnique
            	                   
118154     ,	GenRx_Req_User
            	              
118155     ,	GenRx_Req_Vld
            	             
118156     ,	GenTx_Req_Addr
            	              
118157     ,	GenTx_Req_Be
            	            
118158     ,	GenTx_Req_BurstType
            	                   
118159     ,	GenTx_Req_Data
            	              
118160     ,	GenTx_Req_Last
            	              
118161     ,	GenTx_Req_Len1
            	              
118162     ,	GenTx_Req_Lock
            	              
118163     ,	GenTx_Req_Opc
            	             
118164     ,	GenTx_Req_Rdy
            	             
118165     ,	GenTx_Req_SeqId
            	               
118166     ,	GenTx_Req_SeqUnOrdered
            	                      
118167     ,	GenTx_Req_SeqUnique
            	                   
118168     ,	GenTx_Req_User
            	              
118169     ,	GenTx_Req_Vld
            	             
118170     ,	IdInfo_AddrMask
            	               
118171     ,	IdInfo_Id
            	         
118172     ,	NextIsWrite
            	           
118173     ,	Rsp_CxtId
            	         
118174     ,	Rsp_ErrCode
            	           
118175     ,	Rsp_GenLast
            	           
118176     ,	Rsp_GenNext
            	           
118177     ,	Rsp_HeadVld
            	           
118178     ,	Rsp_IsErr
            	         
118179     ,	Rsp_IsWr
            	        
118180     ,	Rsp_LastFrag
            	            
118181     ,	Rsp_Opc
            	       
118182     ,	Rsp_OrdPtr
            	          
118183     ,	Rsp_PktLast
            	           
118184     ,	Rsp_PktNext
            	           
118185     ,	RspDlyCxtId
            	           
118186     ,	RspDlyLastNext
            	              
118187     ,	Shortage
            	        
118188     ,	Stall_Ordering_Id
            	                 
118189     ,	Stall_Ordering_On
            	                 
118190     ,	Sys_Clk
            	       
118191     ,	Sys_Clk_ClkS
            	            
118192     ,	Sys_Clk_En
            	          
118193     ,	Sys_Clk_EnS
            	           
118194     ,	Sys_Clk_RetRstN
            	               
118195     ,	Sys_Clk_RstN
            	            
118196     ,	Sys_Clk_Tm
            	          
118197     ,	Sys_Pwr_Idle
            	            
118198     ,	Sys_Pwr_WakeUp
            	              
118199     );
             
118200     	input         CmdRx_CurIsWrite       ;
           	                                      
118201     	input         CmdRx_Err              ;
           	                                      
118202     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
118203     	input         CmdRx_Split            ;
           	                                      
118204     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
118205     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
118206     	input         CmdRx_StrmType         ;
           	                                      
118207     	input         CmdRx_StrmValid        ;
           	                                      
118208     	input         CmdRx_SubWord          ;
           	                                      
118209     	input         CmdRx_Vld              ;
           	                                      
118210     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
118211     	output [2:0]  CmdTx_CxtId            ;
           	                                      
118212     	output        CmdTx_Err              ;
           	                                      
118213     	output [4:0]  CmdTx_MatchId          ;
           	                                      
118214     	output        CmdTx_Split            ;
           	                                      
118215     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
118216     	output        CmdTx_StrmValid        ;
           	                                      
118217     	output        CmdTx_Vld              ;
           	                                      
118218     	output [2:0]  Cxt_Id                 ;
           	                                      
118219     	output [2:0]  Cxt_IdR                ;
           	                                      
118220     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
118221     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
118222     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
118223     	output        Cxt_StrmType           ;
           	                                      
118224     	output        Cxt_Update_BufId       ;
           	                                      
118225     	output        Cxt_Update_PktCnt1     ;
           	                                      
118226     	output [7:0]  Cxt_Used               ;
           	                                      
118227     	output        Cxt_Write              ;
           	                                      
118228     	input         CxtEmpty               ;
           	                                      
118229     	output        CxtOpen                ;
           	                                      
118230     	output [2:0]  DbgStall               ;
           	                                      
118231     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
118232     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
118233     	input         GenRx_Req_BurstType    ;
           	                                      
118234     	input  [31:0] GenRx_Req_Data         ;
           	                                      
118235     	input         GenRx_Req_Last         ;
           	                                      
118236     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
118237     	input         GenRx_Req_Lock         ;
           	                                      
118238     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
118239     	output        GenRx_Req_Rdy          ;
           	                                      
118240     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
118241     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
118242     	input         GenRx_Req_SeqUnique    ;
           	                                      
118243     	input  [7:0]  GenRx_Req_User         ;
           	                                      
118244     	input         GenRx_Req_Vld          ;
           	                                      
118245     	output [31:0] GenTx_Req_Addr         ;
           	                                      
118246     	output [3:0]  GenTx_Req_Be           ;
           	                                      
118247     	output        GenTx_Req_BurstType    ;
           	                                      
118248     	output [31:0] GenTx_Req_Data         ;
           	                                      
118249     	output        GenTx_Req_Last         ;
           	                                      
118250     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
118251     	output        GenTx_Req_Lock         ;
           	                                      
118252     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
118253     	input         GenTx_Req_Rdy          ;
           	                                      
118254     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
118255     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
118256     	output        GenTx_Req_SeqUnique    ;
           	                                      
118257     	output [7:0]  GenTx_Req_User         ;
           	                                      
118258     	output        GenTx_Req_Vld          ;
           	                                      
118259     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
118260     	output [4:0]  IdInfo_Id              ;
           	                                      
118261     	input         NextIsWrite            ;
           	                                      
118262     	input  [2:0]  Rsp_CxtId              ;
           	                                      
118263     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
118264     	input         Rsp_GenLast            ;
           	                                      
118265     	input         Rsp_GenNext            ;
           	                                      
118266     	input         Rsp_HeadVld            ;
           	                                      
118267     	input         Rsp_IsErr              ;
           	                                      
118268     	input         Rsp_IsWr               ;
           	                                      
118269     	input         Rsp_LastFrag           ;
           	                                      
118270     	input  [3:0]  Rsp_Opc                ;
           	                                      
118271     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
118272     	input         Rsp_PktLast            ;
           	                                      
118273     	input         Rsp_PktNext            ;
           	                                      
118274     	input  [2:0]  RspDlyCxtId            ;
           	                                      
118275     	input         RspDlyLastNext         ;
           	                                      
118276     	output        Shortage               ;
           	                                      
118277     	output [4:0]  Stall_Ordering_Id      ;
           	                                      
118278     	output        Stall_Ordering_On      ;
           	                                      
118279     	input         Sys_Clk                ;
           	                                      
118280     	input         Sys_Clk_ClkS           ;
           	                                      
118281     	input         Sys_Clk_En             ;
           	                                      
118282     	input         Sys_Clk_EnS            ;
           	                                      
118283     	input         Sys_Clk_RetRstN        ;
           	                                      
118284     	input         Sys_Clk_RstN           ;
           	                                      
118285     	input         Sys_Clk_Tm             ;
           	                                      
118286     	output        Sys_Pwr_Idle           ;
           	                                      
118287     	output        Sys_Pwr_WakeUp         ;
           	                                      
118288     	wire        u_123a                            ;
           	                                               
118289     	wire [16:0] u_13                              ;
           	                                               
118290     	wire        u_148                             ;
           	                                               
118291     	reg         u_14a                             ;
           	                                               
118292     	wire        u_1636                            ;
           	                                               
118293     	reg  [4:0]  u_1c99                            ;
           	                                               
118294     	wire        u_22b9                            ;
           	                                               
118295     	wire [31:0] u_2393                            ;
           	                                               
118296     	wire [7:0]  u_2638                            ;
           	                                               
118297     	wire        u_2a1f                            ;
           	                                               
118298     	wire        u_2da8                            ;
           	                                               
118299     	wire [7:0]  u_2f72                            ;
           	                                               
118300     	wire        u_3093                            ;
           	                                               
118301     	reg  [4:0]  u_31e2                            ;
           	                                               
118302     	wire        u_3604                            ;
           	                                               
118303     	wire        u_3e4f                            ;
           	                                               
118304     	reg  [4:0]  u_4445                            ;
           	                                               
118305     	wire        u_44a3                            ;
           	                                               
118306     	wire        u_4e80                            ;
           	                                               
118307     	wire        u_5007                            ;
           	                                               
118308     	reg  [4:0]  u_5121                            ;
           	                                               
118309     	wire        u_5219                            ;
           	                                               
118310     	wire [2:0]  u_5844                            ;
           	                                               
118311     	wire        u_5955                            ;
           	                                               
118312     	wire [2:0]  u_5e6b                            ;
           	                                               
118313     	wire        u_5fa                             ;
           	                                               
118314     	reg  [4:0]  u_6cd9                            ;
           	                                               
118315     	wire        u_70d9                            ;
           	                                               
118316     	reg  [4:0]  u_72fa                            ;
           	                                               
118317     	wire        u_7377                            ;
           	                                               
118318     	reg  [4:0]  u_7697                            ;
           	                                               
118319     	reg         u_78f7                            ;
           	                                               
118320     	wire        u_7925                            ;
           	                                               
118321     	reg  [4:0]  u_7ba1                            ;
           	                                               
118322     	reg  [4:0]  u_7d13                            ;
           	                                               
118323     	wire        u_7f2                             ;
           	                                               
118324     	wire [31:0] u_828c                            ;
           	                                               
118325     	reg  [4:0]  u_8b74                            ;
           	                                               
118326     	wire [7:0]  u_95e8                            ;
           	                                               
118327     	wire        u_97c4                            ;
           	                                               
118328     	reg  [4:0]  u_9c35                            ;
           	                                               
118329     	reg  [4:0]  u_a25                             ;
           	                                               
118330     	reg         u_a53f                            ;
           	                                               
118331     	wire [7:0]  u_ab1f                            ;
           	                                               
118332     	wire        u_ab35                            ;
           	                                               
118333     	reg  [4:0]  u_ab8a                            ;
           	                                               
118334     	wire        u_afbb                            ;
           	                                               
118335     	wire        u_b0b7                            ;
           	                                               
118336     	wire [3:0]  u_b175                            ;
           	                                               
118337     	wire        u_bcde                            ;
           	                                               
118338     	reg  [4:0]  u_c23c                            ;
           	                                               
118339     	wire [4:0]  u_c4ee                            ;
           	                                               
118340     	reg  [4:0]  u_cddf                            ;
           	                                               
118341     	wire        u_de8c                            ;
           	                                               
118342     	wire        u_e2f1                            ;
           	                                               
118343     	reg  [4:0]  u_e35c                            ;
           	                                               
118344     	wire        u_e38d                            ;
           	                                               
118345     	reg  [4:0]  u_e6e4                            ;
           	                                               
118346     	reg  [1:0]  u_eb20                            ;
           	                                               
118347     	wire        u_f2fb                            ;
           	                                               
118348     	wire        u_fa9e                            ;
           	                                               
118349     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
118350     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
118351     	wire [6:0]  Addr                              ;
           	                                               
118352     	reg  [8:0]  Aper_PathId                       ;
           	                                               
118353     	wire        CurPrivateNextIsWrite             ;
           	                                               
118354     	wire [7:0]  CxtId                             ;
           	                                               
118355     	wire [7:0]  CxtUsed                           ;
           	                                               
118356     	reg         First                             ;
           	                                               
118357     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
118358     	wire        Go_CxtAlloc                       ;
           	                                               
118359     	wire        Go_Ord                            ;
           	                                               
118360     	wire        GoPkt                             ;
           	                                               
118361     	wire [7:0]  Len1W                             ;
           	                                               
118362     	wire [2:0]  New_OrdId                         ;
           	                                               
118363     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
118364     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
118365     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
118366     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
118367     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
118368     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
118369     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
118370     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
118371     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
118372     	wire        NextTx                            ;
           	                                               
118373     	wire [7:0]  Ord_Free                          ;
           	                                               
118374     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
118375     	wire [4:0]  Ord_Key                           ;
           	                                               
118376     	wire        Ord_KeyMatch                      ;
           	                                               
118377     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
118378     	wire [7:0]  Ord_Used                          ;
           	                                               
118379     	wire [4:0]  Ord_Val                           ;
           	                                               
118380     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
118381     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
118382     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
118383     	wire [4:0]  OrdCam_0_Val                      ;
           	                                               
118384     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
118385     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
118386     	wire [4:0]  OrdCam_1_Val                      ;
           	                                               
118387     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
118388     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
118389     	wire [4:0]  OrdCam_2_Val                      ;
           	                                               
118390     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
118391     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
118392     	wire [4:0]  OrdCam_3_Val                      ;
           	                                               
118393     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
118394     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
118395     	wire [4:0]  OrdCam_4_Val                      ;
           	                                               
118396     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
118397     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
118398     	wire [4:0]  OrdCam_5_Val                      ;
           	                                               
118399     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
118400     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
118401     	wire [4:0]  OrdCam_6_Val                      ;
           	                                               
118402     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
118403     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
118404     	wire [4:0]  OrdCam_7_Val                      ;
           	                                               
118405     	wire [7:0]  OrdKeyEn                          ;
           	                                               
118406     	wire        OrdKeyMatchId_0                   ;
           	                                               
118407     	wire        OrdKeyMatchId_1                   ;
           	                                               
118408     	wire        OrdKeyMatchId_2                   ;
           	                                               
118409     	wire        OrdKeyMatchId_3                   ;
           	                                               
118410     	wire        OrdKeyMatchId_4                   ;
           	                                               
118411     	wire        OrdKeyMatchId_5                   ;
           	                                               
118412     	wire        OrdKeyMatchId_6                   ;
           	                                               
118413     	wire        OrdKeyMatchId_7                   ;
           	                                               
118414     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
118415     	wire [7:0]  OrdValEn                          ;
           	                                               
118416     	wire        OrdValMatchId_0                   ;
           	                                               
118417     	wire        OrdValMatchId_1                   ;
           	                                               
118418     	wire        OrdValMatchId_2                   ;
           	                                               
118419     	wire        OrdValMatchId_3                   ;
           	                                               
118420     	wire        OrdValMatchId_4                   ;
           	                                               
118421     	wire        OrdValMatchId_5                   ;
           	                                               
118422     	wire        OrdValMatchId_6                   ;
           	                                               
118423     	wire        OrdValMatchId_7                   ;
           	                                               
118424     	wire [4:0]  PathZ                             ;
           	                                               
118425     	wire        PrvBusy                           ;
           	                                               
118426     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
118427     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
118428     	wire        Rdy_CxtAlloc                      ;
           	                                               
118429     	wire        Rdy_Ord                           ;
           	                                               
118430     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
118431     	wire        RxAbort                           ;
           	                                               
118432     	wire        RxPre                             ;
           	                                               
118433     	wire        Vld_CxtAlloc                      ;
           	                                               
118434     	wire        Vld_Ord                           ;
           	                                               
118435     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
118436     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
118437     	reg  [2:0]  DbgStall                          ;
           	                                               
118438     	reg         dontStop                          ;
           	                                               
118439     	wire [15:0] uAper_PathId_caseSel              ;
           	                                               
118440     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
118441     	rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                       
118442     	assign uAper_PathId_caseSel =
           	                             
118443     		{		u_13 [16]
           		 		         
118444     			,	u_13 [15]
           			 	         
118445     			,	u_13 [14]
           			 	         
118446     			,	u_13 [13]
           			 	         
118447     			,	u_13 [12]
           			 	         
118448     			,	u_13 [11]
           			 	         
118449     			,	u_13 [10]
           			 	         
118450     			,	u_13 [9]
           			 	        
118451     			,	u_13 [8]
           			 	        
118452     			,	u_13 [7]
           			 	        
118453     			,	u_13 [6]
           			 	        
118454     			,	u_13 [5]
           			 	        
118455     			,	u_13 [4]
           			 	        
118456     			,	u_13 [3]
           			 	        
118457     			,	u_13 [2]
           			 	        
118458     			,	u_13 [1]
           			 	        
118459     		}
           		 
118460     		;
           		 
118461     	always @( uAper_PathId_caseSel ) begin
           	                                      
118462     		case ( uAper_PathId_caseSel )
           		                             
118463     			16'b0000000000000001 : Aper_PathId = 9'b010101111 ;
           			                                                   
118464     			16'b0000000000000010 : Aper_PathId = 9'b010100100 ;
           			                                                   
118465     			16'b0000000000000100 : Aper_PathId = 9'b010100101 ;
           			                                                   
118466     			16'b0000000000001000 : Aper_PathId = 9'b010100010 ;
           			                                                   
118467     			16'b0000000000010000 : Aper_PathId = 9'b010100001 ;
           			                                                   
118468     			16'b0000000000100000 : Aper_PathId = 9'b010100000 ;
           			                                                   
118469     			16'b0000000001000000 : Aper_PathId = 9'b010101011 ;
           			                                                   
118470     			16'b0000000010000000 : Aper_PathId = 9'b010110101 ;
           			                                                   
118471     			16'b0000000100000000 : Aper_PathId = 9'b010100011 ;
           			                                                   
118472     			16'b0000001000000000 : Aper_PathId = 9'b010110111 ;
           			                                                   
118473     			16'b0000010000000000 : Aper_PathId = 9'b010110000 ;
           			                                                   
118474     			16'b0000100000000000 : Aper_PathId = 9'b010111000 ;
           			                                                   
118475     			16'b0001000000000000 : Aper_PathId = 9'b010111001 ;
           			                                                   
118476     			16'b0010000000000000 : Aper_PathId = 9'b010111010 ;
           			                                                   
118477     			16'b0100000000000000 : Aper_PathId = 9'b010111011 ;
           			                                                   
118478     			16'b1000000000000000 : Aper_PathId = 9'b010110011 ;
           			                                                   
118479     			16'b0                : Aper_PathId = 9'b010101110 ;
           			                                                   
118480     			default              : Aper_PathId = 9'b0 ;
           			                                           
118481     		endcase
           		       
118482     	end
           	   
118483     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
118484     	assign Vld_CxtAlloc = CmdRx_Vld & ~ RxPre & NextTx & First;
           	                                                           
118485     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud80( .I( RspDlyCxtId ) , .O( u_95e8 ) );
           	                                                                      
118486     	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
           	                                 
118487     		.CxtUsed( CxtUsed )
           		                   
118488     	,	.FreeCxt( u_95e8 )
           	 	                  
118489     	,	.FreeVld( RspDlyLastNext )
           	 	                          
118490     	,	.NewCxt( CxtId )
           	 	                
118491     	,	.NewRdy( Rdy_CxtAlloc )
           	 	                       
118492     	,	.NewVld( Vld_CxtAlloc )
           	 	                       
118493     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118494     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118495     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118496     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118497     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118498     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118499     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118500     	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
118501     	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
118502     	);
           	  
118503     	assign Go_CxtAlloc = Rdy_CxtAlloc | ~ First;
           	                                            
118504     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
118505     	assign Ord_Val = { PathZ };
           	                           
118506     	assign Cxt_OrdPtr =
           	                   
118507     			( Ord_KeyMatch ? { 1'b0 , u_5e6b } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-3-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117615     	,	.GenRx_Req_Last( Gen1_Req_Last )
           	<font color = "green">-1-</font> 	                                
117616     	,	.GenRx_Req_Len1( Gen1_Req_Len1 )
           <font color = "green">	==></font>
117617     	,	.GenRx_Req_Lock( Gen1_Req_Lock )
           	<font color = "red">-2-</font> 	                                
117618     	,	.GenRx_Req_Opc( Gen1_Req_Opc )
           	 	                              
117619     	,	.GenRx_Req_Rdy( Gen1_Req_Rdy )
           	 	                              
117620     	,	.GenRx_Req_SeqId( Gen1_Req_SeqId )
           	 	                                  
117621     	,	.GenRx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                                
117622     	,	.GenRx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                          
117623     	,	.GenRx_Req_User( Gen1_Req_User )
           	 	                                
117624     	,	.GenRx_Req_Vld( Gen1_Req_Vld )
           	 	                              
117625     	,	.GenTx_Req_Addr( Gen2_Req_Addr )
           	 	                                
117626     	,	.GenTx_Req_Be( Gen2_Req_Be )
           	 	                            
117627     	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
           	 	                                          
117628     	,	.GenTx_Req_Data( Gen2_Req_Data )
           	 	                                
117629     	,	.GenTx_Req_Last( Gen2_Req_Last )
           	 	                                
117630     	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
           	 	                                
117631     	,	.GenTx_Req_Lock( Gen2_Req_Lock )
           	 	                                
117632     	,	.GenTx_Req_Opc( Gen2_Req_Opc )
           	 	                              
117633     	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
           	 	                              
117634     	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
           	 	                                  
117635     	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                                
117636     	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                          
117637     	,	.GenTx_Req_User( Gen2_Req_User )
           	 	                                
117638     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	 	                              
117639     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117640     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117641     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117645     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117646     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
117647     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
117648     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
117649     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
117650     	);
           	  
117651     	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
           	                                            
117652     		.CmdRx( Strm0Cmd )
           		                  
117653     	,	.CmdTx( Strm2Cmd )
           	 	                  
117654     	,	.Len1MSB( Len1MSB )
           	 	                   
117655     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
117656     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
117657     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
117658     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
117659     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
117660     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
117661     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
117662     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
117663     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
117664     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
117665     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
117666     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           	 	                                           
117670     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117674     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117675     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117676     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117677     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
117678     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
117679     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
117680     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
117681     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
117682     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
117683     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
117684     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
117685     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
117686     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
117687     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
117688     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
117689     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
117690     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
117691     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
117692     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
117693     	);
           	  
117694     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
117695     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
117696     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
117697     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
117698     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
117699     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
117700     	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
           	                                            
117701     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
117702     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
117703     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
117704     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
117705     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
117706     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
117707     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
117708     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
117709     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
117710     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
117711     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
117712     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
117713     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
117714     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
117715     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
117716     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
117717     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
117718     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
117719     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
117720     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
117721     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
117722     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
117723     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
117724     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
117725     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
117726     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
117727     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
117728     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
117729     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
117730     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
117731     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
117732     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
117733     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
117734     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
117735     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
117736     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
117737     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
117738     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
117739     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
117740     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
117741     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
117742     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
117743     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
117744     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
117745     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117746     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117747     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117748     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117749     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117750     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117751     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117752     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
117753     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
117754     	);
           	  
117755     	assign ReqPending = u_357f & Gen0_Req_Vld;
           	                                          
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
117758     	assign RdPendCntDec =
           	                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
117760     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
117761     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
117762     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
117763     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
117764     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
117765     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
117766     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
117767     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
117768     	assign u_710a = WrPendCnt + 4'b0001;
           	                                    
117769     	assign u_968c = WrPendCnt - 4'b0001;
           	                                    
117770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117771     		if ( ! Sys_Clk_RstN )
           		                     
117772     			u_357f <= #1.0 ( 1'b1 );
           			                        
117773     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
117774     			u_357f <= #1.0 ( Gen0_Req_Last );
           			                                 
117775     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
117776     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117777     		if ( ! Sys_Clk_RstN )
           		                     
117778     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
117779     		else if ( RdPendCntEn )
           		                       
117780     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
117781     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
117782     		case ( uRdPendCntNext_caseSel )
           		                               
117783     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
117784     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
117785     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
117786     			default : RdPendCntNext = 4'b0 ;
           			                                
117787     		endcase
           		       
117788     	end
           	   
117789     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
117790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117791     		if ( ! Sys_Clk_RstN )
           		                     
117792     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
117793     		else if ( WrPendCntEn )
           		                       
117794     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
117795     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
           	                                                                         
117796     		case ( uWrPendCntNext_caseSel )
           		                               
117797     			2'b01   : WrPendCntNext = u_710a ;
           			                                  
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
117799     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
117800     			default : WrPendCntNext = 4'b0 ;
           			                                
117801     		endcase
           		       
117802     	end
           	   
117803     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117804     		if ( ! Sys_Clk_RstN )
           		                     
117805     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
117806     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
117807     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117808     		if ( ! Sys_Clk_RstN )
           		                     
117809     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117810     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
117811     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117812     		if ( ! Sys_Clk_RstN )
           		                     
117813     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117814     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
117815     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
117816     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
117817     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
117818     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
117819     	assign Tx2Data = Tx1_Data [73:0];
           	                                 
117820     	assign TxEcc_Data =
           	                   
117821     		{			{	Tx1_Data [143]
           		 			 	              
117822     			,	Tx1_Data [142:129]
           			 	                  
117823     			,	Tx1_Data [128:125]
           			 	                  
117824     			,	Tx1_Data [124:123]
           			 	                  
117825     			,	Tx1_Data [122:116]
           			 	                  
117826     			,	Tx1_Data [115:85]
           			 	                 
117827     			,	Tx1_Data [84:77]
           			 	                
117828     			,	Tx1_Data [76:74]
           			 	                
117829     			}
           			 
117830     		,
           		 
117831     		Tx2Data
           		       
117832     		};
           		  
117833     	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
           	                                                             
117834     	assign TxEcc_Head = Tx1_Head;
           	                             
117835     	assign Tx_Head = TxEcc_Head;
           	                            
117836     	assign TxEcc_Tail = Tx1_Tail;
           	                             
117837     	assign Tx_Tail = TxEcc_Tail;
           	                            
117838     	assign TxEcc_Vld = Tx1_Vld;
           	                           
117839     	assign Tx_Vld = TxEcc_Vld;
           	                          
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           	                                        
117841     	assign Dbg_Rx_Data_Err = Rx1_Data [72];
           	                                       
117842     	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
           	                                             
117843     	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
           	                                                  
117844     	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
           	                                             
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           	                                             
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           	                                                  
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           	                                             
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           	                                                  
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
117851     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
117852     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
117853     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
117854     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
117855     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
117856     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
117857     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
117858     	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
           	                                              
117859     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
           	                                           
117860     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
           	                                        
117861     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
           	                                          
117862     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
           	                                            
117863     	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
           	                                          
117864     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
           	                                           
117865     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
           	                                               
117866     	assign Dbg_Tx_Data_Last = Tx_Data [73];
           	                                       
117867     	assign Dbg_Tx_Data_Err = Tx_Data [72];
           	                                      
117868     	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
           	                                            
117869     	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
           	                                                 
117870     	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
           	                                            
117871     	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
           	                                                 
117872     	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
           	                                            
117873     	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
           	                                                 
117874     	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
           	                                            
117875     	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
           	                                                 
117876     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
117877     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
117878     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
117879     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
117880     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
117881     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
117882     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
117883     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
117884     	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
           	                                             
117885     	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
           	                                          
117886     	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
           	                                       
117887     	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
           	                                         
117888     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
           	                                           
117889     	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
           	                                         
117890     	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
           	                                          
117891     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
           	                                              
117892     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
117893     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
117894     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
117895     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
117896     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
117897     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
117898     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
117899     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
117900     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
117901     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
117902     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
117903     			if ( ! Sys_Clk_RstN )
           			                     
117904     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
117905     			else if ( GenReqXfer )
           			                      
117906     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
117907     	// synopsys translate_off
           	                         
117908     	// synthesis translate_off
           	                          
117909     	always @( posedge Sys_Clk )
           	                           
117910     		if ( Sys_Clk == 1'b1 )
           		                      
117911     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
117912     			&
           			 
117913     			1'b1
           			    
117914     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
117915     			) begin
           			       
117916     				dontStop = 0;
           				             
117917     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117918     				if (!dontStop) begin
           				                    
117919     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
117920     					$stop;
           					      
117921     				end
           				   
117922     			end
           			   
117923     	// synthesis translate_on
           	                         
117924     	// synopsys translate_on
           	                        
117925     	// synopsys translate_off
           	                         
117926     	// synthesis translate_off
           	                          
117927     	always @( posedge Sys_Clk )
           	                           
117928     		if ( Sys_Clk == 1'b1 )
           		                      
117929     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117930     				dontStop = 0;
           				             
117931     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117932     				if (!dontStop) begin
           				                    
117933     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
117934     					$stop;
           					      
117935     				end
           				   
117936     			end
           			   
117937     	// synthesis translate_on
           	                         
117938     	// synopsys translate_on
           	                        
117939     	// synopsys translate_off
           	                         
117940     	// synthesis translate_off
           	                          
117941     	always @( posedge Sys_Clk )
           	                           
117942     		if ( Sys_Clk == 1'b1 )
           		                      
117943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117944     				dontStop = 0;
           				             
117945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117946     				if (!dontStop) begin
           				                    
117947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
117948     					$stop;
           					      
117949     				end
           				   
117950     			end
           			   
117951     	// synthesis translate_on
           	                         
117952     	// synopsys translate_on
           	                        
117953     	// synopsys translate_off
           	                         
117954     	// synthesis translate_off
           	                          
117955     	always @( posedge Sys_Clk )
           	                           
117956     		if ( Sys_Clk == 1'b1 )
           		                      
117957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117958     				dontStop = 0;
           				             
117959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117960     				if (!dontStop) begin
           				                    
117961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
117962     					$stop;
           					      
117963     				end
           				   
117964     			end
           			   
117965     	// synthesis translate_on
           	                         
117966     	// synopsys translate_on
           	                        
117967     	// synopsys translate_off
           	                         
117968     	// synthesis translate_off
           	                          
117969     	always @( posedge Sys_Clk )
           	                           
117970     		if ( Sys_Clk == 1'b1 )
           		                      
117971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117972     				dontStop = 0;
           				             
117973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117974     				if (!dontStop) begin
           				                    
117975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
117976     					$stop;
           					      
117977     				end
           				   
117978     			end
           			   
117979     	// synthesis translate_on
           	                         
117980     	// synopsys translate_on
           	                        
117981     	// synopsys translate_off
           	                         
117982     	// synthesis translate_off
           	                          
117983     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
           	                                       
117984     		.Clk( Sys_Clk )
           		               
117985     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
117986     	,	.Clk_En( Sys_Clk_En )
           	 	                     
117987     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
117988     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
117989     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
117990     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
117991     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
117992     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
117993     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
117994     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
117995     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
117996     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
117997     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
117998     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
117999     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
118000     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
118001     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
118002     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
118003     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
118004     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
118005     	);
           	  
118006     	// synthesis translate_on
           	                         
118007     	// synopsys translate_on
           	                        
118008     endmodule
                    
118009     
           
118010     
           
118011     
           
118012     // FlexNoC version    : 4.7.0
                                        
118013     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118014     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118015     // ExportOption       : /verilog
                                           
118016     
           
118017     `timescale 1ps/1ps
                             
118018     module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
                                                               
118019     	output  Found ;
           	               
118020     	input   I     ;
           	               
118021     	output  O     ;
           	               
118022     	assign Found = I;
           	                 
118023     	assign O = I;
           	             
118024     endmodule
                    
118025     
           
118026     `timescale 1ps/1ps
                             
118027     module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
                                                                                                                 
118028     	output [31:0] IdInfo_0_AddrMask   ;
           	                                   
118029     	output        Translation_0_Found ;
           	                                   
118030     	input  [28:0] Translation_0_Key   ;
           	                                   
118031     	wire  u_7e0b      ;
           	                   
118032     	wire  CnMatch_0_0 ;
           	                   
118033     	wire  SnMatch_0   ;
           	                   
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                    
118036     	assign SnMatch_0 = CnMatch_0_0;
           	                               
118037     	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
118038     endmodule
                    
118039     
           
118040     
           
118041     
           
118042     // FlexNoC version    : 4.7.0
                                        
118043     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118044     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118045     // ExportOption       : /verilog
                                           
118046     
           
118047     `timescale 1ps/1ps
                             
118048     module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
                                                          
118049     	input  [5:0]  I ;
           	                 
118050     	output [16:0] O ;
           	                 
118051     	wire [63:0] uDecoded_0 ;
           	                        
118052     	wire [31:0] uDecoded_1 ;
           	                        
118053     	wire [15:0] uDecoded_2 ;
           	                        
118054     	wire [7:0]  uDecoded_3 ;
           	                        
118055     	wire [3:0]  uDecoded_4 ;
           	                        
118056     	wire [1:0]  uDecoded_5 ;
           	                        
118057     	wire        u_4072     ;
           	                        
118058     	wire        u_6542     ;
           	                        
118059     	wire        u_7bab     ;
           	                        
118060     	wire        u_9c70     ;
           	                        
118061     	wire        u_a09f     ;
           	                        
118062     	wire        u_a833     ;
           	                        
118063     	wire        u_c39d     ;
           	                        
118064     	wire        M          ;
           	                        
118065     	assign u_6542 = I [0];
           	                      
118066     	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118067     	assign u_c39d = I [1];
           	                      
118068     	assign uDecoded_4 = { uDecoded_5 & { 2 { u_c39d }  } , uDecoded_5 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118069     	assign u_7bab = I [2];
           	                      
118070     	assign uDecoded_3 = { uDecoded_4 & { 4 { u_7bab }  } , uDecoded_4 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118071     	assign u_4072 = I [3];
           	                      
118072     	assign uDecoded_2 = { uDecoded_3 & { 8 { u_4072 }  } , uDecoded_3 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118073     	assign u_a833 = I [4];
           	                      
118074     	assign uDecoded_1 = { uDecoded_2 & { 16 { u_a833 }  } , uDecoded_2 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118075     	assign u_9c70 = I [5];
           	                      
118076     	assign uDecoded_0 = { uDecoded_1 & { 32 { u_9c70 }  } , uDecoded_1 & ~ { 32 { u_9c70 }  } };
           	                                                                                            
118077     	assign u_a09f = I [5];
           	                      
118078     	assign M = u_a09f == 1'b0;
           	                          
118079     	assign O = uDecoded_0 [16:0] & { 17 { M }  };
           	                                             
118080     endmodule
                    
118081     
           
118082     `timescale 1ps/1ps
                             
118083     module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
                                                          
118084     	input  [4:0]  I ;
           	                 
118085     	output [16:0] O ;
           	                 
118086     	wire [31:0] uDecoded_0 ;
           	                        
118087     	wire [15:0] uDecoded_1 ;
           	                        
118088     	wire [7:0]  uDecoded_2 ;
           	                        
118089     	wire [3:0]  uDecoded_3 ;
           	                        
118090     	wire [1:0]  uDecoded_4 ;
           	                        
118091     	wire        u_4072     ;
           	                        
118092     	wire        u_6542     ;
           	                        
118093     	wire        u_7bab     ;
           	                        
118094     	wire        u_a833     ;
           	                        
118095     	wire        u_c39d     ;
           	                        
118096     	assign u_6542 = I [0];
           	                      
118097     	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118098     	assign u_c39d = I [1];
           	                      
118099     	assign uDecoded_3 = { uDecoded_4 & { 2 { u_c39d }  } , uDecoded_4 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118100     	assign u_7bab = I [2];
           	                      
118101     	assign uDecoded_2 = { uDecoded_3 & { 4 { u_7bab }  } , uDecoded_3 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118102     	assign u_4072 = I [3];
           	                      
118103     	assign uDecoded_1 = { uDecoded_2 & { 8 { u_4072 }  } , uDecoded_2 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118104     	assign u_a833 = I [4];
           	                      
118105     	assign uDecoded_0 = { uDecoded_1 & { 16 { u_a833 }  } , uDecoded_1 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118106     	assign O = uDecoded_0 [16:0] & { 17 { 1'b1 }  };
           	                                                
118107     endmodule
                    
118108     
           
118109     `timescale 1ps/1ps
                             
118110     module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
                                                 
118111     	CmdRx_CurIsWrite
           	                
118112     ,	CmdRx_Err
            	         
118113     ,	CmdRx_MatchId
            	             
118114     ,	CmdRx_Split
            	           
118115     ,	CmdRx_StrmLen1MSB
            	                 
118116     ,	CmdRx_StrmRatio
            	               
118117     ,	CmdRx_StrmType
            	              
118118     ,	CmdRx_StrmValid
            	               
118119     ,	CmdRx_SubWord
            	             
118120     ,	CmdRx_Vld
            	         
118121     ,	CmdTx_ApertureId
            	                
118122     ,	CmdTx_CxtId
            	           
118123     ,	CmdTx_Err
            	         
118124     ,	CmdTx_MatchId
            	             
118125     ,	CmdTx_Split
            	           
118126     ,	CmdTx_StrmLen1MSB
            	                 
118127     ,	CmdTx_StrmValid
            	               
118128     ,	CmdTx_Vld
            	         
118129     ,	Cxt_Id
            	      
118130     ,	Cxt_IdR
            	       
118131     ,	Cxt_OrdPtr
            	          
118132     ,	Cxt_StrmLen1wOrAddrw
            	                    
118133     ,	Cxt_StrmRatio
            	             
118134     ,	Cxt_StrmType
            	            
118135     ,	Cxt_Update_BufId
            	                
118136     ,	Cxt_Update_PktCnt1
            	                  
118137     ,	Cxt_Used
            	        
118138     ,	Cxt_Write
            	         
118139     ,	CxtEmpty
            	        
118140     ,	CxtOpen
            	       
118141     ,	DbgStall
            	        
118142     ,	GenRx_Req_Addr
            	              
118143     ,	GenRx_Req_Be
            	            
118144     ,	GenRx_Req_BurstType
            	                   
118145     ,	GenRx_Req_Data
            	              
118146     ,	GenRx_Req_Last
            	              
118147     ,	GenRx_Req_Len1
            	              
118148     ,	GenRx_Req_Lock
            	              
118149     ,	GenRx_Req_Opc
            	             
118150     ,	GenRx_Req_Rdy
            	             
118151     ,	GenRx_Req_SeqId
            	               
118152     ,	GenRx_Req_SeqUnOrdered
            	                      
118153     ,	GenRx_Req_SeqUnique
            	                   
118154     ,	GenRx_Req_User
            	              
118155     ,	GenRx_Req_Vld
            	             
118156     ,	GenTx_Req_Addr
            	              
118157     ,	GenTx_Req_Be
            	            
118158     ,	GenTx_Req_BurstType
            	                   
118159     ,	GenTx_Req_Data
            	              
118160     ,	GenTx_Req_Last
            	              
118161     ,	GenTx_Req_Len1
            	              
118162     ,	GenTx_Req_Lock
            	              
118163     ,	GenTx_Req_Opc
            	             
118164     ,	GenTx_Req_Rdy
            	             
118165     ,	GenTx_Req_SeqId
            	               
118166     ,	GenTx_Req_SeqUnOrdered
            	                      
118167     ,	GenTx_Req_SeqUnique
            	                   
118168     ,	GenTx_Req_User
            	              
118169     ,	GenTx_Req_Vld
            	             
118170     ,	IdInfo_AddrMask
            	               
118171     ,	IdInfo_Id
            	         
118172     ,	NextIsWrite
            	           
118173     ,	Rsp_CxtId
            	         
118174     ,	Rsp_ErrCode
            	           
118175     ,	Rsp_GenLast
            	           
118176     ,	Rsp_GenNext
            	           
118177     ,	Rsp_HeadVld
            	           
118178     ,	Rsp_IsErr
            	         
118179     ,	Rsp_IsWr
            	        
118180     ,	Rsp_LastFrag
            	            
118181     ,	Rsp_Opc
            	       
118182     ,	Rsp_OrdPtr
            	          
118183     ,	Rsp_PktLast
            	           
118184     ,	Rsp_PktNext
            	           
118185     ,	RspDlyCxtId
            	           
118186     ,	RspDlyLastNext
            	              
118187     ,	Shortage
            	        
118188     ,	Stall_Ordering_Id
            	                 
118189     ,	Stall_Ordering_On
            	                 
118190     ,	Sys_Clk
            	       
118191     ,	Sys_Clk_ClkS
            	            
118192     ,	Sys_Clk_En
            	          
118193     ,	Sys_Clk_EnS
            	           
118194     ,	Sys_Clk_RetRstN
            	               
118195     ,	Sys_Clk_RstN
            	            
118196     ,	Sys_Clk_Tm
            	          
118197     ,	Sys_Pwr_Idle
            	            
118198     ,	Sys_Pwr_WakeUp
            	              
118199     );
             
118200     	input         CmdRx_CurIsWrite       ;
           	                                      
118201     	input         CmdRx_Err              ;
           	                                      
118202     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
118203     	input         CmdRx_Split            ;
           	                                      
118204     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
118205     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
118206     	input         CmdRx_StrmType         ;
           	                                      
118207     	input         CmdRx_StrmValid        ;
           	                                      
118208     	input         CmdRx_SubWord          ;
           	                                      
118209     	input         CmdRx_Vld              ;
           	                                      
118210     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
118211     	output [2:0]  CmdTx_CxtId            ;
           	                                      
118212     	output        CmdTx_Err              ;
           	                                      
118213     	output [4:0]  CmdTx_MatchId          ;
           	                                      
118214     	output        CmdTx_Split            ;
           	                                      
118215     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
118216     	output        CmdTx_StrmValid        ;
           	                                      
118217     	output        CmdTx_Vld              ;
           	                                      
118218     	output [2:0]  Cxt_Id                 ;
           	                                      
118219     	output [2:0]  Cxt_IdR                ;
           	                                      
118220     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
118221     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
118222     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
118223     	output        Cxt_StrmType           ;
           	                                      
118224     	output        Cxt_Update_BufId       ;
           	                                      
118225     	output        Cxt_Update_PktCnt1     ;
           	                                      
118226     	output [7:0]  Cxt_Used               ;
           	                                      
118227     	output        Cxt_Write              ;
           	                                      
118228     	input         CxtEmpty               ;
           	                                      
118229     	output        CxtOpen                ;
           	                                      
118230     	output [2:0]  DbgStall               ;
           	                                      
118231     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
118232     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
118233     	input         GenRx_Req_BurstType    ;
           	                                      
118234     	input  [31:0] GenRx_Req_Data         ;
           	                                      
118235     	input         GenRx_Req_Last         ;
           	                                      
118236     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
118237     	input         GenRx_Req_Lock         ;
           	                                      
118238     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
118239     	output        GenRx_Req_Rdy          ;
           	                                      
118240     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
118241     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
118242     	input         GenRx_Req_SeqUnique    ;
           	                                      
118243     	input  [7:0]  GenRx_Req_User         ;
           	                                      
118244     	input         GenRx_Req_Vld          ;
           	                                      
118245     	output [31:0] GenTx_Req_Addr         ;
           	                                      
118246     	output [3:0]  GenTx_Req_Be           ;
           	                                      
118247     	output        GenTx_Req_BurstType    ;
           	                                      
118248     	output [31:0] GenTx_Req_Data         ;
           	                                      
118249     	output        GenTx_Req_Last         ;
           	                                      
118250     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
118251     	output        GenTx_Req_Lock         ;
           	                                      
118252     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
118253     	input         GenTx_Req_Rdy          ;
           	                                      
118254     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
118255     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
118256     	output        GenTx_Req_SeqUnique    ;
           	                                      
118257     	output [7:0]  GenTx_Req_User         ;
           	                                      
118258     	output        GenTx_Req_Vld          ;
           	                                      
118259     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
118260     	output [4:0]  IdInfo_Id              ;
           	                                      
118261     	input         NextIsWrite            ;
           	                                      
118262     	input  [2:0]  Rsp_CxtId              ;
           	                                      
118263     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
118264     	input         Rsp_GenLast            ;
           	                                      
118265     	input         Rsp_GenNext            ;
           	                                      
118266     	input         Rsp_HeadVld            ;
           	                                      
118267     	input         Rsp_IsErr              ;
           	                                      
118268     	input         Rsp_IsWr               ;
           	                                      
118269     	input         Rsp_LastFrag           ;
           	                                      
118270     	input  [3:0]  Rsp_Opc                ;
           	                                      
118271     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
118272     	input         Rsp_PktLast            ;
           	                                      
118273     	input         Rsp_PktNext            ;
           	                                      
118274     	input  [2:0]  RspDlyCxtId            ;
           	                                      
118275     	input         RspDlyLastNext         ;
           	                                      
118276     	output        Shortage               ;
           	                                      
118277     	output [4:0]  Stall_Ordering_Id      ;
           	                                      
118278     	output        Stall_Ordering_On      ;
           	                                      
118279     	input         Sys_Clk                ;
           	                                      
118280     	input         Sys_Clk_ClkS           ;
           	                                      
118281     	input         Sys_Clk_En             ;
           	                                      
118282     	input         Sys_Clk_EnS            ;
           	                                      
118283     	input         Sys_Clk_RetRstN        ;
           	                                      
118284     	input         Sys_Clk_RstN           ;
           	                                      
118285     	input         Sys_Clk_Tm             ;
           	                                      
118286     	output        Sys_Pwr_Idle           ;
           	                                      
118287     	output        Sys_Pwr_WakeUp         ;
           	                                      
118288     	wire        u_123a                            ;
           	                                               
118289     	wire [16:0] u_13                              ;
           	                                               
118290     	wire        u_148                             ;
           	                                               
118291     	reg         u_14a                             ;
           	                                               
118292     	wire        u_1636                            ;
           	                                               
118293     	reg  [4:0]  u_1c99                            ;
           	                                               
118294     	wire        u_22b9                            ;
           	                                               
118295     	wire [31:0] u_2393                            ;
           	                                               
118296     	wire [7:0]  u_2638                            ;
           	                                               
118297     	wire        u_2a1f                            ;
           	                                               
118298     	wire        u_2da8                            ;
           	                                               
118299     	wire [7:0]  u_2f72                            ;
           	                                               
118300     	wire        u_3093                            ;
           	                                               
118301     	reg  [4:0]  u_31e2                            ;
           	                                               
118302     	wire        u_3604                            ;
           	                                               
118303     	wire        u_3e4f                            ;
           	                                               
118304     	reg  [4:0]  u_4445                            ;
           	                                               
118305     	wire        u_44a3                            ;
           	                                               
118306     	wire        u_4e80                            ;
           	                                               
118307     	wire        u_5007                            ;
           	                                               
118308     	reg  [4:0]  u_5121                            ;
           	                                               
118309     	wire        u_5219                            ;
           	                                               
118310     	wire [2:0]  u_5844                            ;
           	                                               
118311     	wire        u_5955                            ;
           	                                               
118312     	wire [2:0]  u_5e6b                            ;
           	                                               
118313     	wire        u_5fa                             ;
           	                                               
118314     	reg  [4:0]  u_6cd9                            ;
           	                                               
118315     	wire        u_70d9                            ;
           	                                               
118316     	reg  [4:0]  u_72fa                            ;
           	                                               
118317     	wire        u_7377                            ;
           	                                               
118318     	reg  [4:0]  u_7697                            ;
           	                                               
118319     	reg         u_78f7                            ;
           	                                               
118320     	wire        u_7925                            ;
           	                                               
118321     	reg  [4:0]  u_7ba1                            ;
           	                                               
118322     	reg  [4:0]  u_7d13                            ;
           	                                               
118323     	wire        u_7f2                             ;
           	                                               
118324     	wire [31:0] u_828c                            ;
           	                                               
118325     	reg  [4:0]  u_8b74                            ;
           	                                               
118326     	wire [7:0]  u_95e8                            ;
           	                                               
118327     	wire        u_97c4                            ;
           	                                               
118328     	reg  [4:0]  u_9c35                            ;
           	                                               
118329     	reg  [4:0]  u_a25                             ;
           	                                               
118330     	reg         u_a53f                            ;
           	                                               
118331     	wire [7:0]  u_ab1f                            ;
           	                                               
118332     	wire        u_ab35                            ;
           	                                               
118333     	reg  [4:0]  u_ab8a                            ;
           	                                               
118334     	wire        u_afbb                            ;
           	                                               
118335     	wire        u_b0b7                            ;
           	                                               
118336     	wire [3:0]  u_b175                            ;
           	                                               
118337     	wire        u_bcde                            ;
           	                                               
118338     	reg  [4:0]  u_c23c                            ;
           	                                               
118339     	wire [4:0]  u_c4ee                            ;
           	                                               
118340     	reg  [4:0]  u_cddf                            ;
           	                                               
118341     	wire        u_de8c                            ;
           	                                               
118342     	wire        u_e2f1                            ;
           	                                               
118343     	reg  [4:0]  u_e35c                            ;
           	                                               
118344     	wire        u_e38d                            ;
           	                                               
118345     	reg  [4:0]  u_e6e4                            ;
           	                                               
118346     	reg  [1:0]  u_eb20                            ;
           	                                               
118347     	wire        u_f2fb                            ;
           	                                               
118348     	wire        u_fa9e                            ;
           	                                               
118349     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
118350     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
118351     	wire [6:0]  Addr                              ;
           	                                               
118352     	reg  [8:0]  Aper_PathId                       ;
           	                                               
118353     	wire        CurPrivateNextIsWrite             ;
           	                                               
118354     	wire [7:0]  CxtId                             ;
           	                                               
118355     	wire [7:0]  CxtUsed                           ;
           	                                               
118356     	reg         First                             ;
           	                                               
118357     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
118358     	wire        Go_CxtAlloc                       ;
           	                                               
118359     	wire        Go_Ord                            ;
           	                                               
118360     	wire        GoPkt                             ;
           	                                               
118361     	wire [7:0]  Len1W                             ;
           	                                               
118362     	wire [2:0]  New_OrdId                         ;
           	                                               
118363     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
118364     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
118365     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
118366     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
118367     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
118368     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
118369     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
118370     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
118371     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
118372     	wire        NextTx                            ;
           	                                               
118373     	wire [7:0]  Ord_Free                          ;
           	                                               
118374     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
118375     	wire [4:0]  Ord_Key                           ;
           	                                               
118376     	wire        Ord_KeyMatch                      ;
           	                                               
118377     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
118378     	wire [7:0]  Ord_Used                          ;
           	                                               
118379     	wire [4:0]  Ord_Val                           ;
           	                                               
118380     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
118381     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
118382     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
118383     	wire [4:0]  OrdCam_0_Val                      ;
           	                                               
118384     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
118385     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
118386     	wire [4:0]  OrdCam_1_Val                      ;
           	                                               
118387     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
118388     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
118389     	wire [4:0]  OrdCam_2_Val                      ;
           	                                               
118390     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
118391     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
118392     	wire [4:0]  OrdCam_3_Val                      ;
           	                                               
118393     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
118394     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
118395     	wire [4:0]  OrdCam_4_Val                      ;
           	                                               
118396     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
118397     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
118398     	wire [4:0]  OrdCam_5_Val                      ;
           	                                               
118399     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
118400     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
118401     	wire [4:0]  OrdCam_6_Val                      ;
           	                                               
118402     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
118403     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
118404     	wire [4:0]  OrdCam_7_Val                      ;
           	                                               
118405     	wire [7:0]  OrdKeyEn                          ;
           	                                               
118406     	wire        OrdKeyMatchId_0                   ;
           	                                               
118407     	wire        OrdKeyMatchId_1                   ;
           	                                               
118408     	wire        OrdKeyMatchId_2                   ;
           	                                               
118409     	wire        OrdKeyMatchId_3                   ;
           	                                               
118410     	wire        OrdKeyMatchId_4                   ;
           	                                               
118411     	wire        OrdKeyMatchId_5                   ;
           	                                               
118412     	wire        OrdKeyMatchId_6                   ;
           	                                               
118413     	wire        OrdKeyMatchId_7                   ;
           	                                               
118414     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
118415     	wire [7:0]  OrdValEn                          ;
           	                                               
118416     	wire        OrdValMatchId_0                   ;
           	                                               
118417     	wire        OrdValMatchId_1                   ;
           	                                               
118418     	wire        OrdValMatchId_2                   ;
           	                                               
118419     	wire        OrdValMatchId_3                   ;
           	                                               
118420     	wire        OrdValMatchId_4                   ;
           	                                               
118421     	wire        OrdValMatchId_5                   ;
           	                                               
118422     	wire        OrdValMatchId_6                   ;
           	                                               
118423     	wire        OrdValMatchId_7                   ;
           	                                               
118424     	wire [4:0]  PathZ                             ;
           	                                               
118425     	wire        PrvBusy                           ;
           	                                               
118426     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
118427     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
118428     	wire        Rdy_CxtAlloc                      ;
           	                                               
118429     	wire        Rdy_Ord                           ;
           	                                               
118430     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
118431     	wire        RxAbort                           ;
           	                                               
118432     	wire        RxPre                             ;
           	                                               
118433     	wire        Vld_CxtAlloc                      ;
           	                                               
118434     	wire        Vld_Ord                           ;
           	                                               
118435     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
118436     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
118437     	reg  [2:0]  DbgStall                          ;
           	                                               
118438     	reg         dontStop                          ;
           	                                               
118439     	wire [15:0] uAper_PathId_caseSel              ;
           	                                               
118440     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
118441     	rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                       
118442     	assign uAper_PathId_caseSel =
           	                             
118443     		{		u_13 [16]
           		 		         
118444     			,	u_13 [15]
           			 	         
118445     			,	u_13 [14]
           			 	         
118446     			,	u_13 [13]
           			 	         
118447     			,	u_13 [12]
           			 	         
118448     			,	u_13 [11]
           			 	         
118449     			,	u_13 [10]
           			 	         
118450     			,	u_13 [9]
           			 	        
118451     			,	u_13 [8]
           			 	        
118452     			,	u_13 [7]
           			 	        
118453     			,	u_13 [6]
           			 	        
118454     			,	u_13 [5]
           			 	        
118455     			,	u_13 [4]
           			 	        
118456     			,	u_13 [3]
           			 	        
118457     			,	u_13 [2]
           			 	        
118458     			,	u_13 [1]
           			 	        
118459     		}
           		 
118460     		;
           		 
118461     	always @( uAper_PathId_caseSel ) begin
           	                                      
118462     		case ( uAper_PathId_caseSel )
           		                             
118463     			16'b0000000000000001 : Aper_PathId = 9'b010101111 ;
           			                                                   
118464     			16'b0000000000000010 : Aper_PathId = 9'b010100100 ;
           			                                                   
118465     			16'b0000000000000100 : Aper_PathId = 9'b010100101 ;
           			                                                   
118466     			16'b0000000000001000 : Aper_PathId = 9'b010100010 ;
           			                                                   
118467     			16'b0000000000010000 : Aper_PathId = 9'b010100001 ;
           			                                                   
118468     			16'b0000000000100000 : Aper_PathId = 9'b010100000 ;
           			                                                   
118469     			16'b0000000001000000 : Aper_PathId = 9'b010101011 ;
           			                                                   
118470     			16'b0000000010000000 : Aper_PathId = 9'b010110101 ;
           			                                                   
118471     			16'b0000000100000000 : Aper_PathId = 9'b010100011 ;
           			                                                   
118472     			16'b0000001000000000 : Aper_PathId = 9'b010110111 ;
           			                                                   
118473     			16'b0000010000000000 : Aper_PathId = 9'b010110000 ;
           			                                                   
118474     			16'b0000100000000000 : Aper_PathId = 9'b010111000 ;
           			                                                   
118475     			16'b0001000000000000 : Aper_PathId = 9'b010111001 ;
           			                                                   
118476     			16'b0010000000000000 : Aper_PathId = 9'b010111010 ;
           			                                                   
118477     			16'b0100000000000000 : Aper_PathId = 9'b010111011 ;
           			                                                   
118478     			16'b1000000000000000 : Aper_PathId = 9'b010110011 ;
           			                                                   
118479     			16'b0                : Aper_PathId = 9'b010101110 ;
           			                                                   
118480     			default              : Aper_PathId = 9'b0 ;
           			                                           
118481     		endcase
           		       
118482     	end
           	   
118483     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
118484     	assign Vld_CxtAlloc = CmdRx_Vld & ~ RxPre & NextTx & First;
           	                                                           
118485     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud80( .I( RspDlyCxtId ) , .O( u_95e8 ) );
           	                                                                      
118486     	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
           	                                 
118487     		.CxtUsed( CxtUsed )
           		                   
118488     	,	.FreeCxt( u_95e8 )
           	 	                  
118489     	,	.FreeVld( RspDlyLastNext )
           	 	                          
118490     	,	.NewCxt( CxtId )
           	 	                
118491     	,	.NewRdy( Rdy_CxtAlloc )
           	 	                       
118492     	,	.NewVld( Vld_CxtAlloc )
           	 	                       
118493     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118494     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118495     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118496     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118497     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118498     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118499     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118500     	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
118501     	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
118502     	);
           	  
118503     	assign Go_CxtAlloc = Rdy_CxtAlloc | ~ First;
           	                                            
118504     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
118505     	assign Ord_Val = { PathZ };
           	                           
118506     	assign Cxt_OrdPtr =
           	                   
118507     			( Ord_KeyMatch ? { 1'b0 , u_5e6b } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-3-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117632     	,	.GenTx_Req_Opc( Gen2_Req_Opc )
           	<font color = "green">-1-</font> 	                              
117633     	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
           <font color = "green">	==></font>
117634     	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
           	<font color = "red">-2-</font> 	                                  
117635     	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                                
117636     	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                          
117637     	,	.GenTx_Req_User( Gen2_Req_User )
           	 	                                
117638     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	 	                              
117639     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117640     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117641     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117645     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117646     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
117647     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
117648     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
117649     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
117650     	);
           	  
117651     	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
           	                                            
117652     		.CmdRx( Strm0Cmd )
           		                  
117653     	,	.CmdTx( Strm2Cmd )
           	 	                  
117654     	,	.Len1MSB( Len1MSB )
           	 	                   
117655     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
117656     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
117657     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
117658     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
117659     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
117660     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
117661     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
117662     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
117663     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
117664     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
117665     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
117666     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           	 	                                           
117670     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117674     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117675     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117676     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117677     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
117678     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
117679     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
117680     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
117681     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
117682     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
117683     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
117684     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
117685     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
117686     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
117687     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
117688     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
117689     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
117690     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
117691     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
117692     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
117693     	);
           	  
117694     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
117695     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
117696     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
117697     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
117698     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
117699     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
117700     	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
           	                                            
117701     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
117702     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
117703     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
117704     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
117705     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
117706     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
117707     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
117708     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
117709     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
117710     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
117711     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
117712     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
117713     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
117714     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
117715     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
117716     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
117717     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
117718     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
117719     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
117720     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
117721     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
117722     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
117723     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
117724     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
117725     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
117726     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
117727     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
117728     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
117729     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
117730     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
117731     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
117732     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
117733     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
117734     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
117735     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
117736     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
117737     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
117738     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
117739     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
117740     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
117741     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
117742     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
117743     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
117744     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
117745     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117746     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117747     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117748     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117749     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117750     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117751     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117752     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
117753     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
117754     	);
           	  
117755     	assign ReqPending = u_357f & Gen0_Req_Vld;
           	                                          
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
117758     	assign RdPendCntDec =
           	                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
117760     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
117761     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
117762     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
117763     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
117764     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
117765     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
117766     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
117767     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
117768     	assign u_710a = WrPendCnt + 4'b0001;
           	                                    
117769     	assign u_968c = WrPendCnt - 4'b0001;
           	                                    
117770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117771     		if ( ! Sys_Clk_RstN )
           		                     
117772     			u_357f <= #1.0 ( 1'b1 );
           			                        
117773     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
117774     			u_357f <= #1.0 ( Gen0_Req_Last );
           			                                 
117775     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
117776     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117777     		if ( ! Sys_Clk_RstN )
           		                     
117778     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
117779     		else if ( RdPendCntEn )
           		                       
117780     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
117781     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
117782     		case ( uRdPendCntNext_caseSel )
           		                               
117783     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
117784     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
117785     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
117786     			default : RdPendCntNext = 4'b0 ;
           			                                
117787     		endcase
           		       
117788     	end
           	   
117789     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
117790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117791     		if ( ! Sys_Clk_RstN )
           		                     
117792     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
117793     		else if ( WrPendCntEn )
           		                       
117794     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
117795     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
           	                                                                         
117796     		case ( uWrPendCntNext_caseSel )
           		                               
117797     			2'b01   : WrPendCntNext = u_710a ;
           			                                  
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
117799     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
117800     			default : WrPendCntNext = 4'b0 ;
           			                                
117801     		endcase
           		       
117802     	end
           	   
117803     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117804     		if ( ! Sys_Clk_RstN )
           		                     
117805     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
117806     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
117807     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117808     		if ( ! Sys_Clk_RstN )
           		                     
117809     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117810     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
117811     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117812     		if ( ! Sys_Clk_RstN )
           		                     
117813     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117814     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
117815     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
117816     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
117817     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
117818     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
117819     	assign Tx2Data = Tx1_Data [73:0];
           	                                 
117820     	assign TxEcc_Data =
           	                   
117821     		{			{	Tx1_Data [143]
           		 			 	              
117822     			,	Tx1_Data [142:129]
           			 	                  
117823     			,	Tx1_Data [128:125]
           			 	                  
117824     			,	Tx1_Data [124:123]
           			 	                  
117825     			,	Tx1_Data [122:116]
           			 	                  
117826     			,	Tx1_Data [115:85]
           			 	                 
117827     			,	Tx1_Data [84:77]
           			 	                
117828     			,	Tx1_Data [76:74]
           			 	                
117829     			}
           			 
117830     		,
           		 
117831     		Tx2Data
           		       
117832     		};
           		  
117833     	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
           	                                                             
117834     	assign TxEcc_Head = Tx1_Head;
           	                             
117835     	assign Tx_Head = TxEcc_Head;
           	                            
117836     	assign TxEcc_Tail = Tx1_Tail;
           	                             
117837     	assign Tx_Tail = TxEcc_Tail;
           	                            
117838     	assign TxEcc_Vld = Tx1_Vld;
           	                           
117839     	assign Tx_Vld = TxEcc_Vld;
           	                          
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           	                                        
117841     	assign Dbg_Rx_Data_Err = Rx1_Data [72];
           	                                       
117842     	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
           	                                             
117843     	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
           	                                                  
117844     	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
           	                                             
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           	                                             
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           	                                                  
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           	                                             
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           	                                                  
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
117851     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
117852     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
117853     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
117854     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
117855     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
117856     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
117857     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
117858     	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
           	                                              
117859     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
           	                                           
117860     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
           	                                        
117861     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
           	                                          
117862     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
           	                                            
117863     	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
           	                                          
117864     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
           	                                           
117865     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
           	                                               
117866     	assign Dbg_Tx_Data_Last = Tx_Data [73];
           	                                       
117867     	assign Dbg_Tx_Data_Err = Tx_Data [72];
           	                                      
117868     	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
           	                                            
117869     	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
           	                                                 
117870     	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
           	                                            
117871     	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
           	                                                 
117872     	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
           	                                            
117873     	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
           	                                                 
117874     	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
           	                                            
117875     	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
           	                                                 
117876     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
117877     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
117878     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
117879     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
117880     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
117881     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
117882     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
117883     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
117884     	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
           	                                             
117885     	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
           	                                          
117886     	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
           	                                       
117887     	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
           	                                         
117888     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
           	                                           
117889     	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
           	                                         
117890     	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
           	                                          
117891     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
           	                                              
117892     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
117893     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
117894     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
117895     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
117896     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
117897     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
117898     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
117899     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
117900     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
117901     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
117902     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
117903     			if ( ! Sys_Clk_RstN )
           			                     
117904     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
117905     			else if ( GenReqXfer )
           			                      
117906     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
117907     	// synopsys translate_off
           	                         
117908     	// synthesis translate_off
           	                          
117909     	always @( posedge Sys_Clk )
           	                           
117910     		if ( Sys_Clk == 1'b1 )
           		                      
117911     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
117912     			&
           			 
117913     			1'b1
           			    
117914     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
117915     			) begin
           			       
117916     				dontStop = 0;
           				             
117917     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117918     				if (!dontStop) begin
           				                    
117919     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
117920     					$stop;
           					      
117921     				end
           				   
117922     			end
           			   
117923     	// synthesis translate_on
           	                         
117924     	// synopsys translate_on
           	                        
117925     	// synopsys translate_off
           	                         
117926     	// synthesis translate_off
           	                          
117927     	always @( posedge Sys_Clk )
           	                           
117928     		if ( Sys_Clk == 1'b1 )
           		                      
117929     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117930     				dontStop = 0;
           				             
117931     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117932     				if (!dontStop) begin
           				                    
117933     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
117934     					$stop;
           					      
117935     				end
           				   
117936     			end
           			   
117937     	// synthesis translate_on
           	                         
117938     	// synopsys translate_on
           	                        
117939     	// synopsys translate_off
           	                         
117940     	// synthesis translate_off
           	                          
117941     	always @( posedge Sys_Clk )
           	                           
117942     		if ( Sys_Clk == 1'b1 )
           		                      
117943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117944     				dontStop = 0;
           				             
117945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117946     				if (!dontStop) begin
           				                    
117947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
117948     					$stop;
           					      
117949     				end
           				   
117950     			end
           			   
117951     	// synthesis translate_on
           	                         
117952     	// synopsys translate_on
           	                        
117953     	// synopsys translate_off
           	                         
117954     	// synthesis translate_off
           	                          
117955     	always @( posedge Sys_Clk )
           	                           
117956     		if ( Sys_Clk == 1'b1 )
           		                      
117957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117958     				dontStop = 0;
           				             
117959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117960     				if (!dontStop) begin
           				                    
117961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
117962     					$stop;
           					      
117963     				end
           				   
117964     			end
           			   
117965     	// synthesis translate_on
           	                         
117966     	// synopsys translate_on
           	                        
117967     	// synopsys translate_off
           	                         
117968     	// synthesis translate_off
           	                          
117969     	always @( posedge Sys_Clk )
           	                           
117970     		if ( Sys_Clk == 1'b1 )
           		                      
117971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117972     				dontStop = 0;
           				             
117973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117974     				if (!dontStop) begin
           				                    
117975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
117976     					$stop;
           					      
117977     				end
           				   
117978     			end
           			   
117979     	// synthesis translate_on
           	                         
117980     	// synopsys translate_on
           	                        
117981     	// synopsys translate_off
           	                         
117982     	// synthesis translate_off
           	                          
117983     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
           	                                       
117984     		.Clk( Sys_Clk )
           		               
117985     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
117986     	,	.Clk_En( Sys_Clk_En )
           	 	                     
117987     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
117988     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
117989     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
117990     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
117991     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
117992     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
117993     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
117994     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
117995     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
117996     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
117997     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
117998     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
117999     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
118000     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
118001     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
118002     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
118003     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
118004     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
118005     	);
           	  
118006     	// synthesis translate_on
           	                         
118007     	// synopsys translate_on
           	                        
118008     endmodule
                    
118009     
           
118010     
           
118011     
           
118012     // FlexNoC version    : 4.7.0
                                        
118013     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118014     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118015     // ExportOption       : /verilog
                                           
118016     
           
118017     `timescale 1ps/1ps
                             
118018     module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
                                                               
118019     	output  Found ;
           	               
118020     	input   I     ;
           	               
118021     	output  O     ;
           	               
118022     	assign Found = I;
           	                 
118023     	assign O = I;
           	             
118024     endmodule
                    
118025     
           
118026     `timescale 1ps/1ps
                             
118027     module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
                                                                                                                 
118028     	output [31:0] IdInfo_0_AddrMask   ;
           	                                   
118029     	output        Translation_0_Found ;
           	                                   
118030     	input  [28:0] Translation_0_Key   ;
           	                                   
118031     	wire  u_7e0b      ;
           	                   
118032     	wire  CnMatch_0_0 ;
           	                   
118033     	wire  SnMatch_0   ;
           	                   
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                    
118036     	assign SnMatch_0 = CnMatch_0_0;
           	                               
118037     	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
118038     endmodule
                    
118039     
           
118040     
           
118041     
           
118042     // FlexNoC version    : 4.7.0
                                        
118043     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118044     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118045     // ExportOption       : /verilog
                                           
118046     
           
118047     `timescale 1ps/1ps
                             
118048     module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
                                                          
118049     	input  [5:0]  I ;
           	                 
118050     	output [16:0] O ;
           	                 
118051     	wire [63:0] uDecoded_0 ;
           	                        
118052     	wire [31:0] uDecoded_1 ;
           	                        
118053     	wire [15:0] uDecoded_2 ;
           	                        
118054     	wire [7:0]  uDecoded_3 ;
           	                        
118055     	wire [3:0]  uDecoded_4 ;
           	                        
118056     	wire [1:0]  uDecoded_5 ;
           	                        
118057     	wire        u_4072     ;
           	                        
118058     	wire        u_6542     ;
           	                        
118059     	wire        u_7bab     ;
           	                        
118060     	wire        u_9c70     ;
           	                        
118061     	wire        u_a09f     ;
           	                        
118062     	wire        u_a833     ;
           	                        
118063     	wire        u_c39d     ;
           	                        
118064     	wire        M          ;
           	                        
118065     	assign u_6542 = I [0];
           	                      
118066     	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118067     	assign u_c39d = I [1];
           	                      
118068     	assign uDecoded_4 = { uDecoded_5 & { 2 { u_c39d }  } , uDecoded_5 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118069     	assign u_7bab = I [2];
           	                      
118070     	assign uDecoded_3 = { uDecoded_4 & { 4 { u_7bab }  } , uDecoded_4 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118071     	assign u_4072 = I [3];
           	                      
118072     	assign uDecoded_2 = { uDecoded_3 & { 8 { u_4072 }  } , uDecoded_3 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118073     	assign u_a833 = I [4];
           	                      
118074     	assign uDecoded_1 = { uDecoded_2 & { 16 { u_a833 }  } , uDecoded_2 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118075     	assign u_9c70 = I [5];
           	                      
118076     	assign uDecoded_0 = { uDecoded_1 & { 32 { u_9c70 }  } , uDecoded_1 & ~ { 32 { u_9c70 }  } };
           	                                                                                            
118077     	assign u_a09f = I [5];
           	                      
118078     	assign M = u_a09f == 1'b0;
           	                          
118079     	assign O = uDecoded_0 [16:0] & { 17 { M }  };
           	                                             
118080     endmodule
                    
118081     
           
118082     `timescale 1ps/1ps
                             
118083     module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
                                                          
118084     	input  [4:0]  I ;
           	                 
118085     	output [16:0] O ;
           	                 
118086     	wire [31:0] uDecoded_0 ;
           	                        
118087     	wire [15:0] uDecoded_1 ;
           	                        
118088     	wire [7:0]  uDecoded_2 ;
           	                        
118089     	wire [3:0]  uDecoded_3 ;
           	                        
118090     	wire [1:0]  uDecoded_4 ;
           	                        
118091     	wire        u_4072     ;
           	                        
118092     	wire        u_6542     ;
           	                        
118093     	wire        u_7bab     ;
           	                        
118094     	wire        u_a833     ;
           	                        
118095     	wire        u_c39d     ;
           	                        
118096     	assign u_6542 = I [0];
           	                      
118097     	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118098     	assign u_c39d = I [1];
           	                      
118099     	assign uDecoded_3 = { uDecoded_4 & { 2 { u_c39d }  } , uDecoded_4 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118100     	assign u_7bab = I [2];
           	                      
118101     	assign uDecoded_2 = { uDecoded_3 & { 4 { u_7bab }  } , uDecoded_3 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118102     	assign u_4072 = I [3];
           	                      
118103     	assign uDecoded_1 = { uDecoded_2 & { 8 { u_4072 }  } , uDecoded_2 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118104     	assign u_a833 = I [4];
           	                      
118105     	assign uDecoded_0 = { uDecoded_1 & { 16 { u_a833 }  } , uDecoded_1 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118106     	assign O = uDecoded_0 [16:0] & { 17 { 1'b1 }  };
           	                                                
118107     endmodule
                    
118108     
           
118109     `timescale 1ps/1ps
                             
118110     module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
                                                 
118111     	CmdRx_CurIsWrite
           	                
118112     ,	CmdRx_Err
            	         
118113     ,	CmdRx_MatchId
            	             
118114     ,	CmdRx_Split
            	           
118115     ,	CmdRx_StrmLen1MSB
            	                 
118116     ,	CmdRx_StrmRatio
            	               
118117     ,	CmdRx_StrmType
            	              
118118     ,	CmdRx_StrmValid
            	               
118119     ,	CmdRx_SubWord
            	             
118120     ,	CmdRx_Vld
            	         
118121     ,	CmdTx_ApertureId
            	                
118122     ,	CmdTx_CxtId
            	           
118123     ,	CmdTx_Err
            	         
118124     ,	CmdTx_MatchId
            	             
118125     ,	CmdTx_Split
            	           
118126     ,	CmdTx_StrmLen1MSB
            	                 
118127     ,	CmdTx_StrmValid
            	               
118128     ,	CmdTx_Vld
            	         
118129     ,	Cxt_Id
            	      
118130     ,	Cxt_IdR
            	       
118131     ,	Cxt_OrdPtr
            	          
118132     ,	Cxt_StrmLen1wOrAddrw
            	                    
118133     ,	Cxt_StrmRatio
            	             
118134     ,	Cxt_StrmType
            	            
118135     ,	Cxt_Update_BufId
            	                
118136     ,	Cxt_Update_PktCnt1
            	                  
118137     ,	Cxt_Used
            	        
118138     ,	Cxt_Write
            	         
118139     ,	CxtEmpty
            	        
118140     ,	CxtOpen
            	       
118141     ,	DbgStall
            	        
118142     ,	GenRx_Req_Addr
            	              
118143     ,	GenRx_Req_Be
            	            
118144     ,	GenRx_Req_BurstType
            	                   
118145     ,	GenRx_Req_Data
            	              
118146     ,	GenRx_Req_Last
            	              
118147     ,	GenRx_Req_Len1
            	              
118148     ,	GenRx_Req_Lock
            	              
118149     ,	GenRx_Req_Opc
            	             
118150     ,	GenRx_Req_Rdy
            	             
118151     ,	GenRx_Req_SeqId
            	               
118152     ,	GenRx_Req_SeqUnOrdered
            	                      
118153     ,	GenRx_Req_SeqUnique
            	                   
118154     ,	GenRx_Req_User
            	              
118155     ,	GenRx_Req_Vld
            	             
118156     ,	GenTx_Req_Addr
            	              
118157     ,	GenTx_Req_Be
            	            
118158     ,	GenTx_Req_BurstType
            	                   
118159     ,	GenTx_Req_Data
            	              
118160     ,	GenTx_Req_Last
            	              
118161     ,	GenTx_Req_Len1
            	              
118162     ,	GenTx_Req_Lock
            	              
118163     ,	GenTx_Req_Opc
            	             
118164     ,	GenTx_Req_Rdy
            	             
118165     ,	GenTx_Req_SeqId
            	               
118166     ,	GenTx_Req_SeqUnOrdered
            	                      
118167     ,	GenTx_Req_SeqUnique
            	                   
118168     ,	GenTx_Req_User
            	              
118169     ,	GenTx_Req_Vld
            	             
118170     ,	IdInfo_AddrMask
            	               
118171     ,	IdInfo_Id
            	         
118172     ,	NextIsWrite
            	           
118173     ,	Rsp_CxtId
            	         
118174     ,	Rsp_ErrCode
            	           
118175     ,	Rsp_GenLast
            	           
118176     ,	Rsp_GenNext
            	           
118177     ,	Rsp_HeadVld
            	           
118178     ,	Rsp_IsErr
            	         
118179     ,	Rsp_IsWr
            	        
118180     ,	Rsp_LastFrag
            	            
118181     ,	Rsp_Opc
            	       
118182     ,	Rsp_OrdPtr
            	          
118183     ,	Rsp_PktLast
            	           
118184     ,	Rsp_PktNext
            	           
118185     ,	RspDlyCxtId
            	           
118186     ,	RspDlyLastNext
            	              
118187     ,	Shortage
            	        
118188     ,	Stall_Ordering_Id
            	                 
118189     ,	Stall_Ordering_On
            	                 
118190     ,	Sys_Clk
            	       
118191     ,	Sys_Clk_ClkS
            	            
118192     ,	Sys_Clk_En
            	          
118193     ,	Sys_Clk_EnS
            	           
118194     ,	Sys_Clk_RetRstN
            	               
118195     ,	Sys_Clk_RstN
            	            
118196     ,	Sys_Clk_Tm
            	          
118197     ,	Sys_Pwr_Idle
            	            
118198     ,	Sys_Pwr_WakeUp
            	              
118199     );
             
118200     	input         CmdRx_CurIsWrite       ;
           	                                      
118201     	input         CmdRx_Err              ;
           	                                      
118202     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
118203     	input         CmdRx_Split            ;
           	                                      
118204     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
118205     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
118206     	input         CmdRx_StrmType         ;
           	                                      
118207     	input         CmdRx_StrmValid        ;
           	                                      
118208     	input         CmdRx_SubWord          ;
           	                                      
118209     	input         CmdRx_Vld              ;
           	                                      
118210     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
118211     	output [2:0]  CmdTx_CxtId            ;
           	                                      
118212     	output        CmdTx_Err              ;
           	                                      
118213     	output [4:0]  CmdTx_MatchId          ;
           	                                      
118214     	output        CmdTx_Split            ;
           	                                      
118215     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
118216     	output        CmdTx_StrmValid        ;
           	                                      
118217     	output        CmdTx_Vld              ;
           	                                      
118218     	output [2:0]  Cxt_Id                 ;
           	                                      
118219     	output [2:0]  Cxt_IdR                ;
           	                                      
118220     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
118221     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
118222     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
118223     	output        Cxt_StrmType           ;
           	                                      
118224     	output        Cxt_Update_BufId       ;
           	                                      
118225     	output        Cxt_Update_PktCnt1     ;
           	                                      
118226     	output [7:0]  Cxt_Used               ;
           	                                      
118227     	output        Cxt_Write              ;
           	                                      
118228     	input         CxtEmpty               ;
           	                                      
118229     	output        CxtOpen                ;
           	                                      
118230     	output [2:0]  DbgStall               ;
           	                                      
118231     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
118232     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
118233     	input         GenRx_Req_BurstType    ;
           	                                      
118234     	input  [31:0] GenRx_Req_Data         ;
           	                                      
118235     	input         GenRx_Req_Last         ;
           	                                      
118236     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
118237     	input         GenRx_Req_Lock         ;
           	                                      
118238     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
118239     	output        GenRx_Req_Rdy          ;
           	                                      
118240     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
118241     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
118242     	input         GenRx_Req_SeqUnique    ;
           	                                      
118243     	input  [7:0]  GenRx_Req_User         ;
           	                                      
118244     	input         GenRx_Req_Vld          ;
           	                                      
118245     	output [31:0] GenTx_Req_Addr         ;
           	                                      
118246     	output [3:0]  GenTx_Req_Be           ;
           	                                      
118247     	output        GenTx_Req_BurstType    ;
           	                                      
118248     	output [31:0] GenTx_Req_Data         ;
           	                                      
118249     	output        GenTx_Req_Last         ;
           	                                      
118250     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
118251     	output        GenTx_Req_Lock         ;
           	                                      
118252     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
118253     	input         GenTx_Req_Rdy          ;
           	                                      
118254     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
118255     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
118256     	output        GenTx_Req_SeqUnique    ;
           	                                      
118257     	output [7:0]  GenTx_Req_User         ;
           	                                      
118258     	output        GenTx_Req_Vld          ;
           	                                      
118259     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
118260     	output [4:0]  IdInfo_Id              ;
           	                                      
118261     	input         NextIsWrite            ;
           	                                      
118262     	input  [2:0]  Rsp_CxtId              ;
           	                                      
118263     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
118264     	input         Rsp_GenLast            ;
           	                                      
118265     	input         Rsp_GenNext            ;
           	                                      
118266     	input         Rsp_HeadVld            ;
           	                                      
118267     	input         Rsp_IsErr              ;
           	                                      
118268     	input         Rsp_IsWr               ;
           	                                      
118269     	input         Rsp_LastFrag           ;
           	                                      
118270     	input  [3:0]  Rsp_Opc                ;
           	                                      
118271     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
118272     	input         Rsp_PktLast            ;
           	                                      
118273     	input         Rsp_PktNext            ;
           	                                      
118274     	input  [2:0]  RspDlyCxtId            ;
           	                                      
118275     	input         RspDlyLastNext         ;
           	                                      
118276     	output        Shortage               ;
           	                                      
118277     	output [4:0]  Stall_Ordering_Id      ;
           	                                      
118278     	output        Stall_Ordering_On      ;
           	                                      
118279     	input         Sys_Clk                ;
           	                                      
118280     	input         Sys_Clk_ClkS           ;
           	                                      
118281     	input         Sys_Clk_En             ;
           	                                      
118282     	input         Sys_Clk_EnS            ;
           	                                      
118283     	input         Sys_Clk_RetRstN        ;
           	                                      
118284     	input         Sys_Clk_RstN           ;
           	                                      
118285     	input         Sys_Clk_Tm             ;
           	                                      
118286     	output        Sys_Pwr_Idle           ;
           	                                      
118287     	output        Sys_Pwr_WakeUp         ;
           	                                      
118288     	wire        u_123a                            ;
           	                                               
118289     	wire [16:0] u_13                              ;
           	                                               
118290     	wire        u_148                             ;
           	                                               
118291     	reg         u_14a                             ;
           	                                               
118292     	wire        u_1636                            ;
           	                                               
118293     	reg  [4:0]  u_1c99                            ;
           	                                               
118294     	wire        u_22b9                            ;
           	                                               
118295     	wire [31:0] u_2393                            ;
           	                                               
118296     	wire [7:0]  u_2638                            ;
           	                                               
118297     	wire        u_2a1f                            ;
           	                                               
118298     	wire        u_2da8                            ;
           	                                               
118299     	wire [7:0]  u_2f72                            ;
           	                                               
118300     	wire        u_3093                            ;
           	                                               
118301     	reg  [4:0]  u_31e2                            ;
           	                                               
118302     	wire        u_3604                            ;
           	                                               
118303     	wire        u_3e4f                            ;
           	                                               
118304     	reg  [4:0]  u_4445                            ;
           	                                               
118305     	wire        u_44a3                            ;
           	                                               
118306     	wire        u_4e80                            ;
           	                                               
118307     	wire        u_5007                            ;
           	                                               
118308     	reg  [4:0]  u_5121                            ;
           	                                               
118309     	wire        u_5219                            ;
           	                                               
118310     	wire [2:0]  u_5844                            ;
           	                                               
118311     	wire        u_5955                            ;
           	                                               
118312     	wire [2:0]  u_5e6b                            ;
           	                                               
118313     	wire        u_5fa                             ;
           	                                               
118314     	reg  [4:0]  u_6cd9                            ;
           	                                               
118315     	wire        u_70d9                            ;
           	                                               
118316     	reg  [4:0]  u_72fa                            ;
           	                                               
118317     	wire        u_7377                            ;
           	                                               
118318     	reg  [4:0]  u_7697                            ;
           	                                               
118319     	reg         u_78f7                            ;
           	                                               
118320     	wire        u_7925                            ;
           	                                               
118321     	reg  [4:0]  u_7ba1                            ;
           	                                               
118322     	reg  [4:0]  u_7d13                            ;
           	                                               
118323     	wire        u_7f2                             ;
           	                                               
118324     	wire [31:0] u_828c                            ;
           	                                               
118325     	reg  [4:0]  u_8b74                            ;
           	                                               
118326     	wire [7:0]  u_95e8                            ;
           	                                               
118327     	wire        u_97c4                            ;
           	                                               
118328     	reg  [4:0]  u_9c35                            ;
           	                                               
118329     	reg  [4:0]  u_a25                             ;
           	                                               
118330     	reg         u_a53f                            ;
           	                                               
118331     	wire [7:0]  u_ab1f                            ;
           	                                               
118332     	wire        u_ab35                            ;
           	                                               
118333     	reg  [4:0]  u_ab8a                            ;
           	                                               
118334     	wire        u_afbb                            ;
           	                                               
118335     	wire        u_b0b7                            ;
           	                                               
118336     	wire [3:0]  u_b175                            ;
           	                                               
118337     	wire        u_bcde                            ;
           	                                               
118338     	reg  [4:0]  u_c23c                            ;
           	                                               
118339     	wire [4:0]  u_c4ee                            ;
           	                                               
118340     	reg  [4:0]  u_cddf                            ;
           	                                               
118341     	wire        u_de8c                            ;
           	                                               
118342     	wire        u_e2f1                            ;
           	                                               
118343     	reg  [4:0]  u_e35c                            ;
           	                                               
118344     	wire        u_e38d                            ;
           	                                               
118345     	reg  [4:0]  u_e6e4                            ;
           	                                               
118346     	reg  [1:0]  u_eb20                            ;
           	                                               
118347     	wire        u_f2fb                            ;
           	                                               
118348     	wire        u_fa9e                            ;
           	                                               
118349     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
118350     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
118351     	wire [6:0]  Addr                              ;
           	                                               
118352     	reg  [8:0]  Aper_PathId                       ;
           	                                               
118353     	wire        CurPrivateNextIsWrite             ;
           	                                               
118354     	wire [7:0]  CxtId                             ;
           	                                               
118355     	wire [7:0]  CxtUsed                           ;
           	                                               
118356     	reg         First                             ;
           	                                               
118357     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
118358     	wire        Go_CxtAlloc                       ;
           	                                               
118359     	wire        Go_Ord                            ;
           	                                               
118360     	wire        GoPkt                             ;
           	                                               
118361     	wire [7:0]  Len1W                             ;
           	                                               
118362     	wire [2:0]  New_OrdId                         ;
           	                                               
118363     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
118364     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
118365     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
118366     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
118367     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
118368     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
118369     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
118370     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
118371     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
118372     	wire        NextTx                            ;
           	                                               
118373     	wire [7:0]  Ord_Free                          ;
           	                                               
118374     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
118375     	wire [4:0]  Ord_Key                           ;
           	                                               
118376     	wire        Ord_KeyMatch                      ;
           	                                               
118377     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
118378     	wire [7:0]  Ord_Used                          ;
           	                                               
118379     	wire [4:0]  Ord_Val                           ;
           	                                               
118380     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
118381     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
118382     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
118383     	wire [4:0]  OrdCam_0_Val                      ;
           	                                               
118384     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
118385     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
118386     	wire [4:0]  OrdCam_1_Val                      ;
           	                                               
118387     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
118388     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
118389     	wire [4:0]  OrdCam_2_Val                      ;
           	                                               
118390     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
118391     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
118392     	wire [4:0]  OrdCam_3_Val                      ;
           	                                               
118393     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
118394     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
118395     	wire [4:0]  OrdCam_4_Val                      ;
           	                                               
118396     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
118397     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
118398     	wire [4:0]  OrdCam_5_Val                      ;
           	                                               
118399     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
118400     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
118401     	wire [4:0]  OrdCam_6_Val                      ;
           	                                               
118402     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
118403     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
118404     	wire [4:0]  OrdCam_7_Val                      ;
           	                                               
118405     	wire [7:0]  OrdKeyEn                          ;
           	                                               
118406     	wire        OrdKeyMatchId_0                   ;
           	                                               
118407     	wire        OrdKeyMatchId_1                   ;
           	                                               
118408     	wire        OrdKeyMatchId_2                   ;
           	                                               
118409     	wire        OrdKeyMatchId_3                   ;
           	                                               
118410     	wire        OrdKeyMatchId_4                   ;
           	                                               
118411     	wire        OrdKeyMatchId_5                   ;
           	                                               
118412     	wire        OrdKeyMatchId_6                   ;
           	                                               
118413     	wire        OrdKeyMatchId_7                   ;
           	                                               
118414     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
118415     	wire [7:0]  OrdValEn                          ;
           	                                               
118416     	wire        OrdValMatchId_0                   ;
           	                                               
118417     	wire        OrdValMatchId_1                   ;
           	                                               
118418     	wire        OrdValMatchId_2                   ;
           	                                               
118419     	wire        OrdValMatchId_3                   ;
           	                                               
118420     	wire        OrdValMatchId_4                   ;
           	                                               
118421     	wire        OrdValMatchId_5                   ;
           	                                               
118422     	wire        OrdValMatchId_6                   ;
           	                                               
118423     	wire        OrdValMatchId_7                   ;
           	                                               
118424     	wire [4:0]  PathZ                             ;
           	                                               
118425     	wire        PrvBusy                           ;
           	                                               
118426     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
118427     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
118428     	wire        Rdy_CxtAlloc                      ;
           	                                               
118429     	wire        Rdy_Ord                           ;
           	                                               
118430     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
118431     	wire        RxAbort                           ;
           	                                               
118432     	wire        RxPre                             ;
           	                                               
118433     	wire        Vld_CxtAlloc                      ;
           	                                               
118434     	wire        Vld_Ord                           ;
           	                                               
118435     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
118436     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
118437     	reg  [2:0]  DbgStall                          ;
           	                                               
118438     	reg         dontStop                          ;
           	                                               
118439     	wire [15:0] uAper_PathId_caseSel              ;
           	                                               
118440     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
118441     	rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                       
118442     	assign uAper_PathId_caseSel =
           	                             
118443     		{		u_13 [16]
           		 		         
118444     			,	u_13 [15]
           			 	         
118445     			,	u_13 [14]
           			 	         
118446     			,	u_13 [13]
           			 	         
118447     			,	u_13 [12]
           			 	         
118448     			,	u_13 [11]
           			 	         
118449     			,	u_13 [10]
           			 	         
118450     			,	u_13 [9]
           			 	        
118451     			,	u_13 [8]
           			 	        
118452     			,	u_13 [7]
           			 	        
118453     			,	u_13 [6]
           			 	        
118454     			,	u_13 [5]
           			 	        
118455     			,	u_13 [4]
           			 	        
118456     			,	u_13 [3]
           			 	        
118457     			,	u_13 [2]
           			 	        
118458     			,	u_13 [1]
           			 	        
118459     		}
           		 
118460     		;
           		 
118461     	always @( uAper_PathId_caseSel ) begin
           	                                      
118462     		case ( uAper_PathId_caseSel )
           		                             
118463     			16'b0000000000000001 : Aper_PathId = 9'b010101111 ;
           			                                                   
118464     			16'b0000000000000010 : Aper_PathId = 9'b010100100 ;
           			                                                   
118465     			16'b0000000000000100 : Aper_PathId = 9'b010100101 ;
           			                                                   
118466     			16'b0000000000001000 : Aper_PathId = 9'b010100010 ;
           			                                                   
118467     			16'b0000000000010000 : Aper_PathId = 9'b010100001 ;
           			                                                   
118468     			16'b0000000000100000 : Aper_PathId = 9'b010100000 ;
           			                                                   
118469     			16'b0000000001000000 : Aper_PathId = 9'b010101011 ;
           			                                                   
118470     			16'b0000000010000000 : Aper_PathId = 9'b010110101 ;
           			                                                   
118471     			16'b0000000100000000 : Aper_PathId = 9'b010100011 ;
           			                                                   
118472     			16'b0000001000000000 : Aper_PathId = 9'b010110111 ;
           			                                                   
118473     			16'b0000010000000000 : Aper_PathId = 9'b010110000 ;
           			                                                   
118474     			16'b0000100000000000 : Aper_PathId = 9'b010111000 ;
           			                                                   
118475     			16'b0001000000000000 : Aper_PathId = 9'b010111001 ;
           			                                                   
118476     			16'b0010000000000000 : Aper_PathId = 9'b010111010 ;
           			                                                   
118477     			16'b0100000000000000 : Aper_PathId = 9'b010111011 ;
           			                                                   
118478     			16'b1000000000000000 : Aper_PathId = 9'b010110011 ;
           			                                                   
118479     			16'b0                : Aper_PathId = 9'b010101110 ;
           			                                                   
118480     			default              : Aper_PathId = 9'b0 ;
           			                                           
118481     		endcase
           		       
118482     	end
           	   
118483     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
118484     	assign Vld_CxtAlloc = CmdRx_Vld & ~ RxPre & NextTx & First;
           	                                                           
118485     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud80( .I( RspDlyCxtId ) , .O( u_95e8 ) );
           	                                                                      
118486     	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
           	                                 
118487     		.CxtUsed( CxtUsed )
           		                   
118488     	,	.FreeCxt( u_95e8 )
           	 	                  
118489     	,	.FreeVld( RspDlyLastNext )
           	 	                          
118490     	,	.NewCxt( CxtId )
           	 	                
118491     	,	.NewRdy( Rdy_CxtAlloc )
           	 	                       
118492     	,	.NewVld( Vld_CxtAlloc )
           	 	                       
118493     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118494     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118495     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118496     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118497     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118498     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118499     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118500     	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
118501     	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
118502     	);
           	  
118503     	assign Go_CxtAlloc = Rdy_CxtAlloc | ~ First;
           	                                            
118504     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
118505     	assign Ord_Val = { PathZ };
           	                           
118506     	assign Cxt_OrdPtr =
           	                   
118507     			( Ord_KeyMatch ? { 1'b0 , u_5e6b } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-3-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117638     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	<font color = "green">-1-</font> 	                              
117639     	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
117640     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "red">-2-</font> 	                             
117641     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117645     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117646     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
117647     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
117648     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
117649     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
117650     	);
           	  
117651     	rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W3 Isereq(
           	                                            
117652     		.CmdRx( Strm0Cmd )
           		                  
117653     	,	.CmdTx( Strm2Cmd )
           	 	                  
117654     	,	.Len1MSB( Len1MSB )
           	 	                   
117655     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
117656     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
117657     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
117658     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
117659     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
117660     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
117661     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
117662     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
117663     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
117664     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
117665     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
117666     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           	 	                                           
117670     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117674     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117675     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117676     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117677     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
117678     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
117679     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
117680     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
117681     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
117682     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
117683     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
117684     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
117685     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
117686     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
117687     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
117688     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
117689     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
117690     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
117691     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
117692     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
117693     	);
           	  
117694     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
117695     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
117696     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
117697     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
117698     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
117699     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
117700     	rsnoc_z_H_R_G_U_Q_U_30198e1b46 uu30198e1b46(
           	                                            
117701     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
117702     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
117703     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
117704     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
117705     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
117706     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
117707     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
117708     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
117709     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
117710     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
117711     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
117712     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
117713     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
117714     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
117715     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
117716     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
117717     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
117718     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
117719     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
117720     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
117721     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
117722     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
117723     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
117724     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
117725     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
117726     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
117727     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
117728     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
117729     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
117730     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
117731     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
117732     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
117733     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
117734     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
117735     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
117736     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
117737     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
117738     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
117739     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
117740     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
117741     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
117742     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
117743     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
117744     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
117745     	,	.Sys_Clk( Sys_Clk )
           	 	                   
117746     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
117747     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
117748     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
117749     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
117750     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
117751     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
117752     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
117753     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
117754     	);
           	  
117755     	assign ReqPending = u_357f & Gen0_Req_Vld;
           	                                          
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
117758     	assign RdPendCntDec =
           	                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
117760     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
117761     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
117762     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
117763     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
117764     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
117765     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
117766     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
117767     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
117768     	assign u_710a = WrPendCnt + 4'b0001;
           	                                    
117769     	assign u_968c = WrPendCnt - 4'b0001;
           	                                    
117770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117771     		if ( ! Sys_Clk_RstN )
           		                     
117772     			u_357f <= #1.0 ( 1'b1 );
           			                        
117773     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
117774     			u_357f <= #1.0 ( Gen0_Req_Last );
           			                                 
117775     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
117776     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117777     		if ( ! Sys_Clk_RstN )
           		                     
117778     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
117779     		else if ( RdPendCntEn )
           		                       
117780     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
117781     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
117782     		case ( uRdPendCntNext_caseSel )
           		                               
117783     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
117784     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
117785     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
117786     			default : RdPendCntNext = 4'b0 ;
           			                                
117787     		endcase
           		       
117788     	end
           	   
117789     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
117790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117791     		if ( ! Sys_Clk_RstN )
           		                     
117792     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
117793     		else if ( WrPendCntEn )
           		                       
117794     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
117795     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_710a or u_968c ) begin
           	                                                                         
117796     		case ( uWrPendCntNext_caseSel )
           		                               
117797     			2'b01   : WrPendCntNext = u_710a ;
           			                                  
117798     			2'b10   : WrPendCntNext = u_968c ;
           			                                  
117799     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
117800     			default : WrPendCntNext = 4'b0 ;
           			                                
117801     		endcase
           		       
117802     	end
           	   
117803     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117804     		if ( ! Sys_Clk_RstN )
           		                     
117805     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
117806     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
117807     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117808     		if ( ! Sys_Clk_RstN )
           		                     
117809     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117810     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
117811     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
117812     		if ( ! Sys_Clk_RstN )
           		                     
117813     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
117814     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
117815     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
117816     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
117817     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
117818     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
117819     	assign Tx2Data = Tx1_Data [73:0];
           	                                 
117820     	assign TxEcc_Data =
           	                   
117821     		{			{	Tx1_Data [143]
           		 			 	              
117822     			,	Tx1_Data [142:129]
           			 	                  
117823     			,	Tx1_Data [128:125]
           			 	                  
117824     			,	Tx1_Data [124:123]
           			 	                  
117825     			,	Tx1_Data [122:116]
           			 	                  
117826     			,	Tx1_Data [115:85]
           			 	                 
117827     			,	Tx1_Data [84:77]
           			 	                
117828     			,	Tx1_Data [76:74]
           			 	                
117829     			}
           			 
117830     		,
           		 
117831     		Tx2Data
           		       
117832     		};
           		  
117833     	assign Tx_Data = { TxEcc_Data [143:74] , TxEcc_Data [73:0] };
           	                                                             
117834     	assign TxEcc_Head = Tx1_Head;
           	                             
117835     	assign Tx_Head = TxEcc_Head;
           	                            
117836     	assign TxEcc_Tail = Tx1_Tail;
           	                             
117837     	assign Tx_Tail = TxEcc_Tail;
           	                            
117838     	assign TxEcc_Vld = Tx1_Vld;
           	                           
117839     	assign Tx_Vld = TxEcc_Vld;
           	                          
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           	                                        
117841     	assign Dbg_Rx_Data_Err = Rx1_Data [72];
           	                                       
117842     	assign Dbg_Rx_Data_Datum5_Be = Rx1_Data [53];
           	                                             
117843     	assign Dbg_Rx_Data_Datum5_Byte = Rx1_Data [52:45];
           	                                                  
117844     	assign Dbg_Rx_Data_Datum4_Be = Rx1_Data [44];
           	                                             
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           	                                             
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           	                                                  
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           	                                             
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           	                                                  
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
117851     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
117852     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
117853     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
117854     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
117855     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
117856     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
117857     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
117858     	assign Dbg_Rx_Hdr_Status = Rx1_Data [124:123];
           	                                              
117859     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [115:85];
           	                                           
117860     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [143];
           	                                        
117861     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [76:74];
           	                                          
117862     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [122:116];
           	                                            
117863     	assign Dbg_Rx_Hdr_User = Rx1_Data [84:77];
           	                                          
117864     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [128:125];
           	                                           
117865     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [142:129];
           	                                               
117866     	assign Dbg_Tx_Data_Last = Tx_Data [73];
           	                                       
117867     	assign Dbg_Tx_Data_Err = Tx_Data [72];
           	                                      
117868     	assign Dbg_Tx_Data_Datum5_Be = Tx_Data [53];
           	                                            
117869     	assign Dbg_Tx_Data_Datum5_Byte = Tx_Data [52:45];
           	                                                 
117870     	assign Dbg_Tx_Data_Datum4_Be = Tx_Data [44];
           	                                            
117871     	assign Dbg_Tx_Data_Datum4_Byte = Tx_Data [43:36];
           	                                                 
117872     	assign Dbg_Tx_Data_Datum7_Be = Tx_Data [71];
           	                                            
117873     	assign Dbg_Tx_Data_Datum7_Byte = Tx_Data [70:63];
           	                                                 
117874     	assign Dbg_Tx_Data_Datum6_Be = Tx_Data [62];
           	                                            
117875     	assign Dbg_Tx_Data_Datum6_Byte = Tx_Data [61:54];
           	                                                 
117876     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
117877     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
117878     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
117879     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
117880     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
117881     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
117882     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
117883     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
117884     	assign Dbg_Tx_Hdr_Status = Tx_Data [124:123];
           	                                             
117885     	assign Dbg_Tx_Hdr_Addr = Tx_Data [115:85];
           	                                          
117886     	assign Dbg_Tx_Hdr_Lock = Tx_Data [143];
           	                                       
117887     	assign Dbg_Tx_Hdr_Echo = Tx_Data [76:74];
           	                                         
117888     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [122:116];
           	                                           
117889     	assign Dbg_Tx_Hdr_User = Tx_Data [84:77];
           	                                         
117890     	assign Dbg_Tx_Hdr_Opc = Tx_Data [128:125];
           	                                          
117891     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [142:129];
           	                                              
117892     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
117893     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
117894     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
117895     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
117896     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
117897     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
117898     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
117899     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
117900     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
117901     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
117902     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
117903     			if ( ! Sys_Clk_RstN )
           			                     
117904     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
117905     			else if ( GenReqXfer )
           			                      
117906     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
117907     	// synopsys translate_off
           	                         
117908     	// synthesis translate_off
           	                          
117909     	always @( posedge Sys_Clk )
           	                           
117910     		if ( Sys_Clk == 1'b1 )
           		                      
117911     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
117912     			&
           			 
117913     			1'b1
           			    
117914     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
117915     			) begin
           			       
117916     				dontStop = 0;
           				             
117917     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117918     				if (!dontStop) begin
           				                    
117919     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
117920     					$stop;
           					      
117921     				end
           				   
117922     			end
           			   
117923     	// synthesis translate_on
           	                         
117924     	// synopsys translate_on
           	                        
117925     	// synopsys translate_off
           	                         
117926     	// synthesis translate_off
           	                          
117927     	always @( posedge Sys_Clk )
           	                           
117928     		if ( Sys_Clk == 1'b1 )
           		                      
117929     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117930     				dontStop = 0;
           				             
117931     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117932     				if (!dontStop) begin
           				                    
117933     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
117934     					$stop;
           					      
117935     				end
           				   
117936     			end
           			   
117937     	// synthesis translate_on
           	                         
117938     	// synopsys translate_on
           	                        
117939     	// synopsys translate_off
           	                         
117940     	// synthesis translate_off
           	                          
117941     	always @( posedge Sys_Clk )
           	                           
117942     		if ( Sys_Clk == 1'b1 )
           		                      
117943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117944     				dontStop = 0;
           				             
117945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117946     				if (!dontStop) begin
           				                    
117947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
117948     					$stop;
           					      
117949     				end
           				   
117950     			end
           			   
117951     	// synthesis translate_on
           	                         
117952     	// synopsys translate_on
           	                        
117953     	// synopsys translate_off
           	                         
117954     	// synthesis translate_off
           	                          
117955     	always @( posedge Sys_Clk )
           	                           
117956     		if ( Sys_Clk == 1'b1 )
           		                      
117957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
117958     				dontStop = 0;
           				             
117959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117960     				if (!dontStop) begin
           				                    
117961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
117962     					$stop;
           					      
117963     				end
           				   
117964     			end
           			   
117965     	// synthesis translate_on
           	                         
117966     	// synopsys translate_on
           	                        
117967     	// synopsys translate_off
           	                         
117968     	// synthesis translate_off
           	                          
117969     	always @( posedge Sys_Clk )
           	                           
117970     		if ( Sys_Clk == 1'b1 )
           		                      
117971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
117972     				dontStop = 0;
           				             
117973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
117974     				if (!dontStop) begin
           				                    
117975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
117976     					$stop;
           					      
117977     				end
           				   
117978     			end
           			   
117979     	// synthesis translate_on
           	                         
117980     	// synopsys translate_on
           	                        
117981     	// synopsys translate_off
           	                         
117982     	// synthesis translate_off
           	                          
117983     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_63417975 Igc(
           	                                       
117984     		.Clk( Sys_Clk )
           		               
117985     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
117986     	,	.Clk_En( Sys_Clk_En )
           	 	                     
117987     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
117988     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
117989     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
117990     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
117991     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
117992     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
117993     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
117994     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
117995     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
117996     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
117997     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
117998     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
117999     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
118000     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
118001     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
118002     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
118003     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
118004     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
118005     	);
           	  
118006     	// synthesis translate_on
           	                         
118007     	// synopsys translate_on
           	                        
118008     endmodule
                    
118009     
           
118010     
           
118011     
           
118012     // FlexNoC version    : 4.7.0
                                        
118013     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118014     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118015     // ExportOption       : /verilog
                                           
118016     
           
118017     `timescale 1ps/1ps
                             
118018     module rsnoc_z_T_C_S_C_L_R_S_Lf_1 ( Found , I , O );
                                                               
118019     	output  Found ;
           	               
118020     	input   I     ;
           	               
118021     	output  O     ;
           	               
118022     	assign Found = I;
           	                 
118023     	assign O = I;
           	             
118024     endmodule
                    
118025     
           
118026     `timescale 1ps/1ps
                             
118027     module rsnoc_z_H_R_G_G2_Tt_U_b1e68093 ( IdInfo_0_AddrMask , Translation_0_Found , Translation_0_Key );
                                                                                                                 
118028     	output [31:0] IdInfo_0_AddrMask   ;
           	                                   
118029     	output        Translation_0_Found ;
           	                                   
118030     	input  [28:0] Translation_0_Key   ;
           	                                   
118031     	wire  u_7e0b      ;
           	                   
118032     	wire  CnMatch_0_0 ;
           	                   
118033     	wire  SnMatch_0   ;
           	                   
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                    
118036     	assign SnMatch_0 = CnMatch_0_0;
           	                               
118037     	rsnoc_z_T_C_S_C_L_R_S_Lf_1 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
118038     endmodule
                    
118039     
           
118040     
           
118041     
           
118042     // FlexNoC version    : 4.7.0
                                        
118043     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
118044     // Exported Structure : /Specification.Architecture.Structure
                                                                        
118045     // ExportOption       : /verilog
                                           
118046     
           
118047     `timescale 1ps/1ps
                             
118048     module rsnoc_z_T_C_S_C_L_R_D_z_F6t17 ( I , O );
                                                          
118049     	input  [5:0]  I ;
           	                 
118050     	output [16:0] O ;
           	                 
118051     	wire [63:0] uDecoded_0 ;
           	                        
118052     	wire [31:0] uDecoded_1 ;
           	                        
118053     	wire [15:0] uDecoded_2 ;
           	                        
118054     	wire [7:0]  uDecoded_3 ;
           	                        
118055     	wire [3:0]  uDecoded_4 ;
           	                        
118056     	wire [1:0]  uDecoded_5 ;
           	                        
118057     	wire        u_4072     ;
           	                        
118058     	wire        u_6542     ;
           	                        
118059     	wire        u_7bab     ;
           	                        
118060     	wire        u_9c70     ;
           	                        
118061     	wire        u_a09f     ;
           	                        
118062     	wire        u_a833     ;
           	                        
118063     	wire        u_c39d     ;
           	                        
118064     	wire        M          ;
           	                        
118065     	assign u_6542 = I [0];
           	                      
118066     	assign uDecoded_5 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118067     	assign u_c39d = I [1];
           	                      
118068     	assign uDecoded_4 = { uDecoded_5 & { 2 { u_c39d }  } , uDecoded_5 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118069     	assign u_7bab = I [2];
           	                      
118070     	assign uDecoded_3 = { uDecoded_4 & { 4 { u_7bab }  } , uDecoded_4 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118071     	assign u_4072 = I [3];
           	                      
118072     	assign uDecoded_2 = { uDecoded_3 & { 8 { u_4072 }  } , uDecoded_3 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118073     	assign u_a833 = I [4];
           	                      
118074     	assign uDecoded_1 = { uDecoded_2 & { 16 { u_a833 }  } , uDecoded_2 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118075     	assign u_9c70 = I [5];
           	                      
118076     	assign uDecoded_0 = { uDecoded_1 & { 32 { u_9c70 }  } , uDecoded_1 & ~ { 32 { u_9c70 }  } };
           	                                                                                            
118077     	assign u_a09f = I [5];
           	                      
118078     	assign M = u_a09f == 1'b0;
           	                          
118079     	assign O = uDecoded_0 [16:0] & { 17 { M }  };
           	                                             
118080     endmodule
                    
118081     
           
118082     `timescale 1ps/1ps
                             
118083     module rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ( I , O );
                                                          
118084     	input  [4:0]  I ;
           	                 
118085     	output [16:0] O ;
           	                 
118086     	wire [31:0] uDecoded_0 ;
           	                        
118087     	wire [15:0] uDecoded_1 ;
           	                        
118088     	wire [7:0]  uDecoded_2 ;
           	                        
118089     	wire [3:0]  uDecoded_3 ;
           	                        
118090     	wire [1:0]  uDecoded_4 ;
           	                        
118091     	wire        u_4072     ;
           	                        
118092     	wire        u_6542     ;
           	                        
118093     	wire        u_7bab     ;
           	                        
118094     	wire        u_a833     ;
           	                        
118095     	wire        u_c39d     ;
           	                        
118096     	assign u_6542 = I [0];
           	                      
118097     	assign uDecoded_4 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
118098     	assign u_c39d = I [1];
           	                      
118099     	assign uDecoded_3 = { uDecoded_4 & { 2 { u_c39d }  } , uDecoded_4 & ~ { 2 { u_c39d }  } };
           	                                                                                          
118100     	assign u_7bab = I [2];
           	                      
118101     	assign uDecoded_2 = { uDecoded_3 & { 4 { u_7bab }  } , uDecoded_3 & ~ { 4 { u_7bab }  } };
           	                                                                                          
118102     	assign u_4072 = I [3];
           	                      
118103     	assign uDecoded_1 = { uDecoded_2 & { 8 { u_4072 }  } , uDecoded_2 & ~ { 8 { u_4072 }  } };
           	                                                                                          
118104     	assign u_a833 = I [4];
           	                      
118105     	assign uDecoded_0 = { uDecoded_1 & { 16 { u_a833 }  } , uDecoded_1 & ~ { 16 { u_a833 }  } };
           	                                                                                            
118106     	assign O = uDecoded_0 [16:0] & { 17 { 1'b1 }  };
           	                                                
118107     endmodule
                    
118108     
           
118109     `timescale 1ps/1ps
                             
118110     module rsnoc_z_H_R_G_G2_A_U_2883cf11 (
                                                 
118111     	CmdRx_CurIsWrite
           	                
118112     ,	CmdRx_Err
            	         
118113     ,	CmdRx_MatchId
            	             
118114     ,	CmdRx_Split
            	           
118115     ,	CmdRx_StrmLen1MSB
            	                 
118116     ,	CmdRx_StrmRatio
            	               
118117     ,	CmdRx_StrmType
            	              
118118     ,	CmdRx_StrmValid
            	               
118119     ,	CmdRx_SubWord
            	             
118120     ,	CmdRx_Vld
            	         
118121     ,	CmdTx_ApertureId
            	                
118122     ,	CmdTx_CxtId
            	           
118123     ,	CmdTx_Err
            	         
118124     ,	CmdTx_MatchId
            	             
118125     ,	CmdTx_Split
            	           
118126     ,	CmdTx_StrmLen1MSB
            	                 
118127     ,	CmdTx_StrmValid
            	               
118128     ,	CmdTx_Vld
            	         
118129     ,	Cxt_Id
            	      
118130     ,	Cxt_IdR
            	       
118131     ,	Cxt_OrdPtr
            	          
118132     ,	Cxt_StrmLen1wOrAddrw
            	                    
118133     ,	Cxt_StrmRatio
            	             
118134     ,	Cxt_StrmType
            	            
118135     ,	Cxt_Update_BufId
            	                
118136     ,	Cxt_Update_PktCnt1
            	                  
118137     ,	Cxt_Used
            	        
118138     ,	Cxt_Write
            	         
118139     ,	CxtEmpty
            	        
118140     ,	CxtOpen
            	       
118141     ,	DbgStall
            	        
118142     ,	GenRx_Req_Addr
            	              
118143     ,	GenRx_Req_Be
            	            
118144     ,	GenRx_Req_BurstType
            	                   
118145     ,	GenRx_Req_Data
            	              
118146     ,	GenRx_Req_Last
            	              
118147     ,	GenRx_Req_Len1
            	              
118148     ,	GenRx_Req_Lock
            	              
118149     ,	GenRx_Req_Opc
            	             
118150     ,	GenRx_Req_Rdy
            	             
118151     ,	GenRx_Req_SeqId
            	               
118152     ,	GenRx_Req_SeqUnOrdered
            	                      
118153     ,	GenRx_Req_SeqUnique
            	                   
118154     ,	GenRx_Req_User
            	              
118155     ,	GenRx_Req_Vld
            	             
118156     ,	GenTx_Req_Addr
            	              
118157     ,	GenTx_Req_Be
            	            
118158     ,	GenTx_Req_BurstType
            	                   
118159     ,	GenTx_Req_Data
            	              
118160     ,	GenTx_Req_Last
            	              
118161     ,	GenTx_Req_Len1
            	              
118162     ,	GenTx_Req_Lock
            	              
118163     ,	GenTx_Req_Opc
            	             
118164     ,	GenTx_Req_Rdy
            	             
118165     ,	GenTx_Req_SeqId
            	               
118166     ,	GenTx_Req_SeqUnOrdered
            	                      
118167     ,	GenTx_Req_SeqUnique
            	                   
118168     ,	GenTx_Req_User
            	              
118169     ,	GenTx_Req_Vld
            	             
118170     ,	IdInfo_AddrMask
            	               
118171     ,	IdInfo_Id
            	         
118172     ,	NextIsWrite
            	           
118173     ,	Rsp_CxtId
            	         
118174     ,	Rsp_ErrCode
            	           
118175     ,	Rsp_GenLast
            	           
118176     ,	Rsp_GenNext
            	           
118177     ,	Rsp_HeadVld
            	           
118178     ,	Rsp_IsErr
            	         
118179     ,	Rsp_IsWr
            	        
118180     ,	Rsp_LastFrag
            	            
118181     ,	Rsp_Opc
            	       
118182     ,	Rsp_OrdPtr
            	          
118183     ,	Rsp_PktLast
            	           
118184     ,	Rsp_PktNext
            	           
118185     ,	RspDlyCxtId
            	           
118186     ,	RspDlyLastNext
            	              
118187     ,	Shortage
            	        
118188     ,	Stall_Ordering_Id
            	                 
118189     ,	Stall_Ordering_On
            	                 
118190     ,	Sys_Clk
            	       
118191     ,	Sys_Clk_ClkS
            	            
118192     ,	Sys_Clk_En
            	          
118193     ,	Sys_Clk_EnS
            	           
118194     ,	Sys_Clk_RetRstN
            	               
118195     ,	Sys_Clk_RstN
            	            
118196     ,	Sys_Clk_Tm
            	          
118197     ,	Sys_Pwr_Idle
            	            
118198     ,	Sys_Pwr_WakeUp
            	              
118199     );
             
118200     	input         CmdRx_CurIsWrite       ;
           	                                      
118201     	input         CmdRx_Err              ;
           	                                      
118202     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
118203     	input         CmdRx_Split            ;
           	                                      
118204     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
118205     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
118206     	input         CmdRx_StrmType         ;
           	                                      
118207     	input         CmdRx_StrmValid        ;
           	                                      
118208     	input         CmdRx_SubWord          ;
           	                                      
118209     	input         CmdRx_Vld              ;
           	                                      
118210     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
118211     	output [2:0]  CmdTx_CxtId            ;
           	                                      
118212     	output        CmdTx_Err              ;
           	                                      
118213     	output [4:0]  CmdTx_MatchId          ;
           	                                      
118214     	output        CmdTx_Split            ;
           	                                      
118215     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
118216     	output        CmdTx_StrmValid        ;
           	                                      
118217     	output        CmdTx_Vld              ;
           	                                      
118218     	output [2:0]  Cxt_Id                 ;
           	                                      
118219     	output [2:0]  Cxt_IdR                ;
           	                                      
118220     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
118221     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
118222     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
118223     	output        Cxt_StrmType           ;
           	                                      
118224     	output        Cxt_Update_BufId       ;
           	                                      
118225     	output        Cxt_Update_PktCnt1     ;
           	                                      
118226     	output [7:0]  Cxt_Used               ;
           	                                      
118227     	output        Cxt_Write              ;
           	                                      
118228     	input         CxtEmpty               ;
           	                                      
118229     	output        CxtOpen                ;
           	                                      
118230     	output [2:0]  DbgStall               ;
           	                                      
118231     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
118232     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
118233     	input         GenRx_Req_BurstType    ;
           	                                      
118234     	input  [31:0] GenRx_Req_Data         ;
           	                                      
118235     	input         GenRx_Req_Last         ;
           	                                      
118236     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
118237     	input         GenRx_Req_Lock         ;
           	                                      
118238     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
118239     	output        GenRx_Req_Rdy          ;
           	                                      
118240     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
118241     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
118242     	input         GenRx_Req_SeqUnique    ;
           	                                      
118243     	input  [7:0]  GenRx_Req_User         ;
           	                                      
118244     	input         GenRx_Req_Vld          ;
           	                                      
118245     	output [31:0] GenTx_Req_Addr         ;
           	                                      
118246     	output [3:0]  GenTx_Req_Be           ;
           	                                      
118247     	output        GenTx_Req_BurstType    ;
           	                                      
118248     	output [31:0] GenTx_Req_Data         ;
           	                                      
118249     	output        GenTx_Req_Last         ;
           	                                      
118250     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
118251     	output        GenTx_Req_Lock         ;
           	                                      
118252     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
118253     	input         GenTx_Req_Rdy          ;
           	                                      
118254     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
118255     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
118256     	output        GenTx_Req_SeqUnique    ;
           	                                      
118257     	output [7:0]  GenTx_Req_User         ;
           	                                      
118258     	output        GenTx_Req_Vld          ;
           	                                      
118259     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
118260     	output [4:0]  IdInfo_Id              ;
           	                                      
118261     	input         NextIsWrite            ;
           	                                      
118262     	input  [2:0]  Rsp_CxtId              ;
           	                                      
118263     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
118264     	input         Rsp_GenLast            ;
           	                                      
118265     	input         Rsp_GenNext            ;
           	                                      
118266     	input         Rsp_HeadVld            ;
           	                                      
118267     	input         Rsp_IsErr              ;
           	                                      
118268     	input         Rsp_IsWr               ;
           	                                      
118269     	input         Rsp_LastFrag           ;
           	                                      
118270     	input  [3:0]  Rsp_Opc                ;
           	                                      
118271     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
118272     	input         Rsp_PktLast            ;
           	                                      
118273     	input         Rsp_PktNext            ;
           	                                      
118274     	input  [2:0]  RspDlyCxtId            ;
           	                                      
118275     	input         RspDlyLastNext         ;
           	                                      
118276     	output        Shortage               ;
           	                                      
118277     	output [4:0]  Stall_Ordering_Id      ;
           	                                      
118278     	output        Stall_Ordering_On      ;
           	                                      
118279     	input         Sys_Clk                ;
           	                                      
118280     	input         Sys_Clk_ClkS           ;
           	                                      
118281     	input         Sys_Clk_En             ;
           	                                      
118282     	input         Sys_Clk_EnS            ;
           	                                      
118283     	input         Sys_Clk_RetRstN        ;
           	                                      
118284     	input         Sys_Clk_RstN           ;
           	                                      
118285     	input         Sys_Clk_Tm             ;
           	                                      
118286     	output        Sys_Pwr_Idle           ;
           	                                      
118287     	output        Sys_Pwr_WakeUp         ;
           	                                      
118288     	wire        u_123a                            ;
           	                                               
118289     	wire [16:0] u_13                              ;
           	                                               
118290     	wire        u_148                             ;
           	                                               
118291     	reg         u_14a                             ;
           	                                               
118292     	wire        u_1636                            ;
           	                                               
118293     	reg  [4:0]  u_1c99                            ;
           	                                               
118294     	wire        u_22b9                            ;
           	                                               
118295     	wire [31:0] u_2393                            ;
           	                                               
118296     	wire [7:0]  u_2638                            ;
           	                                               
118297     	wire        u_2a1f                            ;
           	                                               
118298     	wire        u_2da8                            ;
           	                                               
118299     	wire [7:0]  u_2f72                            ;
           	                                               
118300     	wire        u_3093                            ;
           	                                               
118301     	reg  [4:0]  u_31e2                            ;
           	                                               
118302     	wire        u_3604                            ;
           	                                               
118303     	wire        u_3e4f                            ;
           	                                               
118304     	reg  [4:0]  u_4445                            ;
           	                                               
118305     	wire        u_44a3                            ;
           	                                               
118306     	wire        u_4e80                            ;
           	                                               
118307     	wire        u_5007                            ;
           	                                               
118308     	reg  [4:0]  u_5121                            ;
           	                                               
118309     	wire        u_5219                            ;
           	                                               
118310     	wire [2:0]  u_5844                            ;
           	                                               
118311     	wire        u_5955                            ;
           	                                               
118312     	wire [2:0]  u_5e6b                            ;
           	                                               
118313     	wire        u_5fa                             ;
           	                                               
118314     	reg  [4:0]  u_6cd9                            ;
           	                                               
118315     	wire        u_70d9                            ;
           	                                               
118316     	reg  [4:0]  u_72fa                            ;
           	                                               
118317     	wire        u_7377                            ;
           	                                               
118318     	reg  [4:0]  u_7697                            ;
           	                                               
118319     	reg         u_78f7                            ;
           	                                               
118320     	wire        u_7925                            ;
           	                                               
118321     	reg  [4:0]  u_7ba1                            ;
           	                                               
118322     	reg  [4:0]  u_7d13                            ;
           	                                               
118323     	wire        u_7f2                             ;
           	                                               
118324     	wire [31:0] u_828c                            ;
           	                                               
118325     	reg  [4:0]  u_8b74                            ;
           	                                               
118326     	wire [7:0]  u_95e8                            ;
           	                                               
118327     	wire        u_97c4                            ;
           	                                               
118328     	reg  [4:0]  u_9c35                            ;
           	                                               
118329     	reg  [4:0]  u_a25                             ;
           	                                               
118330     	reg         u_a53f                            ;
           	                                               
118331     	wire [7:0]  u_ab1f                            ;
           	                                               
118332     	wire        u_ab35                            ;
           	                                               
118333     	reg  [4:0]  u_ab8a                            ;
           	                                               
118334     	wire        u_afbb                            ;
           	                                               
118335     	wire        u_b0b7                            ;
           	                                               
118336     	wire [3:0]  u_b175                            ;
           	                                               
118337     	wire        u_bcde                            ;
           	                                               
118338     	reg  [4:0]  u_c23c                            ;
           	                                               
118339     	wire [4:0]  u_c4ee                            ;
           	                                               
118340     	reg  [4:0]  u_cddf                            ;
           	                                               
118341     	wire        u_de8c                            ;
           	                                               
118342     	wire        u_e2f1                            ;
           	                                               
118343     	reg  [4:0]  u_e35c                            ;
           	                                               
118344     	wire        u_e38d                            ;
           	                                               
118345     	reg  [4:0]  u_e6e4                            ;
           	                                               
118346     	reg  [1:0]  u_eb20                            ;
           	                                               
118347     	wire        u_f2fb                            ;
           	                                               
118348     	wire        u_fa9e                            ;
           	                                               
118349     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
118350     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
118351     	wire [6:0]  Addr                              ;
           	                                               
118352     	reg  [8:0]  Aper_PathId                       ;
           	                                               
118353     	wire        CurPrivateNextIsWrite             ;
           	                                               
118354     	wire [7:0]  CxtId                             ;
           	                                               
118355     	wire [7:0]  CxtUsed                           ;
           	                                               
118356     	reg         First                             ;
           	                                               
118357     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
118358     	wire        Go_CxtAlloc                       ;
           	                                               
118359     	wire        Go_Ord                            ;
           	                                               
118360     	wire        GoPkt                             ;
           	                                               
118361     	wire [7:0]  Len1W                             ;
           	                                               
118362     	wire [2:0]  New_OrdId                         ;
           	                                               
118363     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
118364     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
118365     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
118366     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
118367     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
118368     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
118369     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
118370     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
118371     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
118372     	wire        NextTx                            ;
           	                                               
118373     	wire [7:0]  Ord_Free                          ;
           	                                               
118374     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
118375     	wire [4:0]  Ord_Key                           ;
           	                                               
118376     	wire        Ord_KeyMatch                      ;
           	                                               
118377     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
118378     	wire [7:0]  Ord_Used                          ;
           	                                               
118379     	wire [4:0]  Ord_Val                           ;
           	                                               
118380     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
118381     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
118382     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
118383     	wire [4:0]  OrdCam_0_Val                      ;
           	                                               
118384     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
118385     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
118386     	wire [4:0]  OrdCam_1_Val                      ;
           	                                               
118387     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
118388     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
118389     	wire [4:0]  OrdCam_2_Val                      ;
           	                                               
118390     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
118391     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
118392     	wire [4:0]  OrdCam_3_Val                      ;
           	                                               
118393     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
118394     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
118395     	wire [4:0]  OrdCam_4_Val                      ;
           	                                               
118396     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
118397     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
118398     	wire [4:0]  OrdCam_5_Val                      ;
           	                                               
118399     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
118400     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
118401     	wire [4:0]  OrdCam_6_Val                      ;
           	                                               
118402     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
118403     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
118404     	wire [4:0]  OrdCam_7_Val                      ;
           	                                               
118405     	wire [7:0]  OrdKeyEn                          ;
           	                                               
118406     	wire        OrdKeyMatchId_0                   ;
           	                                               
118407     	wire        OrdKeyMatchId_1                   ;
           	                                               
118408     	wire        OrdKeyMatchId_2                   ;
           	                                               
118409     	wire        OrdKeyMatchId_3                   ;
           	                                               
118410     	wire        OrdKeyMatchId_4                   ;
           	                                               
118411     	wire        OrdKeyMatchId_5                   ;
           	                                               
118412     	wire        OrdKeyMatchId_6                   ;
           	                                               
118413     	wire        OrdKeyMatchId_7                   ;
           	                                               
118414     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
118415     	wire [7:0]  OrdValEn                          ;
           	                                               
118416     	wire        OrdValMatchId_0                   ;
           	                                               
118417     	wire        OrdValMatchId_1                   ;
           	                                               
118418     	wire        OrdValMatchId_2                   ;
           	                                               
118419     	wire        OrdValMatchId_3                   ;
           	                                               
118420     	wire        OrdValMatchId_4                   ;
           	                                               
118421     	wire        OrdValMatchId_5                   ;
           	                                               
118422     	wire        OrdValMatchId_6                   ;
           	                                               
118423     	wire        OrdValMatchId_7                   ;
           	                                               
118424     	wire [4:0]  PathZ                             ;
           	                                               
118425     	wire        PrvBusy                           ;
           	                                               
118426     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
118427     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
118428     	wire        Rdy_CxtAlloc                      ;
           	                                               
118429     	wire        Rdy_Ord                           ;
           	                                               
118430     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
118431     	wire        RxAbort                           ;
           	                                               
118432     	wire        RxPre                             ;
           	                                               
118433     	wire        Vld_CxtAlloc                      ;
           	                                               
118434     	wire        Vld_Ord                           ;
           	                                               
118435     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
118436     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
118437     	reg  [2:0]  DbgStall                          ;
           	                                               
118438     	reg         dontStop                          ;
           	                                               
118439     	wire [15:0] uAper_PathId_caseSel              ;
           	                                               
118440     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
118441     	rsnoc_z_T_C_S_C_L_R_D_z_F5t17 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                       
118442     	assign uAper_PathId_caseSel =
           	                             
118443     		{		u_13 [16]
           		 		         
118444     			,	u_13 [15]
           			 	         
118445     			,	u_13 [14]
           			 	         
118446     			,	u_13 [13]
           			 	         
118447     			,	u_13 [12]
           			 	         
118448     			,	u_13 [11]
           			 	         
118449     			,	u_13 [10]
           			 	         
118450     			,	u_13 [9]
           			 	        
118451     			,	u_13 [8]
           			 	        
118452     			,	u_13 [7]
           			 	        
118453     			,	u_13 [6]
           			 	        
118454     			,	u_13 [5]
           			 	        
118455     			,	u_13 [4]
           			 	        
118456     			,	u_13 [3]
           			 	        
118457     			,	u_13 [2]
           			 	        
118458     			,	u_13 [1]
           			 	        
118459     		}
           		 
118460     		;
           		 
118461     	always @( uAper_PathId_caseSel ) begin
           	                                      
118462     		case ( uAper_PathId_caseSel )
           		                             
118463     			16'b0000000000000001 : Aper_PathId = 9'b010101111 ;
           			                                                   
118464     			16'b0000000000000010 : Aper_PathId = 9'b010100100 ;
           			                                                   
118465     			16'b0000000000000100 : Aper_PathId = 9'b010100101 ;
           			                                                   
118466     			16'b0000000000001000 : Aper_PathId = 9'b010100010 ;
           			                                                   
118467     			16'b0000000000010000 : Aper_PathId = 9'b010100001 ;
           			                                                   
118468     			16'b0000000000100000 : Aper_PathId = 9'b010100000 ;
           			                                                   
118469     			16'b0000000001000000 : Aper_PathId = 9'b010101011 ;
           			                                                   
118470     			16'b0000000010000000 : Aper_PathId = 9'b010110101 ;
           			                                                   
118471     			16'b0000000100000000 : Aper_PathId = 9'b010100011 ;
           			                                                   
118472     			16'b0000001000000000 : Aper_PathId = 9'b010110111 ;
           			                                                   
118473     			16'b0000010000000000 : Aper_PathId = 9'b010110000 ;
           			                                                   
118474     			16'b0000100000000000 : Aper_PathId = 9'b010111000 ;
           			                                                   
118475     			16'b0001000000000000 : Aper_PathId = 9'b010111001 ;
           			                                                   
118476     			16'b0010000000000000 : Aper_PathId = 9'b010111010 ;
           			                                                   
118477     			16'b0100000000000000 : Aper_PathId = 9'b010111011 ;
           			                                                   
118478     			16'b1000000000000000 : Aper_PathId = 9'b010110011 ;
           			                                                   
118479     			16'b0                : Aper_PathId = 9'b010101110 ;
           			                                                   
118480     			default              : Aper_PathId = 9'b0 ;
           			                                           
118481     		endcase
           		       
118482     	end
           	   
118483     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
118484     	assign Vld_CxtAlloc = CmdRx_Vld & ~ RxPre & NextTx & First;
           	                                                           
118485     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud80( .I( RspDlyCxtId ) , .O( u_95e8 ) );
           	                                                                      
118486     	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
           	                                 
118487     		.CxtUsed( CxtUsed )
           		                   
118488     	,	.FreeCxt( u_95e8 )
           	 	                  
118489     	,	.FreeVld( RspDlyLastNext )
           	 	                          
118490     	,	.NewCxt( CxtId )
           	 	                
118491     	,	.NewRdy( Rdy_CxtAlloc )
           	 	                       
118492     	,	.NewVld( Vld_CxtAlloc )
           	 	                       
118493     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118494     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118495     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118496     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118497     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118498     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118499     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118500     	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
118501     	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
118502     	);
           	  
118503     	assign Go_CxtAlloc = Rdy_CxtAlloc | ~ First;
           	                                            
118504     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
118505     	assign Ord_Val = { PathZ };
           	                           
118506     	assign Cxt_OrdPtr =
           	                   
118507     			( Ord_KeyMatch ? { 1'b0 , u_5e6b } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-3-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117642     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
117643     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "green">	==></font>
117644     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117667     	,	.Rx_Req_User( Gen0_Req_User )
           	<font color = "red">-1-</font> 	                             
117668     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           <font color = "red">	==></font>
117669     	,	.StrmRatio( Strm1_Ratio & { 1 { 1'b1 }  } )
           <font color = "red">	==></font>
117670     	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
117671     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
117672     	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
117673     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117756     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	<font color = "green">-1-</font>                                                                                                                
117757     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           <font color = "green">	==></font>
117758     	assign RdPendCntDec =
           	<font color = "red">-2-</font>                     
117759     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117834     	assign TxEcc_Head = Tx1_Head;
           	<font color = "red">-1-</font>                             
117835     	assign Tx_Head = TxEcc_Head;
           <font color = "green">	==></font>
117836     	assign TxEcc_Tail = Tx1_Tail;
           <font color = "red">	==></font>
117837     	assign Tx_Tail = TxEcc_Tail;
           <font color = "red">	==></font>
117838     	assign TxEcc_Vld = Tx1_Vld;
           <font color = "red">	==></font>
117839     	assign Tx_Vld = TxEcc_Vld;
           <font color = "red">	==></font>
117840     	assign Dbg_Rx_Data_Last = Rx1_Data [73];
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117845     	assign Dbg_Rx_Data_Datum4_Byte = Rx1_Data [43:36];
           	<font color = "red">-1-</font>                                                  
117846     	assign Dbg_Rx_Data_Datum7_Be = Rx1_Data [71];
           <font color = "red">	==></font>
117847     	assign Dbg_Rx_Data_Datum7_Byte = Rx1_Data [70:63];
           <font color = "red">	==></font>
117848     	assign Dbg_Rx_Data_Datum6_Be = Rx1_Data [62];
           <font color = "red">	==></font>
117849     	assign Dbg_Rx_Data_Datum6_Byte = Rx1_Data [61:54];
           <font color = "green">	==></font>
117850     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118034     	assign IdInfo_0_AddrMask = { 29'b01111111111111111111111111111 , 3'b111 };
           	<font color = "green">-1-</font>                                                                          
118035     	assign CnMatch_0_0 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           <font color = "green">	==></font>
118036     	assign SnMatch_0 = CnMatch_0_0;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118039     
           <font color = "green">-1-</font>
118040     
           <font color = "green">==></font>
118041     
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_138997">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_2f749bd4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
