

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_67_7'
================================================================
* Date:           Thu May  9 22:10:32 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_7  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    5877|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   416|       0|    2086|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    2761|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   416|    2761|    8071|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    16|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U40  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U41  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U42  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U43  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U44  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U45  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U46  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U47  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U48  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U49  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U50  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U51  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U52  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U53  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U54  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_5_3_64_1_1_U56         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U57         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U62         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U67         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U72         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_8_3_64_1_1_U55         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U61         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U66         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U71         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U58         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U59         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U60         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U63         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U64         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U65         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U68         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U69         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U70         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U73         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U74         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U75         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 416|  0|2086|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_830_p2         |         +|   0|  0|   12|           4|           4|
    |add_ln80_10_fu_1600_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_11_fu_1604_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_12_fu_1329_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_13_fu_1335_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_14_fu_1610_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_15_fu_1614_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_16_fu_1393_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_17_fu_1399_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_18_fu_1620_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_19_fu_1624_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_1_fu_1221_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_20_fu_1463_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_21_fu_1630_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_22_fu_1634_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_23_fu_1514_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_24_fu_1520_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_25_fu_1652_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_2_fu_1580_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_3_fu_1584_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_4_fu_1240_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_5_fu_1246_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_6_fu_1590_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_7_fu_1594_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_8_fu_1278_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_9_fu_1284_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_fu_1215_p2        |         +|   0|  0|  135|         128|         128|
    |add_ln81_fu_556_p2         |         +|   0|  0|   12|           4|           2|
    |empty_29_fu_680_p2         |         +|   0|  0|   12|           4|           3|
    |empty_30_fu_760_p2         |         +|   0|  0|   12|           4|           3|
    |empty_fu_620_p2            |         +|   0|  0|   12|           4|           2|
    |sub_ln77_10_fu_802_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln77_1_fu_582_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_2_fu_598_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_3_fu_636_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_4_fu_652_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_6_fu_696_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_7_fu_722_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_8_fu_738_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_9_fu_786_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_fu_566_p2         |         -|   0|  0|   12|           4|           4|
    |tmp_19_fu_1534_p10         |         -|   0|  0|   12|           4|           4|
    |tmp_s_fu_1052_p10          |         -|   0|  0|   12|           4|           4|
    |and_ln80_10_fu_1431_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_11_fu_1444_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_12_fu_1457_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_13_fu_1495_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_14_fu_1508_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_15_fu_1647_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_1_fu_1259_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_2_fu_1272_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_3_fu_1297_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_4_fu_1310_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_5_fu_1323_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_6_fu_1348_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_7_fu_1361_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_8_fu_1374_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_9_fu_1387_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_fu_1234_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln80_10_fu_728_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_11_fu_754_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln80_12_fu_776_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_13_fu_792_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_14_fu_818_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln80_15_fu_824_p2     |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln80_1_fu_572_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_2_fu_588_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_3_fu_614_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_4_fu_626_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_5_fu_642_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_6_fu_668_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_7_fu_674_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_8_fu_686_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_9_fu_712_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_fu_550_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln80_10_fu_1424_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_11_fu_1437_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_12_fu_1450_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_13_fu_1488_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_14_fu_1501_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_15_fu_1640_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_1_fu_1252_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_2_fu_1265_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_3_fu_1290_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_4_fu_1303_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_5_fu_1316_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_6_fu_1341_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_7_fu_1354_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_8_fu_1367_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_9_fu_1380_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_fu_1227_p3     |    select|   0|  0|    2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln70_fu_540_p2         |       xor|   0|  0|    3|           3|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 5877|        5518|        5505|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add124231_fu_134         |   9|          2|  128|        256|
    |add124_128232_fu_138     |   9|          2|  128|        256|
    |add124_243233_fu_142     |   9|          2|  128|        256|
    |add124_358234_fu_146     |   9|          2|  128|        256|
    |add124_4235_fu_150       |   9|          2|  128|        256|
    |add124_5236_fu_154       |   9|          2|  128|        256|
    |add124_6237_fu_158       |   9|          2|  128|        256|
    |add124_7238_fu_162       |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_166                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add124231_fu_134                     |  128|   0|  128|          0|
    |add124_128232_fu_138                 |  128|   0|  128|          0|
    |add124_243233_fu_142                 |  128|   0|  128|          0|
    |add124_358234_fu_146                 |  128|   0|  128|          0|
    |add124_4235_fu_150                   |  128|   0|  128|          0|
    |add124_5236_fu_154                   |  128|   0|  128|          0|
    |add124_6237_fu_158                   |  128|   0|  128|          0|
    |add124_7238_fu_162                   |  128|   0|  128|          0|
    |add_ln80_12_reg_2201                 |  128|   0|  128|          0|
    |add_ln80_13_reg_2206                 |  128|   0|  128|          0|
    |add_ln80_16_reg_2211                 |  128|   0|  128|          0|
    |add_ln80_17_reg_2216                 |  128|   0|  128|          0|
    |add_ln80_1_reg_2176                  |  128|   0|  128|          0|
    |add_ln80_20_reg_2226                 |  128|   0|  128|          0|
    |add_ln80_4_reg_2181                  |  128|   0|  128|          0|
    |add_ln80_5_reg_2186                  |  128|   0|  128|          0|
    |add_ln80_8_reg_2191                  |  128|   0|  128|          0|
    |add_ln80_9_reg_2196                  |  128|   0|  128|          0|
    |add_ln80_reg_2171                    |  128|   0|  128|          0|
    |and_ln80_11_reg_2221                 |  128|   0|  128|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |i_fu_166                             |    4|   0|    4|          0|
    |icmp_ln80_10_reg_2124                |    1|   0|    1|          0|
    |icmp_ln80_11_reg_2134                |    1|   0|    1|          0|
    |icmp_ln80_12_reg_2139                |    1|   0|    1|          0|
    |icmp_ln80_13_reg_2149                |    1|   0|    1|          0|
    |icmp_ln80_14_reg_2160                |    1|   0|    1|          0|
    |icmp_ln80_15_reg_2166                |    1|   0|    1|          0|
    |icmp_ln80_15_reg_2166_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln80_1_reg_2047                 |    1|   0|    1|          0|
    |icmp_ln80_2_reg_2057                 |    1|   0|    1|          0|
    |icmp_ln80_3_reg_2067                 |    1|   0|    1|          0|
    |icmp_ln80_4_reg_2072                 |    1|   0|    1|          0|
    |icmp_ln80_5_reg_2082                 |    1|   0|    1|          0|
    |icmp_ln80_6_reg_2093                 |    1|   0|    1|          0|
    |icmp_ln80_7_reg_2099                 |    1|   0|    1|          0|
    |icmp_ln80_8_reg_2104                 |    1|   0|    1|          0|
    |icmp_ln80_9_reg_2114                 |    1|   0|    1|          0|
    |icmp_ln80_reg_2037                   |    1|   0|    1|          0|
    |mul_ln80_25_reg_2231                 |  128|   0|  128|          0|
    |sub_ln77_10_reg_2154                 |    4|   0|    4|          0|
    |sub_ln77_1_reg_2052                  |    4|   0|    4|          0|
    |sub_ln77_2_reg_2062                  |    4|   0|    4|          0|
    |sub_ln77_3_reg_2077                  |    4|   0|    4|          0|
    |sub_ln77_4_reg_2087                  |    4|   0|    4|          0|
    |sub_ln77_6_reg_2109                  |    4|   0|    4|          0|
    |sub_ln77_7_reg_2119                  |    4|   0|    4|          0|
    |sub_ln77_8_reg_2129                  |    4|   0|    4|          0|
    |sub_ln77_9_reg_2144                  |    4|   0|    4|          0|
    |sub_ln77_reg_2042                    |    4|   0|    4|          0|
    |tmp_20_reg_2016                      |    1|   0|    1|          0|
    |trunc_ln34_reg_2020                  |    3|   0|    3|          0|
    |xor_ln70_reg_2028                    |    3|   0|    3|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2761|   0| 2761|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|arr_24                    |   in|  128|     ap_none|                         arr_24|        scalar|
|arr_23                    |   in|  128|     ap_none|                         arr_23|        scalar|
|arr_22                    |   in|  128|     ap_none|                         arr_22|        scalar|
|arr_21                    |   in|  128|     ap_none|                         arr_21|        scalar|
|arr_20                    |   in|  128|     ap_none|                         arr_20|        scalar|
|arr_19                    |   in|  128|     ap_none|                         arr_19|        scalar|
|arr_18                    |   in|  128|     ap_none|                         arr_18|        scalar|
|arr_17                    |   in|  128|     ap_none|                         arr_17|        scalar|
|arg1_r_3_reload           |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload           |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload           |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload           |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload           |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_reload             |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload           |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload           |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload           |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload           |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload           |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload           |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload           |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload           |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|arg1_r_2_reload           |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_1_reload           |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_reload             |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|add124_7238_out           |  out|  128|      ap_vld|                add124_7238_out|       pointer|
|add124_7238_out_ap_vld    |  out|    1|      ap_vld|                add124_7238_out|       pointer|
|add124_6237_out           |  out|  128|      ap_vld|                add124_6237_out|       pointer|
|add124_6237_out_ap_vld    |  out|    1|      ap_vld|                add124_6237_out|       pointer|
|add124_5236_out           |  out|  128|      ap_vld|                add124_5236_out|       pointer|
|add124_5236_out_ap_vld    |  out|    1|      ap_vld|                add124_5236_out|       pointer|
|add124_4235_out           |  out|  128|      ap_vld|                add124_4235_out|       pointer|
|add124_4235_out_ap_vld    |  out|    1|      ap_vld|                add124_4235_out|       pointer|
|add124_358234_out         |  out|  128|      ap_vld|              add124_358234_out|       pointer|
|add124_358234_out_ap_vld  |  out|    1|      ap_vld|              add124_358234_out|       pointer|
|add124_243233_out         |  out|  128|      ap_vld|              add124_243233_out|       pointer|
|add124_243233_out_ap_vld  |  out|    1|      ap_vld|              add124_243233_out|       pointer|
|add124_128232_out         |  out|  128|      ap_vld|              add124_128232_out|       pointer|
|add124_128232_out_ap_vld  |  out|    1|      ap_vld|              add124_128232_out|       pointer|
|add124231_out             |  out|  128|      ap_vld|                  add124231_out|       pointer|
|add124231_out_ap_vld      |  out|    1|      ap_vld|                  add124231_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

