-makelib xcelium_lib/xil_defaultlib \
  "../../../../basic_output_vivado.srcs/sources_1/bd/design_1/ipshared/2450/hdl/verilog/basic_output.v" \
  "../../../bd/design_1/ip/design_1_basic_output_0_0/sim/design_1_basic_output_0_0.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

