#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 11 14:37:52 2023
# Process ID: 9584
# Current directory: X:/Documents/ec311/lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14412 X:\Documents\ec311\lab2\lab2\lab2.xpr
# Log file: X:/Documents/ec311/lab2/lab2/vivado.log
# Journal file: X:/Documents/ec311/lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/Documents/ec311/lab2/lab2/lab2.xpr
close [ open X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v w ]
add_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v
update_compile_order -fileset sources_1
add_files -norecurse {X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/subtractor.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/half_adder.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/full_adder.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/full_adder_testbench.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/half_adder_testbench.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse X:/Documents/ec311/lab2/lab2/lab2.srcs/constrs_1/Nexys4DDR_Master.xdc
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/ALU.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/subtractor.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/full_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/half_adder.v] -no_script -reset -force -quiet
remove_files  {X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/subtractor.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/full_adder.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sources_1/new/half_adder.v}
update_compile_order -fileset sources_1
add_files -norecurse {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/full_adder_testbench.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/half_adder_testbench.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/full_adder_testbench.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/half_adder_testbench.v X:/Documents/ec311/lab2/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v}
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v] -no_script -reset -force -quiet
remove_files  X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v] -no_script -reset -force -quiet
remove_files  {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v] -no_script -reset -force -quiet
remove_files  {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v}
add_files {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v] -no_script -reset -force -quiet
remove_files  {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v] -no_script -reset -force -quiet
remove_files  {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v}
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v] -no_script -reset -force -quiet
remove_files  X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v
export_ip_user_files -of_objects  [get_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v] -no_script -reset -force -quiet
remove_files  X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v
add_files {X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/full_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/half_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ALU.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/decoder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/ripple_adder.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/ripple_adder_testbench.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/ALU_testbench.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/full_adder_testbench.v X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/half_adder_testbench.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {50000ns} -objects [get_filesets sim_1]
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source ALU_testbench.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
close [ open X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/carry_select_adder.v w ]
add_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/carry_select_adder.v
update_compile_order -fileset sources_1
close [ open X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/mux_2x1.v w ]
add_files X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/mux_2x1.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/carry_select_testbench.v w ]
add_files -fileset sim_1 X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/carry_select_testbench.v
update_compile_order -fileset sim_1
