Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 14 15:48:30 2025
| Host         : LAPTOP-DHS056N6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_rotation_design_wrapper_control_sets_placed.rpt
| Design       : image_rotation_design_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   253 |
| Unused register locations in slices containing registers |   672 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            7 |
|      3 |            5 |
|      4 |           49 |
|      5 |           21 |
|      6 |            1 |
|      7 |            2 |
|      8 |           26 |
|      9 |            2 |
|     10 |            8 |
|     12 |            8 |
|     13 |           11 |
|     14 |           14 |
|     15 |           19 |
|    16+ |           79 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             460 |          158 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             417 |          185 |
| Yes          | No                    | No                     |            1524 |          417 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1655 |          467 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                                 Enable Signal                                                                                                                 |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                    | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                  |                1 |              1 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                  |                                                                                                                                                                                                                                              |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                           | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                  |                                                                                                                                                                                                                                              |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/reset                                                                                                                    |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                                                                                |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                  |                                                                                                                                                                                                                                              |                1 |              2 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                  |                1 |              3 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                1 |              3 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                |                1 |              3 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                  |                                                                                                                                                                                                                                              |                1 |              3 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                         |                4 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                              | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0]_4[0]                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0]_5[0]                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                              |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                       |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0]_2[0]                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                 |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0]_1[0]                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0]_0[0]                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0][0]                                              | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.s_ready_i_reg[0]_3[0]                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                             |                3 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                 |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                               |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                   | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                             |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                          | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                             |                3 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                 |                3 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                          | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                          | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                               |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                               | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                               |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0][1]                                                    | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                        |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                          | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                             | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                     |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                         |                                                                                                                                                                                                                                              |                3 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                               |                3 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                               |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                               |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                          | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                        |                                                                                                                                                                                                                                              |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                3 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[56][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              4 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                              | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                3 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_master_slots[2].r_issuing_cnt_reg[20][0]                                                                              | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[4][0]                                                                               | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_master_slots[3].r_issuing_cnt_reg[28]_1[0]                                                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                     | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                1 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                   | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                          |                1 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[20]_1[0]                                                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                     | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_master_slots[3].w_issuing_cnt_reg[28]_0[0]                                                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                              | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[4][0]                                                                               | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                              | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                     | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[12][0]                                                                              | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[12]_0[0]                                                                            | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                     | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                2 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                1 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                              | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                1 |              5 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | image_rotation_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                           | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |              7 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                     | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                               |                1 |              7 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                           | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                      |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                       |                                                                                                                                                                                                                                              |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                              |                4 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                      | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                           | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                      |                3 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                              |                5 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                     | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                3 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                         |                                                                                                                                                                                                                                              |                5 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                            | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                              |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                            | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                           | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                           | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                           | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                     | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                           | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                     | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                3 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                      | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                       |                                                                                                                                                                                                                                              |                3 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                           | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                           | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                      |                3 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                           | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                            | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                     | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              9 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                           | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |              9 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                5 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                4 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0][0]                                                    | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                        |                6 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                        |                                                                                                                                                                                                                                              |                4 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                            | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                2 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                                  |                4 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                5 |             10 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                2 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                             | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                4 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[13]_i_1_n_0                                                                                                  | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                         |                                                                                                                                                                                                                                              |                3 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                               |                                                                                                                                                                                                                                              |                2 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                    | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                7 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[15]_i_1__0_n_0                                                                                                |                                                                                                                                                                                                                                              |                5 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[15]_i_1__3_n_0                                                                                                |                                                                                                                                                                                                                                              |                3 |             12 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                               |                                                                                                                                                                                                                                              |                4 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                4 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[13]_i_1_n_0                                                                                        | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                4 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                            | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                5 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                               |                                                                                                                                                                                                                                              |                4 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_39_out                                                                                                                                  | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                3 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[13]_i_1_n_0                                                                                                  | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                               |                                                                                                                                                                                                                                              |                4 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_7_out                                                                                                                                   | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[13]_i_1_n_0                                                                                        |                2 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                        | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                  |                4 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                         |                6 |             13 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[15]_i_1__2_n_0                                                                                                |                                                                                                                                                                                                                                              |                4 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                              |                3 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                              |                4 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                              |                4 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                              | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                5 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[15]_i_1__1_n_0                                                                                                |                                                                                                                                                                                                                                              |                5 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                              |                3 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[15]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                              |                4 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                              |                3 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                            | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                2 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                              |                4 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                              |                5 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg              | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0             |                4 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                              |                3 |             14 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                4 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                4 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                       | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                4 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                4 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                         | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                3 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                        | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |                2 |             15 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                           |                                                                                                                                                                                                                                              |                3 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                8 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                           |                                                                                                                                                                                                                                              |                3 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                                              |                3 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                           |                                                                                                                                                                                                                                              |                3 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                          | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                4 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                              |                6 |             16 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_awvalid_0                                                                                                                  | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                8 |             17 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.last_bram_addr_reg_0[0]                                                                   | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |                6 |             18 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                6 |             19 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                8 |             19 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                              |                9 |             20 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                7 |             20 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                9 |             20 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                7 |             20 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                    | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                5 |             22 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                  |                9 |             23 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |               15 |             23 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                              |                9 |             24 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                8 |             25 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                     | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                7 |             25 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                              |                6 |             27 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                       |                                                                                                                                                                                                                                              |                5 |             27 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                              |                5 |             27 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                       |                                                                                                                                                                                                                                              |                5 |             27 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                         | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                7 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                              |                6 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                       |                                                                                                                                                                                                                                              |                6 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                       |                                                                                                                                                                                                                                              |                8 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                              |                5 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                              |                8 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                       |                                                                                                                                                                                                                                              |                7 |             28 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                         | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |               11 |             30 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                          | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                               |                8 |             31 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                  | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                7 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                | image_rotation_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                           |               13 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                  | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                9 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                | image_rotation_design_i/axi_ip_0/inst/axi_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                9 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                          | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                                  |               11 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                              |                8 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/IPIC_STATE_reg_2[0]                                                                                                                                         | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                  |               11 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                            | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |               10 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                              | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[13]_i_1_n_0                                                                                        |                9 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                  |                                                                                                                                                                                                                                              |                9 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                       |                                                                                                                                                                                                                                              |                8 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                    |                8 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                             |                                                                                                                                                                                                                                              |               14 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                  |                                                                                                                                                                                                                                              |                8 |             32 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                9 |             33 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                  |                                                                                                                                                                                                                                              |                9 |             33 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               13 |             33 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_i_1_n_0                                                                                                                                                              |               15 |             36 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                              | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |               10 |             36 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |               13 |             36 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                              | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                          |               12 |             37 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                              |               12 |             37 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                      |                                                                                                                                                                                                                                              |               13 |             38 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                              |                5 |             39 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |               14 |             40 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg              | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                           |                7 |             42 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               | image_rotation_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                            |               27 |             43 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                              |               12 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                              |               10 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                              |               15 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                              |               13 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                              |               11 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                              |               11 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                              |                                                                                                                                                                                                                                              |               16 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                              |               10 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                              |               10 |             45 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                              |                9 |             46 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                              |                9 |             46 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                              |                8 |             46 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                              |               11 |             46 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                              |               10 |             46 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                              |                9 |             46 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                         | image_rotation_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                7 |             47 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 | image_rotation_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                   | image_rotation_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               10 |             48 |
|  image_rotation_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |              174 |            523 |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


