/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  wire [10:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [31:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [18:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[9] ? in_data[47] : in_data[14];
  assign celloutsig_0_47z = !(celloutsig_0_2z ? celloutsig_0_5z : celloutsig_0_28z);
  assign celloutsig_0_46z = celloutsig_0_38z | celloutsig_0_7z;
  assign celloutsig_0_15z = celloutsig_0_11z | celloutsig_0_5z;
  assign celloutsig_1_6z = celloutsig_1_3z[3] ^ in_data[151];
  assign celloutsig_1_19z = celloutsig_1_16z[17] ^ celloutsig_1_4z;
  assign celloutsig_0_1z = in_data[52] ^ celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_16z[4] ^ in_data[51];
  reg [10:0] _11_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_4z[9:1], celloutsig_0_3z, celloutsig_0_0z };
  assign { _02_[10:6], _00_, _02_[4:0] } = _11_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 11'h000;
    else _01_ <= celloutsig_0_9z[13:3];
  assign celloutsig_1_4z = celloutsig_1_3z[5:0] == celloutsig_1_2z[6:1];
  assign celloutsig_0_25z = { celloutsig_0_1z, celloutsig_0_12z } == { _02_[7:6], _00_, _02_[4:2] };
  assign celloutsig_0_7z = in_data[9:1] === in_data[78:70];
  assign celloutsig_0_5z = celloutsig_0_4z[14:4] >= { celloutsig_0_4z[10:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_19z[17:12] || { celloutsig_0_19z[16:12], celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[109], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } < in_data[131:116];
  assign celloutsig_0_28z = { celloutsig_0_4z[3], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_1z } < { celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_29z = celloutsig_0_13z[0] & ~(celloutsig_0_20z);
  assign celloutsig_1_8z = { celloutsig_1_3z[8:4], celloutsig_1_1z, celloutsig_1_7z } * { celloutsig_1_5z[3:1], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_16z = { _02_[9:6], _00_, _02_[4:3], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_15z } * { _02_[9:6], _00_, _02_[4:0] };
  assign celloutsig_1_9z = ~ { in_data[185:178], celloutsig_1_8z };
  assign celloutsig_1_13z = ~ celloutsig_1_11z[25:20];
  assign celloutsig_0_23z = ~ { celloutsig_0_13z[13:12], celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_9z[13:12], celloutsig_0_10z } | { celloutsig_0_4z[13:9], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[134:128] | { in_data[142:137], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_2z[3:1], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z[5:3], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } | { celloutsig_1_3z[7:4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[8:3], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } | { celloutsig_1_3z[7:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_11z = & celloutsig_0_9z[10:6];
  assign celloutsig_0_20z = & { _00_, _02_[7:6], _02_[4:0], celloutsig_0_1z };
  assign celloutsig_0_3z = ~^ { in_data[93:85], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_38z = ~^ { celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_22z };
  assign celloutsig_1_10z = { in_data[181:178], celloutsig_1_4z } >> celloutsig_1_5z[5:1];
  assign celloutsig_0_9z = { in_data[47:33], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } >> { _02_[8:6], _00_, _02_[4:3], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_35z = in_data[49:47] << { celloutsig_0_34z[1], celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_1_16z = { celloutsig_1_9z[9:6], celloutsig_1_9z } << { celloutsig_1_14z[9:3], celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_8z = { celloutsig_0_4z[13:12], celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_14z = { celloutsig_1_3z[9:1], celloutsig_1_4z, celloutsig_1_7z } >>> { celloutsig_1_3z[2:0], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_11z[17:8] ~^ in_data[138:129];
  assign celloutsig_0_10z = { in_data[20:17], celloutsig_0_0z } ~^ in_data[19:15];
  assign celloutsig_0_13z = { in_data[78:69], celloutsig_0_8z, celloutsig_0_0z } ~^ { in_data[53:45], celloutsig_0_12z };
  assign celloutsig_0_33z = { _01_[10:5], celloutsig_0_20z } ^ { celloutsig_0_13z[5], celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[67:60], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } ^ in_data[79:63];
  assign celloutsig_0_12z = celloutsig_0_10z ^ { celloutsig_0_8z[0], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_13z[7:3], celloutsig_0_12z, _02_[10:6], _00_, _02_[4:0] } ^ in_data[92:72];
  assign celloutsig_0_2z = ~((in_data[18] & celloutsig_0_0z) | in_data[46]);
  assign celloutsig_1_0z = ~((in_data[135] & in_data[167]) | (in_data[108] & in_data[183]));
  assign celloutsig_1_1z = ~((in_data[181] & in_data[189]) | (in_data[142] & in_data[162]));
  assign celloutsig_0_14z = ~((_02_[7] & celloutsig_0_5z) | (celloutsig_0_3z & celloutsig_0_4z[0]));
  assign _02_[5] = _00_;
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
