
audio_fft_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001da30  0800cee0  0800cee0  0000dee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802a910  0802a910  0002c460  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802a910  0802a910  0002b910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802a918  0802a918  0002c460  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802a918  0802a918  0002b918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802a91c  0802a91c  0002b91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000460  20000000  0802a920  0002c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002c460  2**0
                  CONTENTS
 10 .bss          0000aed8  20000460  20000460  0002c460  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000b338  2000b338  0002c460  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002c460  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029403  00000000  00000000  0002c490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000056d9  00000000  00000000  00055893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001970  00000000  00000000  0005af70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000126a  00000000  00000000  0005c8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004c49  00000000  00000000  0005db4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dcba  00000000  00000000  00062793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db35a  00000000  00000000  0008044d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000137  00000000  00000000  0015b7a7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000070c0  00000000  00000000  0015b8e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001629a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  00162a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  00166327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000460 	.word	0x20000460
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cec8 	.word	0x0800cec8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000464 	.word	0x20000464
 80001cc:	0800cec8 	.word	0x0800cec8

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__gedf2>:
 8000548:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800054c:	e006      	b.n	800055c <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__ledf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	e002      	b.n	800055c <__cmpdf2+0x4>
 8000556:	bf00      	nop

08000558 <__cmpdf2>:
 8000558:	f04f 0c01 	mov.w	ip, #1
 800055c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000560:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000564:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000568:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800056c:	bf18      	it	ne
 800056e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000572:	d01b      	beq.n	80005ac <__cmpdf2+0x54>
 8000574:	b001      	add	sp, #4
 8000576:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800057a:	bf0c      	ite	eq
 800057c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000580:	ea91 0f03 	teqne	r1, r3
 8000584:	bf02      	ittt	eq
 8000586:	ea90 0f02 	teqeq	r0, r2
 800058a:	2000      	moveq	r0, #0
 800058c:	4770      	bxeq	lr
 800058e:	f110 0f00 	cmn.w	r0, #0
 8000592:	ea91 0f03 	teq	r1, r3
 8000596:	bf58      	it	pl
 8000598:	4299      	cmppl	r1, r3
 800059a:	bf08      	it	eq
 800059c:	4290      	cmpeq	r0, r2
 800059e:	bf2c      	ite	cs
 80005a0:	17d8      	asrcs	r0, r3, #31
 80005a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005a6:	f040 0001 	orr.w	r0, r0, #1
 80005aa:	4770      	bx	lr
 80005ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d102      	bne.n	80005bc <__cmpdf2+0x64>
 80005b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005ba:	d107      	bne.n	80005cc <__cmpdf2+0x74>
 80005bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c4:	d1d6      	bne.n	8000574 <__cmpdf2+0x1c>
 80005c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ca:	d0d3      	beq.n	8000574 <__cmpdf2+0x1c>
 80005cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdrcmple>:
 80005d4:	4684      	mov	ip, r0
 80005d6:	4610      	mov	r0, r2
 80005d8:	4662      	mov	r2, ip
 80005da:	468c      	mov	ip, r1
 80005dc:	4619      	mov	r1, r3
 80005de:	4663      	mov	r3, ip
 80005e0:	e000      	b.n	80005e4 <__aeabi_cdcmpeq>
 80005e2:	bf00      	nop

080005e4 <__aeabi_cdcmpeq>:
 80005e4:	b501      	push	{r0, lr}
 80005e6:	f7ff ffb7 	bl	8000558 <__cmpdf2>
 80005ea:	2800      	cmp	r0, #0
 80005ec:	bf48      	it	mi
 80005ee:	f110 0f00 	cmnmi.w	r0, #0
 80005f2:	bd01      	pop	{r0, pc}

080005f4 <__aeabi_dcmpeq>:
 80005f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f8:	f7ff fff4 	bl	80005e4 <__aeabi_cdcmpeq>
 80005fc:	bf0c      	ite	eq
 80005fe:	2001      	moveq	r0, #1
 8000600:	2000      	movne	r0, #0
 8000602:	f85d fb08 	ldr.w	pc, [sp], #8
 8000606:	bf00      	nop

08000608 <__aeabi_dcmplt>:
 8000608:	f84d ed08 	str.w	lr, [sp, #-8]!
 800060c:	f7ff ffea 	bl	80005e4 <__aeabi_cdcmpeq>
 8000610:	bf34      	ite	cc
 8000612:	2001      	movcc	r0, #1
 8000614:	2000      	movcs	r0, #0
 8000616:	f85d fb08 	ldr.w	pc, [sp], #8
 800061a:	bf00      	nop

0800061c <__aeabi_dcmple>:
 800061c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000620:	f7ff ffe0 	bl	80005e4 <__aeabi_cdcmpeq>
 8000624:	bf94      	ite	ls
 8000626:	2001      	movls	r0, #1
 8000628:	2000      	movhi	r0, #0
 800062a:	f85d fb08 	ldr.w	pc, [sp], #8
 800062e:	bf00      	nop

08000630 <__aeabi_dcmpge>:
 8000630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000634:	f7ff ffce 	bl	80005d4 <__aeabi_cdrcmple>
 8000638:	bf94      	ite	ls
 800063a:	2001      	movls	r0, #1
 800063c:	2000      	movhi	r0, #0
 800063e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000642:	bf00      	nop

08000644 <__aeabi_dcmpgt>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff ffc4 	bl	80005d4 <__aeabi_cdrcmple>
 800064c:	bf34      	ite	cc
 800064e:	2001      	movcc	r0, #1
 8000650:	2000      	movcs	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <__aeabi_uldivmod>:
 8000658:	b953      	cbnz	r3, 8000670 <__aeabi_uldivmod+0x18>
 800065a:	b94a      	cbnz	r2, 8000670 <__aeabi_uldivmod+0x18>
 800065c:	2900      	cmp	r1, #0
 800065e:	bf08      	it	eq
 8000660:	2800      	cmpeq	r0, #0
 8000662:	bf1c      	itt	ne
 8000664:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000668:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800066c:	f000 b988 	b.w	8000980 <__aeabi_idiv0>
 8000670:	f1ad 0c08 	sub.w	ip, sp, #8
 8000674:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000678:	f000 f806 	bl	8000688 <__udivmoddi4>
 800067c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000684:	b004      	add	sp, #16
 8000686:	4770      	bx	lr

08000688 <__udivmoddi4>:
 8000688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800068c:	9d08      	ldr	r5, [sp, #32]
 800068e:	468e      	mov	lr, r1
 8000690:	4604      	mov	r4, r0
 8000692:	4688      	mov	r8, r1
 8000694:	2b00      	cmp	r3, #0
 8000696:	d14a      	bne.n	800072e <__udivmoddi4+0xa6>
 8000698:	428a      	cmp	r2, r1
 800069a:	4617      	mov	r7, r2
 800069c:	d962      	bls.n	8000764 <__udivmoddi4+0xdc>
 800069e:	fab2 f682 	clz	r6, r2
 80006a2:	b14e      	cbz	r6, 80006b8 <__udivmoddi4+0x30>
 80006a4:	f1c6 0320 	rsb	r3, r6, #32
 80006a8:	fa01 f806 	lsl.w	r8, r1, r6
 80006ac:	fa20 f303 	lsr.w	r3, r0, r3
 80006b0:	40b7      	lsls	r7, r6
 80006b2:	ea43 0808 	orr.w	r8, r3, r8
 80006b6:	40b4      	lsls	r4, r6
 80006b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006bc:	fa1f fc87 	uxth.w	ip, r7
 80006c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006c4:	0c23      	lsrs	r3, r4, #16
 80006c6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006ce:	fb01 f20c 	mul.w	r2, r1, ip
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d909      	bls.n	80006ea <__udivmoddi4+0x62>
 80006d6:	18fb      	adds	r3, r7, r3
 80006d8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80006dc:	f080 80ea 	bcs.w	80008b4 <__udivmoddi4+0x22c>
 80006e0:	429a      	cmp	r2, r3
 80006e2:	f240 80e7 	bls.w	80008b4 <__udivmoddi4+0x22c>
 80006e6:	3902      	subs	r1, #2
 80006e8:	443b      	add	r3, r7
 80006ea:	1a9a      	subs	r2, r3, r2
 80006ec:	b2a3      	uxth	r3, r4
 80006ee:	fbb2 f0fe 	udiv	r0, r2, lr
 80006f2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006fa:	fb00 fc0c 	mul.w	ip, r0, ip
 80006fe:	459c      	cmp	ip, r3
 8000700:	d909      	bls.n	8000716 <__udivmoddi4+0x8e>
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000708:	f080 80d6 	bcs.w	80008b8 <__udivmoddi4+0x230>
 800070c:	459c      	cmp	ip, r3
 800070e:	f240 80d3 	bls.w	80008b8 <__udivmoddi4+0x230>
 8000712:	443b      	add	r3, r7
 8000714:	3802      	subs	r0, #2
 8000716:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800071a:	eba3 030c 	sub.w	r3, r3, ip
 800071e:	2100      	movs	r1, #0
 8000720:	b11d      	cbz	r5, 800072a <__udivmoddi4+0xa2>
 8000722:	40f3      	lsrs	r3, r6
 8000724:	2200      	movs	r2, #0
 8000726:	e9c5 3200 	strd	r3, r2, [r5]
 800072a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800072e:	428b      	cmp	r3, r1
 8000730:	d905      	bls.n	800073e <__udivmoddi4+0xb6>
 8000732:	b10d      	cbz	r5, 8000738 <__udivmoddi4+0xb0>
 8000734:	e9c5 0100 	strd	r0, r1, [r5]
 8000738:	2100      	movs	r1, #0
 800073a:	4608      	mov	r0, r1
 800073c:	e7f5      	b.n	800072a <__udivmoddi4+0xa2>
 800073e:	fab3 f183 	clz	r1, r3
 8000742:	2900      	cmp	r1, #0
 8000744:	d146      	bne.n	80007d4 <__udivmoddi4+0x14c>
 8000746:	4573      	cmp	r3, lr
 8000748:	d302      	bcc.n	8000750 <__udivmoddi4+0xc8>
 800074a:	4282      	cmp	r2, r0
 800074c:	f200 8105 	bhi.w	800095a <__udivmoddi4+0x2d2>
 8000750:	1a84      	subs	r4, r0, r2
 8000752:	eb6e 0203 	sbc.w	r2, lr, r3
 8000756:	2001      	movs	r0, #1
 8000758:	4690      	mov	r8, r2
 800075a:	2d00      	cmp	r5, #0
 800075c:	d0e5      	beq.n	800072a <__udivmoddi4+0xa2>
 800075e:	e9c5 4800 	strd	r4, r8, [r5]
 8000762:	e7e2      	b.n	800072a <__udivmoddi4+0xa2>
 8000764:	2a00      	cmp	r2, #0
 8000766:	f000 8090 	beq.w	800088a <__udivmoddi4+0x202>
 800076a:	fab2 f682 	clz	r6, r2
 800076e:	2e00      	cmp	r6, #0
 8000770:	f040 80a4 	bne.w	80008bc <__udivmoddi4+0x234>
 8000774:	1a8a      	subs	r2, r1, r2
 8000776:	0c03      	lsrs	r3, r0, #16
 8000778:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800077c:	b280      	uxth	r0, r0
 800077e:	b2bc      	uxth	r4, r7
 8000780:	2101      	movs	r1, #1
 8000782:	fbb2 fcfe 	udiv	ip, r2, lr
 8000786:	fb0e 221c 	mls	r2, lr, ip, r2
 800078a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800078e:	fb04 f20c 	mul.w	r2, r4, ip
 8000792:	429a      	cmp	r2, r3
 8000794:	d907      	bls.n	80007a6 <__udivmoddi4+0x11e>
 8000796:	18fb      	adds	r3, r7, r3
 8000798:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800079c:	d202      	bcs.n	80007a4 <__udivmoddi4+0x11c>
 800079e:	429a      	cmp	r2, r3
 80007a0:	f200 80e0 	bhi.w	8000964 <__udivmoddi4+0x2dc>
 80007a4:	46c4      	mov	ip, r8
 80007a6:	1a9b      	subs	r3, r3, r2
 80007a8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007ac:	fb0e 3312 	mls	r3, lr, r2, r3
 80007b0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007b4:	fb02 f404 	mul.w	r4, r2, r4
 80007b8:	429c      	cmp	r4, r3
 80007ba:	d907      	bls.n	80007cc <__udivmoddi4+0x144>
 80007bc:	18fb      	adds	r3, r7, r3
 80007be:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80007c2:	d202      	bcs.n	80007ca <__udivmoddi4+0x142>
 80007c4:	429c      	cmp	r4, r3
 80007c6:	f200 80ca 	bhi.w	800095e <__udivmoddi4+0x2d6>
 80007ca:	4602      	mov	r2, r0
 80007cc:	1b1b      	subs	r3, r3, r4
 80007ce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007d2:	e7a5      	b.n	8000720 <__udivmoddi4+0x98>
 80007d4:	f1c1 0620 	rsb	r6, r1, #32
 80007d8:	408b      	lsls	r3, r1
 80007da:	fa22 f706 	lsr.w	r7, r2, r6
 80007de:	431f      	orrs	r7, r3
 80007e0:	fa0e f401 	lsl.w	r4, lr, r1
 80007e4:	fa20 f306 	lsr.w	r3, r0, r6
 80007e8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007ec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007f0:	4323      	orrs	r3, r4
 80007f2:	fa00 f801 	lsl.w	r8, r0, r1
 80007f6:	fa1f fc87 	uxth.w	ip, r7
 80007fa:	fbbe f0f9 	udiv	r0, lr, r9
 80007fe:	0c1c      	lsrs	r4, r3, #16
 8000800:	fb09 ee10 	mls	lr, r9, r0, lr
 8000804:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000808:	fb00 fe0c 	mul.w	lr, r0, ip
 800080c:	45a6      	cmp	lr, r4
 800080e:	fa02 f201 	lsl.w	r2, r2, r1
 8000812:	d909      	bls.n	8000828 <__udivmoddi4+0x1a0>
 8000814:	193c      	adds	r4, r7, r4
 8000816:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800081a:	f080 809c 	bcs.w	8000956 <__udivmoddi4+0x2ce>
 800081e:	45a6      	cmp	lr, r4
 8000820:	f240 8099 	bls.w	8000956 <__udivmoddi4+0x2ce>
 8000824:	3802      	subs	r0, #2
 8000826:	443c      	add	r4, r7
 8000828:	eba4 040e 	sub.w	r4, r4, lr
 800082c:	fa1f fe83 	uxth.w	lr, r3
 8000830:	fbb4 f3f9 	udiv	r3, r4, r9
 8000834:	fb09 4413 	mls	r4, r9, r3, r4
 8000838:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800083c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000840:	45a4      	cmp	ip, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x1ce>
 8000844:	193c      	adds	r4, r7, r4
 8000846:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800084a:	f080 8082 	bcs.w	8000952 <__udivmoddi4+0x2ca>
 800084e:	45a4      	cmp	ip, r4
 8000850:	d97f      	bls.n	8000952 <__udivmoddi4+0x2ca>
 8000852:	3b02      	subs	r3, #2
 8000854:	443c      	add	r4, r7
 8000856:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800085a:	eba4 040c 	sub.w	r4, r4, ip
 800085e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000862:	4564      	cmp	r4, ip
 8000864:	4673      	mov	r3, lr
 8000866:	46e1      	mov	r9, ip
 8000868:	d362      	bcc.n	8000930 <__udivmoddi4+0x2a8>
 800086a:	d05f      	beq.n	800092c <__udivmoddi4+0x2a4>
 800086c:	b15d      	cbz	r5, 8000886 <__udivmoddi4+0x1fe>
 800086e:	ebb8 0203 	subs.w	r2, r8, r3
 8000872:	eb64 0409 	sbc.w	r4, r4, r9
 8000876:	fa04 f606 	lsl.w	r6, r4, r6
 800087a:	fa22 f301 	lsr.w	r3, r2, r1
 800087e:	431e      	orrs	r6, r3
 8000880:	40cc      	lsrs	r4, r1
 8000882:	e9c5 6400 	strd	r6, r4, [r5]
 8000886:	2100      	movs	r1, #0
 8000888:	e74f      	b.n	800072a <__udivmoddi4+0xa2>
 800088a:	fbb1 fcf2 	udiv	ip, r1, r2
 800088e:	0c01      	lsrs	r1, r0, #16
 8000890:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000894:	b280      	uxth	r0, r0
 8000896:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800089a:	463b      	mov	r3, r7
 800089c:	4638      	mov	r0, r7
 800089e:	463c      	mov	r4, r7
 80008a0:	46b8      	mov	r8, r7
 80008a2:	46be      	mov	lr, r7
 80008a4:	2620      	movs	r6, #32
 80008a6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008aa:	eba2 0208 	sub.w	r2, r2, r8
 80008ae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008b2:	e766      	b.n	8000782 <__udivmoddi4+0xfa>
 80008b4:	4601      	mov	r1, r0
 80008b6:	e718      	b.n	80006ea <__udivmoddi4+0x62>
 80008b8:	4610      	mov	r0, r2
 80008ba:	e72c      	b.n	8000716 <__udivmoddi4+0x8e>
 80008bc:	f1c6 0220 	rsb	r2, r6, #32
 80008c0:	fa2e f302 	lsr.w	r3, lr, r2
 80008c4:	40b7      	lsls	r7, r6
 80008c6:	40b1      	lsls	r1, r6
 80008c8:	fa20 f202 	lsr.w	r2, r0, r2
 80008cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008d0:	430a      	orrs	r2, r1
 80008d2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008d6:	b2bc      	uxth	r4, r7
 80008d8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008dc:	0c11      	lsrs	r1, r2, #16
 80008de:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008e2:	fb08 f904 	mul.w	r9, r8, r4
 80008e6:	40b0      	lsls	r0, r6
 80008e8:	4589      	cmp	r9, r1
 80008ea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ee:	b280      	uxth	r0, r0
 80008f0:	d93e      	bls.n	8000970 <__udivmoddi4+0x2e8>
 80008f2:	1879      	adds	r1, r7, r1
 80008f4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80008f8:	d201      	bcs.n	80008fe <__udivmoddi4+0x276>
 80008fa:	4589      	cmp	r9, r1
 80008fc:	d81f      	bhi.n	800093e <__udivmoddi4+0x2b6>
 80008fe:	eba1 0109 	sub.w	r1, r1, r9
 8000902:	fbb1 f9fe 	udiv	r9, r1, lr
 8000906:	fb09 f804 	mul.w	r8, r9, r4
 800090a:	fb0e 1119 	mls	r1, lr, r9, r1
 800090e:	b292      	uxth	r2, r2
 8000910:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000914:	4542      	cmp	r2, r8
 8000916:	d229      	bcs.n	800096c <__udivmoddi4+0x2e4>
 8000918:	18ba      	adds	r2, r7, r2
 800091a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800091e:	d2c4      	bcs.n	80008aa <__udivmoddi4+0x222>
 8000920:	4542      	cmp	r2, r8
 8000922:	d2c2      	bcs.n	80008aa <__udivmoddi4+0x222>
 8000924:	f1a9 0102 	sub.w	r1, r9, #2
 8000928:	443a      	add	r2, r7
 800092a:	e7be      	b.n	80008aa <__udivmoddi4+0x222>
 800092c:	45f0      	cmp	r8, lr
 800092e:	d29d      	bcs.n	800086c <__udivmoddi4+0x1e4>
 8000930:	ebbe 0302 	subs.w	r3, lr, r2
 8000934:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000938:	3801      	subs	r0, #1
 800093a:	46e1      	mov	r9, ip
 800093c:	e796      	b.n	800086c <__udivmoddi4+0x1e4>
 800093e:	eba7 0909 	sub.w	r9, r7, r9
 8000942:	4449      	add	r1, r9
 8000944:	f1a8 0c02 	sub.w	ip, r8, #2
 8000948:	fbb1 f9fe 	udiv	r9, r1, lr
 800094c:	fb09 f804 	mul.w	r8, r9, r4
 8000950:	e7db      	b.n	800090a <__udivmoddi4+0x282>
 8000952:	4673      	mov	r3, lr
 8000954:	e77f      	b.n	8000856 <__udivmoddi4+0x1ce>
 8000956:	4650      	mov	r0, sl
 8000958:	e766      	b.n	8000828 <__udivmoddi4+0x1a0>
 800095a:	4608      	mov	r0, r1
 800095c:	e6fd      	b.n	800075a <__udivmoddi4+0xd2>
 800095e:	443b      	add	r3, r7
 8000960:	3a02      	subs	r2, #2
 8000962:	e733      	b.n	80007cc <__udivmoddi4+0x144>
 8000964:	f1ac 0c02 	sub.w	ip, ip, #2
 8000968:	443b      	add	r3, r7
 800096a:	e71c      	b.n	80007a6 <__udivmoddi4+0x11e>
 800096c:	4649      	mov	r1, r9
 800096e:	e79c      	b.n	80008aa <__udivmoddi4+0x222>
 8000970:	eba1 0109 	sub.w	r1, r1, r9
 8000974:	46c4      	mov	ip, r8
 8000976:	fbb1 f9fe 	udiv	r9, r1, lr
 800097a:	fb09 f804 	mul.w	r8, r9, r4
 800097e:	e7c4      	b.n	800090a <__udivmoddi4+0x282>

08000980 <__aeabi_idiv0>:
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop

08000984 <ILI9341_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2120      	movs	r1, #32
 800098c:	4802      	ldr	r0, [pc, #8]	@ (8000998 <ILI9341_Select+0x14>)
 800098e:	f002 f803 	bl	8002998 <HAL_GPIO_WritePin>
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40020800 	.word	0x40020800

0800099c <ILI9341_Unselect>:

void ILI9341_Unselect() {
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 80009a0:	2201      	movs	r2, #1
 80009a2:	2120      	movs	r1, #32
 80009a4:	4802      	ldr	r0, [pc, #8]	@ (80009b0 <ILI9341_Unselect+0x14>)
 80009a6:	f001 fff7 	bl	8002998 <HAL_GPIO_WritePin>
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40020800 	.word	0x40020800

080009b4 <ILI9341_Reset>:

static void ILI9341_Reset() {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	2110      	movs	r1, #16
 80009bc:	4806      	ldr	r0, [pc, #24]	@ (80009d8 <ILI9341_Reset+0x24>)
 80009be:	f001 ffeb 	bl	8002998 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80009c2:	2005      	movs	r0, #5
 80009c4:	f001 f9ba 	bl	8001d3c <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 80009c8:	2201      	movs	r2, #1
 80009ca:	2110      	movs	r1, #16
 80009cc:	4802      	ldr	r0, [pc, #8]	@ (80009d8 <ILI9341_Reset+0x24>)
 80009ce:	f001 ffe3 	bl	8002998 <HAL_GPIO_WritePin>
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40020800 	.word	0x40020800

080009dc <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2101      	movs	r1, #1
 80009ea:	4807      	ldr	r0, [pc, #28]	@ (8000a08 <ILI9341_WriteCommand+0x2c>)
 80009ec:	f001 ffd4 	bl	8002998 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80009f0:	1df9      	adds	r1, r7, #7
 80009f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009f6:	2201      	movs	r2, #1
 80009f8:	4804      	ldr	r0, [pc, #16]	@ (8000a0c <ILI9341_WriteCommand+0x30>)
 80009fa:	f003 fc0a 	bl	8004212 <HAL_SPI_Transmit>
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40020400 	.word	0x40020400
 8000a0c:	2000052c 	.word	0x2000052c

08000a10 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	4811      	ldr	r0, [pc, #68]	@ (8000a64 <ILI9341_WriteData+0x54>)
 8000a20:	f001 ffba 	bl	8002998 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000a24:	e015      	b.n	8000a52 <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000a2c:	bf28      	it	cs
 8000a2e:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000a32:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000a34:	89fa      	ldrh	r2, [r7, #14]
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a3a:	6879      	ldr	r1, [r7, #4]
 8000a3c:	480a      	ldr	r0, [pc, #40]	@ (8000a68 <ILI9341_WriteData+0x58>)
 8000a3e:	f003 fbe8 	bl	8004212 <HAL_SPI_Transmit>
        buff += chunk_size;
 8000a42:	89fb      	ldrh	r3, [r7, #14]
 8000a44:	687a      	ldr	r2, [r7, #4]
 8000a46:	4413      	add	r3, r2
 8000a48:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8000a4a:	89fb      	ldrh	r3, [r7, #14]
 8000a4c:	683a      	ldr	r2, [r7, #0]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1e6      	bne.n	8000a26 <ILI9341_WriteData+0x16>
    }
}
 8000a58:	bf00      	nop
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40020400 	.word	0x40020400
 8000a68:	2000052c 	.word	0x2000052c

08000a6c <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4604      	mov	r4, r0
 8000a74:	4608      	mov	r0, r1
 8000a76:	4611      	mov	r1, r2
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4623      	mov	r3, r4
 8000a7c:	80fb      	strh	r3, [r7, #6]
 8000a7e:	4603      	mov	r3, r0
 8000a80:	80bb      	strh	r3, [r7, #4]
 8000a82:	460b      	mov	r3, r1
 8000a84:	807b      	strh	r3, [r7, #2]
 8000a86:	4613      	mov	r3, r2
 8000a88:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 8000a8a:	202a      	movs	r0, #42	@ 0x2a
 8000a8c:	f7ff ffa6 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000a90:	88fb      	ldrh	r3, [r7, #6]
 8000a92:	0a1b      	lsrs	r3, r3, #8
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	733b      	strb	r3, [r7, #12]
 8000a9a:	88fb      	ldrh	r3, [r7, #6]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	737b      	strb	r3, [r7, #13]
 8000aa0:	887b      	ldrh	r3, [r7, #2]
 8000aa2:	0a1b      	lsrs	r3, r3, #8
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	73bb      	strb	r3, [r7, #14]
 8000aaa:	887b      	ldrh	r3, [r7, #2]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8000ab0:	f107 030c 	add.w	r3, r7, #12
 8000ab4:	2104      	movs	r1, #4
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff ffaa 	bl	8000a10 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8000abc:	202b      	movs	r0, #43	@ 0x2b
 8000abe:	f7ff ff8d 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000ac2:	88bb      	ldrh	r3, [r7, #4]
 8000ac4:	0a1b      	lsrs	r3, r3, #8
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	723b      	strb	r3, [r7, #8]
 8000acc:	88bb      	ldrh	r3, [r7, #4]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	727b      	strb	r3, [r7, #9]
 8000ad2:	883b      	ldrh	r3, [r7, #0]
 8000ad4:	0a1b      	lsrs	r3, r3, #8
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	72bb      	strb	r3, [r7, #10]
 8000adc:	883b      	ldrh	r3, [r7, #0]
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 8000ae2:	f107 0308 	add.w	r3, r7, #8
 8000ae6:	2104      	movs	r1, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ff91 	bl	8000a10 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8000aee:	202c      	movs	r0, #44	@ 0x2c
 8000af0:	f7ff ff74 	bl	80009dc <ILI9341_WriteCommand>
}
 8000af4:	bf00      	nop
 8000af6:	3714      	adds	r7, #20
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd90      	pop	{r4, r7, pc}

08000afc <ILI9341_Init>:

void ILI9341_Init() {
 8000afc:	b590      	push	{r4, r7, lr}
 8000afe:	b09b      	sub	sp, #108	@ 0x6c
 8000b00:	af00      	add	r7, sp, #0
    ILI9341_Select();
 8000b02:	f7ff ff3f 	bl	8000984 <ILI9341_Select>
    ILI9341_Reset();
 8000b06:	f7ff ff55 	bl	80009b4 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f7ff ff66 	bl	80009dc <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000b10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b14:	f001 f912 	bl	8001d3c <HAL_Delay>
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000b18:	20cb      	movs	r0, #203	@ 0xcb
 8000b1a:	f7ff ff5f 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8000b1e:	4a87      	ldr	r2, [pc, #540]	@ (8000d3c <ILI9341_Init+0x240>)
 8000b20:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000b24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b28:	6018      	str	r0, [r3, #0]
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000b2e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000b32:	2105      	movs	r1, #5
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff ff6b 	bl	8000a10 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 8000b3a:	20cf      	movs	r0, #207	@ 0xcf
 8000b3c:	f7ff ff4e 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8000b40:	4a7f      	ldr	r2, [pc, #508]	@ (8000d40 <ILI9341_Init+0x244>)
 8000b42:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b46:	6812      	ldr	r2, [r2, #0]
 8000b48:	4611      	mov	r1, r2
 8000b4a:	8019      	strh	r1, [r3, #0]
 8000b4c:	3302      	adds	r3, #2
 8000b4e:	0c12      	lsrs	r2, r2, #16
 8000b50:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000b52:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b56:	2103      	movs	r1, #3
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff ff59 	bl	8000a10 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 8000b5e:	20e8      	movs	r0, #232	@ 0xe8
 8000b60:	f7ff ff3c 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8000b64:	4a77      	ldr	r2, [pc, #476]	@ (8000d44 <ILI9341_Init+0x248>)
 8000b66:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b6a:	6812      	ldr	r2, [r2, #0]
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	8019      	strh	r1, [r3, #0]
 8000b70:	3302      	adds	r3, #2
 8000b72:	0c12      	lsrs	r2, r2, #16
 8000b74:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000b76:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b7a:	2103      	movs	r1, #3
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff ff47 	bl	8000a10 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8000b82:	20ea      	movs	r0, #234	@ 0xea
 8000b84:	f7ff ff2a 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8000b88:	2300      	movs	r3, #0
 8000b8a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 8000b8e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b92:	2102      	movs	r1, #2
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff ff3b 	bl	8000a10 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8000b9a:	20ed      	movs	r0, #237	@ 0xed
 8000b9c:	f7ff ff1e 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8000ba0:	4b69      	ldr	r3, [pc, #420]	@ (8000d48 <ILI9341_Init+0x24c>)
 8000ba2:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 8000ba4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ba8:	2104      	movs	r1, #4
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff ff30 	bl	8000a10 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8000bb0:	20f7      	movs	r0, #247	@ 0xf7
 8000bb2:	f7ff ff13 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 8000bb6:	2320      	movs	r3, #32
 8000bb8:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8000bbc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f7ff ff24 	bl	8000a10 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8000bc8:	20c0      	movs	r0, #192	@ 0xc0
 8000bca:	f7ff ff07 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8000bce:	2323      	movs	r3, #35	@ 0x23
 8000bd0:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 8000bd4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000bd8:	2101      	movs	r1, #1
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff ff18 	bl	8000a10 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8000be0:	20c1      	movs	r0, #193	@ 0xc1
 8000be2:	f7ff fefb 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 8000be6:	2310      	movs	r3, #16
 8000be8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 8000bec:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff ff0c 	bl	8000a10 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8000bf8:	20c5      	movs	r0, #197	@ 0xc5
 8000bfa:	f7ff feef 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 8000bfe:	f642 033e 	movw	r3, #10302	@ 0x283e
 8000c02:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 8000c06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c0a:	2102      	movs	r1, #2
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff feff 	bl	8000a10 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 8000c12:	20c7      	movs	r0, #199	@ 0xc7
 8000c14:	f7ff fee2 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8000c18:	2386      	movs	r3, #134	@ 0x86
 8000c1a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 8000c1e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000c22:	2101      	movs	r1, #1
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fef3 	bl	8000a10 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 8000c2a:	2036      	movs	r0, #54	@ 0x36
 8000c2c:	f7ff fed6 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 8000c30:	2348      	movs	r3, #72	@ 0x48
 8000c32:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 8000c36:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff fee7 	bl	8000a10 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 8000c42:	203a      	movs	r0, #58	@ 0x3a
 8000c44:	f7ff feca 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8000c48:	2355      	movs	r3, #85	@ 0x55
 8000c4a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 8000c4e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000c52:	2101      	movs	r1, #1
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fedb 	bl	8000a10 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 8000c5a:	20b1      	movs	r0, #177	@ 0xb1
 8000c5c:	f7ff febe 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8000c60:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c64:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 8000c66:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000c6a:	2102      	movs	r1, #2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff fecf 	bl	8000a10 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8000c72:	20b6      	movs	r0, #182	@ 0xb6
 8000c74:	f7ff feb2 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8000c78:	4a34      	ldr	r2, [pc, #208]	@ (8000d4c <ILI9341_Init+0x250>)
 8000c7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c7e:	6812      	ldr	r2, [r2, #0]
 8000c80:	4611      	mov	r1, r2
 8000c82:	8019      	strh	r1, [r3, #0]
 8000c84:	3302      	adds	r3, #2
 8000c86:	0c12      	lsrs	r2, r2, #16
 8000c88:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000c8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c8e:	2103      	movs	r1, #3
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff febd 	bl	8000a10 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8000c96:	20f2      	movs	r0, #242	@ 0xf2
 8000c98:	f7ff fea0 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 8000ca2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff feb1 	bl	8000a10 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8000cae:	2026      	movs	r0, #38	@ 0x26
 8000cb0:	f7ff fe94 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 8000cba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fea5 	bl	8000a10 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 8000cc6:	20e0      	movs	r0, #224	@ 0xe0
 8000cc8:	f7ff fe88 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8000ccc:	4b20      	ldr	r3, [pc, #128]	@ (8000d50 <ILI9341_Init+0x254>)
 8000cce:	f107 0414 	add.w	r4, r7, #20
 8000cd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cd4:	c407      	stmia	r4!, {r0, r1, r2}
 8000cd6:	8023      	strh	r3, [r4, #0]
 8000cd8:	3402      	adds	r4, #2
 8000cda:	0c1b      	lsrs	r3, r3, #16
 8000cdc:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	210f      	movs	r1, #15
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff fe93 	bl	8000a10 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 8000cea:	20e1      	movs	r0, #225	@ 0xe1
 8000cec:	f7ff fe76 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <ILI9341_Init+0x258>)
 8000cf2:	1d3c      	adds	r4, r7, #4
 8000cf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cf6:	c407      	stmia	r4!, {r0, r1, r2}
 8000cf8:	8023      	strh	r3, [r4, #0]
 8000cfa:	3402      	adds	r4, #2
 8000cfc:	0c1b      	lsrs	r3, r3, #16
 8000cfe:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	210f      	movs	r1, #15
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fe83 	bl	8000a10 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 8000d0a:	2011      	movs	r0, #17
 8000d0c:	f7ff fe66 	bl	80009dc <ILI9341_WriteCommand>
    HAL_Delay(120);
 8000d10:	2078      	movs	r0, #120	@ 0x78
 8000d12:	f001 f813 	bl	8001d3c <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 8000d16:	2029      	movs	r0, #41	@ 0x29
 8000d18:	f7ff fe60 	bl	80009dc <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8000d1c:	2036      	movs	r0, #54	@ 0x36
 8000d1e:	f7ff fe5d 	bl	80009dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 8000d22:	2328      	movs	r3, #40	@ 0x28
 8000d24:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000d26:	463b      	mov	r3, r7
 8000d28:	2101      	movs	r1, #1
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff fe70 	bl	8000a10 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 8000d30:	f7ff fe34 	bl	800099c <ILI9341_Unselect>
}
 8000d34:	bf00      	nop
 8000d36:	376c      	adds	r7, #108	@ 0x6c
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd90      	pop	{r4, r7, pc}
 8000d3c:	0800cee0 	.word	0x0800cee0
 8000d40:	0800cee8 	.word	0x0800cee8
 8000d44:	0800ceec 	.word	0x0800ceec
 8000d48:	81120364 	.word	0x81120364
 8000d4c:	0800cef0 	.word	0x0800cef0
 8000d50:	0800cef4 	.word	0x0800cef4
 8000d54:	0800cf04 	.word	0x0800cf04

08000d58 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]
 8000d62:	460b      	mov	r3, r1
 8000d64:	80bb      	strh	r3, [r7, #4]
 8000d66:	4613      	mov	r3, r2
 8000d68:	807b      	strh	r3, [r7, #2]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT))
 8000d6a:	88fb      	ldrh	r3, [r7, #6]
 8000d6c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000d70:	d21f      	bcs.n	8000db2 <ILI9341_DrawPixel+0x5a>
 8000d72:	88bb      	ldrh	r3, [r7, #4]
 8000d74:	2bef      	cmp	r3, #239	@ 0xef
 8000d76:	d81c      	bhi.n	8000db2 <ILI9341_DrawPixel+0x5a>
        return;

    ILI9341_Select();
 8000d78:	f7ff fe04 	bl	8000984 <ILI9341_Select>

    ILI9341_SetAddressWindow(x, y, x+1, y+1);
 8000d7c:	88fb      	ldrh	r3, [r7, #6]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	b29a      	uxth	r2, r3
 8000d82:	88bb      	ldrh	r3, [r7, #4]
 8000d84:	3301      	adds	r3, #1
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	88b9      	ldrh	r1, [r7, #4]
 8000d8a:	88f8      	ldrh	r0, [r7, #6]
 8000d8c:	f7ff fe6e 	bl	8000a6c <ILI9341_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8000d90:	887b      	ldrh	r3, [r7, #2]
 8000d92:	0a1b      	lsrs	r3, r3, #8
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	733b      	strb	r3, [r7, #12]
 8000d9a:	887b      	ldrh	r3, [r7, #2]
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	737b      	strb	r3, [r7, #13]
    ILI9341_WriteData(data, sizeof(data));
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	2102      	movs	r1, #2
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fe32 	bl	8000a10 <ILI9341_WriteData>

    ILI9341_Unselect();
 8000dac:	f7ff fdf6 	bl	800099c <ILI9341_Unselect>
 8000db0:	e000      	b.n	8000db4 <ILI9341_DrawPixel+0x5c>
        return;
 8000db2:	bf00      	nop
}
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <ILI9341_FillRectangle>:
    }

    ILI9341_Unselect();
}

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000dbc:	b590      	push	{r4, r7, lr}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4604      	mov	r4, r0
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4623      	mov	r3, r4
 8000dcc:	80fb      	strh	r3, [r7, #6]
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80bb      	strh	r3, [r7, #4]
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	807b      	strh	r3, [r7, #2]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000de0:	d252      	bcs.n	8000e88 <ILI9341_FillRectangle+0xcc>
 8000de2:	88bb      	ldrh	r3, [r7, #4]
 8000de4:	2bef      	cmp	r3, #239	@ 0xef
 8000de6:	d84f      	bhi.n	8000e88 <ILI9341_FillRectangle+0xcc>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8000de8:	88fa      	ldrh	r2, [r7, #6]
 8000dea:	887b      	ldrh	r3, [r7, #2]
 8000dec:	4413      	add	r3, r2
 8000dee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000df2:	dd03      	ble.n	8000dfc <ILI9341_FillRectangle+0x40>
 8000df4:	88fb      	ldrh	r3, [r7, #6]
 8000df6:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000dfa:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8000dfc:	88ba      	ldrh	r2, [r7, #4]
 8000dfe:	883b      	ldrh	r3, [r7, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	2bf0      	cmp	r3, #240	@ 0xf0
 8000e04:	dd03      	ble.n	8000e0e <ILI9341_FillRectangle+0x52>
 8000e06:	88bb      	ldrh	r3, [r7, #4]
 8000e08:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000e0c:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 8000e0e:	f7ff fdb9 	bl	8000984 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000e12:	88fa      	ldrh	r2, [r7, #6]
 8000e14:	887b      	ldrh	r3, [r7, #2]
 8000e16:	4413      	add	r3, r2
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	b29c      	uxth	r4, r3
 8000e1e:	88ba      	ldrh	r2, [r7, #4]
 8000e20:	883b      	ldrh	r3, [r7, #0]
 8000e22:	4413      	add	r3, r2
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	88b9      	ldrh	r1, [r7, #4]
 8000e2c:	88f8      	ldrh	r0, [r7, #6]
 8000e2e:	4622      	mov	r2, r4
 8000e30:	f7ff fe1c 	bl	8000a6c <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000e34:	8c3b      	ldrh	r3, [r7, #32]
 8000e36:	0a1b      	lsrs	r3, r3, #8
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	733b      	strb	r3, [r7, #12]
 8000e3e:	8c3b      	ldrh	r3, [r7, #32]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2101      	movs	r1, #1
 8000e48:	4811      	ldr	r0, [pc, #68]	@ (8000e90 <ILI9341_FillRectangle+0xd4>)
 8000e4a:	f001 fda5 	bl	8002998 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000e4e:	883b      	ldrh	r3, [r7, #0]
 8000e50:	80bb      	strh	r3, [r7, #4]
 8000e52:	e013      	b.n	8000e7c <ILI9341_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 8000e54:	887b      	ldrh	r3, [r7, #2]
 8000e56:	80fb      	strh	r3, [r7, #6]
 8000e58:	e00a      	b.n	8000e70 <ILI9341_FillRectangle+0xb4>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000e5a:	f107 010c 	add.w	r1, r7, #12
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e62:	2202      	movs	r2, #2
 8000e64:	480b      	ldr	r0, [pc, #44]	@ (8000e94 <ILI9341_FillRectangle+0xd8>)
 8000e66:	f003 f9d4 	bl	8004212 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	80fb      	strh	r3, [r7, #6]
 8000e70:	88fb      	ldrh	r3, [r7, #6]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f1      	bne.n	8000e5a <ILI9341_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 8000e76:	88bb      	ldrh	r3, [r7, #4]
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	80bb      	strh	r3, [r7, #4]
 8000e7c:	88bb      	ldrh	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1e8      	bne.n	8000e54 <ILI9341_FillRectangle+0x98>
        }
    }

    ILI9341_Unselect();
 8000e82:	f7ff fd8b 	bl	800099c <ILI9341_Unselect>
 8000e86:	e000      	b.n	8000e8a <ILI9341_FillRectangle+0xce>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000e88:	bf00      	nop
}
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd90      	pop	{r4, r7, pc}
 8000e90:	40020400 	.word	0x40020400
 8000e94:	2000052c 	.word	0x2000052c

08000e98 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af02      	add	r7, sp, #8
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	23f0      	movs	r3, #240	@ 0xf0
 8000ea8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000eac:	2100      	movs	r1, #0
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff ff84 	bl	8000dbc <ILI9341_FillRectangle>
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec0:	f000 fefa 	bl	8001cb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec4:	f000 f888 	bl	8000fd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec8:	f000 f990 	bl	80011ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000ecc:	f000 f96e 	bl	80011ac <MX_DMA_Init>
  MX_CRC_Init();
 8000ed0:	f000 f8ec 	bl	80010ac <MX_CRC_Init>
  MX_I2S2_Init();
 8000ed4:	f000 f906 	bl	80010e4 <MX_I2S2_Init>
  MX_PDM2PCM_Init();
 8000ed8:	f007 fbee 	bl	80086b8 <MX_PDM2PCM_Init>
  MX_SPI1_Init();
 8000edc:	f000 f930 	bl	8001140 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	/* Display driver initialize */
	ILI9341_Init();
 8000ee0:	f7ff fe0c 	bl	8000afc <ILI9341_Init>
	ILI9341_FillScreen(ILI9341_BLACK);
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	f7ff ffd7 	bl	8000e98 <ILI9341_FillScreen>
#ifdef TEST
	ILI9341_DrawImage(0, 0, 240, 240, (uint16_t*) test_img_240x240);
#endif

	/* DMA initialize */
	HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*) rx_buff, RX_BUFFER_SIZE);
 8000eea:	2280      	movs	r2, #128	@ 0x80
 8000eec:	4923      	ldr	r1, [pc, #140]	@ (8000f7c <main+0xc0>)
 8000eee:	4824      	ldr	r0, [pc, #144]	@ (8000f80 <main+0xc4>)
 8000ef0:	f001 feac 	bl	8002c4c <HAL_I2S_Receive_DMA>

	/* FFT initialize */
	arm_rfft_fast_init_f32(&fft_audio_instance, FFT_LENGTH);
 8000ef4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ef8:	4822      	ldr	r0, [pc, #136]	@ (8000f84 <main+0xc8>)
 8000efa:	f009 fb9f 	bl	800a63c <arm_rfft_fast_init_f32>

	/* Init Hann multipliers */
	init_hann_window(hann_table);
 8000efe:	4822      	ldr	r0, [pc, #136]	@ (8000f88 <main+0xcc>)
 8000f00:	f000 fa58 	bl	80013b4 <init_hann_window>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f04:	f003 fe86 	bl	8004c14 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of NormalizedMutex */
  NormalizedMutexHandle = osMutexNew(&NormalizedMutex_attributes);
 8000f08:	4820      	ldr	r0, [pc, #128]	@ (8000f8c <main+0xd0>)
 8000f0a:	f004 f846 	bl	8004f9a <osMutexNew>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a1f      	ldr	r2, [pc, #124]	@ (8000f90 <main+0xd4>)
 8000f12:	6013      	str	r3, [r2, #0]

  /* creation of FFTMagMutex */
  FFTMagMutexHandle = osMutexNew(&FFTMagMutex_attributes);
 8000f14:	481f      	ldr	r0, [pc, #124]	@ (8000f94 <main+0xd8>)
 8000f16:	f004 f840 	bl	8004f9a <osMutexNew>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a1e      	ldr	r2, [pc, #120]	@ (8000f98 <main+0xdc>)
 8000f1e:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of AudioCapture */
  AudioCaptureHandle = osThreadNew(AudioCaptureTask, NULL, &AudioCapture_attributes);
 8000f20:	4a1e      	ldr	r2, [pc, #120]	@ (8000f9c <main+0xe0>)
 8000f22:	2100      	movs	r1, #0
 8000f24:	481e      	ldr	r0, [pc, #120]	@ (8000fa0 <main+0xe4>)
 8000f26:	f003 febf 	bl	8004ca8 <osThreadNew>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000fa4 <main+0xe8>)
 8000f2e:	6013      	str	r3, [r2, #0]

  /* creation of FFTProcessing */
  FFTProcessingHandle = osThreadNew(FFTProcessingTask, NULL, &FFTProcessing_attributes);
 8000f30:	4a1d      	ldr	r2, [pc, #116]	@ (8000fa8 <main+0xec>)
 8000f32:	2100      	movs	r1, #0
 8000f34:	481d      	ldr	r0, [pc, #116]	@ (8000fac <main+0xf0>)
 8000f36:	f003 feb7 	bl	8004ca8 <osThreadNew>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb0 <main+0xf4>)
 8000f3e:	6013      	str	r3, [r2, #0]

  /* creation of DisplayOutput */
  DisplayOutputHandle = osThreadNew(DisplayOutputTask, NULL, &DisplayOutput_attributes);
 8000f40:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb4 <main+0xf8>)
 8000f42:	2100      	movs	r1, #0
 8000f44:	481c      	ldr	r0, [pc, #112]	@ (8000fb8 <main+0xfc>)
 8000f46:	f003 feaf 	bl	8004ca8 <osThreadNew>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fbc <main+0x100>)
 8000f4e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of AudioCallbackReady */
  AudioCallbackReadyHandle = osEventFlagsNew(&AudioCallbackReady_attributes);
 8000f50:	481b      	ldr	r0, [pc, #108]	@ (8000fc0 <main+0x104>)
 8000f52:	f003 ff3b 	bl	8004dcc <osEventFlagsNew>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4a1a      	ldr	r2, [pc, #104]	@ (8000fc4 <main+0x108>)
 8000f5a:	6013      	str	r3, [r2, #0]

  /* creation of FFTReady */
  FFTReadyHandle = osEventFlagsNew(&FFTReady_attributes);
 8000f5c:	481a      	ldr	r0, [pc, #104]	@ (8000fc8 <main+0x10c>)
 8000f5e:	f003 ff35 	bl	8004dcc <osEventFlagsNew>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4a19      	ldr	r2, [pc, #100]	@ (8000fcc <main+0x110>)
 8000f66:	6013      	str	r3, [r2, #0]

  /* creation of AudioBuffReady */
  AudioBuffReadyHandle = osEventFlagsNew(&AudioBuffReady_attributes);
 8000f68:	4819      	ldr	r0, [pc, #100]	@ (8000fd0 <main+0x114>)
 8000f6a:	f003 ff2f 	bl	8004dcc <osEventFlagsNew>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a18      	ldr	r2, [pc, #96]	@ (8000fd4 <main+0x118>)
 8000f72:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f74:	f003 fe72 	bl	8004c5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <main+0xbc>
 8000f7c:	200005bc 	.word	0x200005bc
 8000f80:	20000484 	.word	0x20000484
 8000f84:	200005a4 	.word	0x200005a4
 8000f88:	200016bc 	.word	0x200016bc
 8000f8c:	0800d014 	.word	0x0800d014
 8000f90:	20000590 	.word	0x20000590
 8000f94:	0800d024 	.word	0x0800d024
 8000f98:	20000594 	.word	0x20000594
 8000f9c:	0800cfa8 	.word	0x0800cfa8
 8000fa0:	080015e1 	.word	0x080015e1
 8000fa4:	20000584 	.word	0x20000584
 8000fa8:	0800cfcc 	.word	0x0800cfcc
 8000fac:	080016a1 	.word	0x080016a1
 8000fb0:	20000588 	.word	0x20000588
 8000fb4:	0800cff0 	.word	0x0800cff0
 8000fb8:	0800172d 	.word	0x0800172d
 8000fbc:	2000058c 	.word	0x2000058c
 8000fc0:	0800d034 	.word	0x0800d034
 8000fc4:	20000598 	.word	0x20000598
 8000fc8:	0800d044 	.word	0x0800d044
 8000fcc:	2000059c 	.word	0x2000059c
 8000fd0:	0800d054 	.word	0x0800d054
 8000fd4:	200005a0 	.word	0x200005a0

08000fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b094      	sub	sp, #80	@ 0x50
 8000fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fde:	f107 0320 	add.w	r3, r7, #32
 8000fe2:	2230      	movs	r2, #48	@ 0x30
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f00a fc30 	bl	800b84c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	4b28      	ldr	r3, [pc, #160]	@ (80010a4 <SystemClock_Config+0xcc>)
 8001002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001004:	4a27      	ldr	r2, [pc, #156]	@ (80010a4 <SystemClock_Config+0xcc>)
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800100a:	6413      	str	r3, [r2, #64]	@ 0x40
 800100c:	4b25      	ldr	r3, [pc, #148]	@ (80010a4 <SystemClock_Config+0xcc>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001018:	2300      	movs	r3, #0
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	4b22      	ldr	r3, [pc, #136]	@ (80010a8 <SystemClock_Config+0xd0>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a21      	ldr	r2, [pc, #132]	@ (80010a8 <SystemClock_Config+0xd0>)
 8001022:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <SystemClock_Config+0xd0>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001034:	2301      	movs	r3, #1
 8001036:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001038:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800103c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103e:	2302      	movs	r3, #2
 8001040:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001042:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001046:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001048:	2308      	movs	r3, #8
 800104a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800104c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001050:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001052:	2302      	movs	r3, #2
 8001054:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001056:	2307      	movs	r3, #7
 8001058:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105a:	f107 0320 	add.w	r3, r7, #32
 800105e:	4618      	mov	r0, r3
 8001060:	f002 fa56 	bl	8003510 <HAL_RCC_OscConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800106a:	f000 fbeb 	bl	8001844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106e:	230f      	movs	r3, #15
 8001070:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001072:	2302      	movs	r3, #2
 8001074:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800107a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800107e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001080:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001084:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	2105      	movs	r1, #5
 800108c:	4618      	mov	r0, r3
 800108e:	f002 fcb7 	bl	8003a00 <HAL_RCC_ClockConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001098:	f000 fbd4 	bl	8001844 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3750      	adds	r7, #80	@ 0x50
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40007000 	.word	0x40007000

080010ac <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <MX_CRC_Init+0x30>)
 80010b2:	4a0b      	ldr	r2, [pc, #44]	@ (80010e0 <MX_CRC_Init+0x34>)
 80010b4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80010b6:	4809      	ldr	r0, [pc, #36]	@ (80010dc <MX_CRC_Init+0x30>)
 80010b8:	f000 ff46 	bl	8001f48 <HAL_CRC_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80010c2:	f000 fbbf 	bl	8001844 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 80010c6:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <MX_CRC_Init+0x30>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <MX_CRC_Init+0x30>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f042 0201 	orr.w	r2, r2, #1
 80010d4:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	2000047c 	.word	0x2000047c
 80010e0:	40023000 	.word	0x40023000

080010e4 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80010e8:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <MX_I2S2_Init+0x54>)
 80010ea:	4a14      	ldr	r2, [pc, #80]	@ (800113c <MX_I2S2_Init+0x58>)
 80010ec:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80010ee:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2S2_Init+0x54>)
 80010f0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80010f4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80010f6:	4b10      	ldr	r3, [pc, #64]	@ (8001138 <MX_I2S2_Init+0x54>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80010fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <MX_I2S2_Init+0x54>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001102:	4b0d      	ldr	r3, [pc, #52]	@ (8001138 <MX_I2S2_Init+0x54>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001108:	4b0b      	ldr	r3, [pc, #44]	@ (8001138 <MX_I2S2_Init+0x54>)
 800110a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800110e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001110:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <MX_I2S2_Init+0x54>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001116:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <MX_I2S2_Init+0x54>)
 8001118:	2200      	movs	r2, #0
 800111a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800111c:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <MX_I2S2_Init+0x54>)
 800111e:	2200      	movs	r2, #0
 8001120:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001122:	4805      	ldr	r0, [pc, #20]	@ (8001138 <MX_I2S2_Init+0x54>)
 8001124:	f001 fc52 	bl	80029cc <HAL_I2S_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 800112e:	f000 fb89 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000484 	.word	0x20000484
 800113c:	40003800 	.word	0x40003800

08001140 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001144:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001146:	4a18      	ldr	r2, [pc, #96]	@ (80011a8 <MX_SPI1_Init+0x68>)
 8001148:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800114c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001150:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001152:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001166:	2200      	movs	r2, #0
 8001168:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800116c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001170:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001174:	2210      	movs	r2, #16
 8001176:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800117a:	2200      	movs	r2, #0
 800117c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800117e:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001180:	2200      	movs	r2, #0
 8001182:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001186:	2200      	movs	r2, #0
 8001188:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800118c:	220a      	movs	r2, #10
 800118e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001192:	f002 ffb5 	bl	8004100 <HAL_SPI_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800119c:	f000 fb52 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000052c 	.word	0x2000052c
 80011a8:	40013000 	.word	0x40013000

080011ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_DMA_Init+0x3c>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a0b      	ldr	r2, [pc, #44]	@ (80011e8 <MX_DMA_Init+0x3c>)
 80011bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_DMA_Init+0x3c>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2105      	movs	r1, #5
 80011d2:	200e      	movs	r0, #14
 80011d4:	f000 fe8e 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80011d8:	200e      	movs	r0, #14
 80011da:	f000 fea7 	bl	8001f2c <HAL_NVIC_EnableIRQ>

}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40023800 	.word	0x40023800

080011ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08a      	sub	sp, #40	@ 0x28
 80011f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
 8001200:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	4b4e      	ldr	r3, [pc, #312]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a4d      	ldr	r2, [pc, #308]	@ (8001340 <MX_GPIO_Init+0x154>)
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b4b      	ldr	r3, [pc, #300]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	4b47      	ldr	r3, [pc, #284]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4a46      	ldr	r2, [pc, #280]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001228:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4b44      	ldr	r3, [pc, #272]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	4b40      	ldr	r3, [pc, #256]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a3f      	ldr	r2, [pc, #252]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001244:	f043 0301 	orr.w	r3, r3, #1
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b3d      	ldr	r3, [pc, #244]	@ (8001340 <MX_GPIO_Init+0x154>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	4b39      	ldr	r3, [pc, #228]	@ (8001340 <MX_GPIO_Init+0x154>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a38      	ldr	r2, [pc, #224]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001260:	f043 0302 	orr.w	r3, r3, #2
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b36      	ldr	r3, [pc, #216]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	603b      	str	r3, [r7, #0]
 8001276:	4b32      	ldr	r3, [pc, #200]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a31      	ldr	r2, [pc, #196]	@ (8001340 <MX_GPIO_Init+0x154>)
 800127c:	f043 0308 	orr.w	r3, r3, #8
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b2f      	ldr	r3, [pc, #188]	@ (8001340 <MX_GPIO_Init+0x154>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0308 	and.w	r3, r3, #8
 800128a:	603b      	str	r3, [r7, #0]
 800128c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_RES_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	2130      	movs	r1, #48	@ 0x30
 8001292:	482c      	ldr	r0, [pc, #176]	@ (8001344 <MX_GPIO_Init+0x158>)
 8001294:	f001 fb80 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_DC_GPIO_Port, SPI1_DC_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	2101      	movs	r1, #1
 800129c:	482a      	ldr	r0, [pc, #168]	@ (8001348 <MX_GPIO_Init+0x15c>)
 800129e:	f001 fb7b 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80012a8:	4828      	ldr	r0, [pc, #160]	@ (800134c <MX_GPIO_Init+0x160>)
 80012aa:	f001 fb75 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012ae:	2301      	movs	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012b2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4619      	mov	r1, r3
 80012c2:	4823      	ldr	r0, [pc, #140]	@ (8001350 <MX_GPIO_Init+0x164>)
 80012c4:	f001 f9cc 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_RES_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_RES_Pin|SPI1_CS_Pin;
 80012c8:	2330      	movs	r3, #48	@ 0x30
 80012ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012cc:	2301      	movs	r3, #1
 80012ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d4:	2300      	movs	r3, #0
 80012d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4619      	mov	r1, r3
 80012de:	4819      	ldr	r0, [pc, #100]	@ (8001344 <MX_GPIO_Init+0x158>)
 80012e0:	f001 f9be 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 80012e4:	2301      	movs	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4619      	mov	r1, r3
 80012fa:	4813      	ldr	r0, [pc, #76]	@ (8001348 <MX_GPIO_Init+0x15c>)
 80012fc:	f001 f9b0 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001300:	2304      	movs	r3, #4
 8001302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4619      	mov	r1, r3
 8001312:	480d      	ldr	r0, [pc, #52]	@ (8001348 <MX_GPIO_Init+0x15c>)
 8001314:	f001 f9a4 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001318:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800131c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131e:	2301      	movs	r3, #1
 8001320:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	4806      	ldr	r0, [pc, #24]	@ (800134c <MX_GPIO_Init+0x160>)
 8001332:	f001 f995 	bl	8002660 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001336:	bf00      	nop
 8001338:	3728      	adds	r7, #40	@ 0x28
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40020800 	.word	0x40020800
 8001348:	40020400 	.word	0x40020400
 800134c:	40020c00 	.word	0x40020c00
 8001350:	40020000 	.word	0x40020000

08001354 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	/* Only when the interrupt is triggered by I2S connected to the microphone */
	if (hi2s->Instance == SPI2) {
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a06      	ldr	r2, [pc, #24]	@ (800137c <HAL_I2S_RxHalfCpltCallback+0x28>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d105      	bne.n	8001372 <HAL_I2S_RxHalfCpltCallback+0x1e>
		osEventFlagsSet(AudioCallbackReadyHandle, AUDIO_FLAG_HALF);
 8001366:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2101      	movs	r1, #1
 800136c:	4618      	mov	r0, r3
 800136e:	f003 fd6d 	bl	8004e4c <osEventFlagsSet>
	}
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40003800 	.word	0x40003800
 8001380:	20000598 	.word	0x20000598

08001384 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	/* Only when the interrupt is triggered by I2S connected to the microphone */
	if (hi2s->Instance == SPI2) {
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a06      	ldr	r2, [pc, #24]	@ (80013ac <HAL_I2S_RxCpltCallback+0x28>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d105      	bne.n	80013a2 <HAL_I2S_RxCpltCallback+0x1e>
		osEventFlagsSet(AudioCallbackReadyHandle, AUDIO_FLAG_FULL);
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_I2S_RxCpltCallback+0x2c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2102      	movs	r1, #2
 800139c:	4618      	mov	r0, r3
 800139e:	f003 fd55 	bl	8004e4c <osEventFlagsSet>
	}
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40003800 	.word	0x40003800
 80013b0:	20000598 	.word	0x20000598

080013b4 <init_hann_window>:

void init_hann_window(float32_t *hann_table) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NORMALIZED_BUFFER_SIZE; i++) {
 80013bc:	2300      	movs	r3, #0
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	e023      	b.n	800140a <init_hann_window+0x56>
		hann_table[i] = 0.5f
				* (1.0f - cosf(2.0f * PI * i / (NORMALIZED_BUFFER_SIZE - 1)));
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013cc:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800141c <init_hann_window+0x68>
 80013d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d4:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001420 <init_hann_window+0x6c>
 80013d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013dc:	eeb0 0a47 	vmov.f32	s0, s14
 80013e0:	f00a fbce 	bl	800bb80 <cosf>
 80013e4:	eef0 7a40 	vmov.f32	s15, s0
 80013e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013ec:	ee77 7a67 	vsub.f32	s15, s14, s15
		hann_table[i] = 0.5f
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	4413      	add	r3, r2
				* (1.0f - cosf(2.0f * PI * i / (NORMALIZED_BUFFER_SIZE - 1)));
 80013f8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
		hann_table[i] = 0.5f
 8001400:	edc3 7a00 	vstr	s15, [r3]
	for (size_t i = 0; i < NORMALIZED_BUFFER_SIZE; i++) {
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3301      	adds	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001410:	d3d7      	bcc.n	80013c2 <init_hann_window+0xe>
	}
}
 8001412:	bf00      	nop
 8001414:	bf00      	nop
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40c90fdb 	.word	0x40c90fdb
 8001420:	447fc000 	.word	0x447fc000

08001424 <pdm_to_pcm>:

void pdm_to_pcm(const uint16_t *pdm_buff, uint16_t *pcm_buff,
		const Buffer_offset buffer_offset) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	4613      	mov	r3, r2
 8001430:	71fb      	strb	r3, [r7, #7]
	// pdm_buff - source PDM
	// pdm_buff - destination PCM
	static uint16_t pdm_swap_buff[RX_BUFFER_SIZE / 2] = { 0 };

	/* PDM swap endianness */
	for (size_t i = 0; i < RX_BUFFER_SIZE / 2; i++) {
 8001432:	2300      	movs	r3, #0
 8001434:	617b      	str	r3, [r7, #20]
 8001436:	e01f      	b.n	8001478 <pdm_to_pcm+0x54>
		size_t index = i + (RX_BUFFER_SIZE / 2) * buffer_offset;
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	019b      	lsls	r3, r3, #6
 800143c:	461a      	mov	r2, r3
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	4413      	add	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
		pdm_swap_buff[i] = SWAP_ENDIANESS(pdm_buff[index]);
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4413      	add	r3, r2
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	b21b      	sxth	r3, r3
 8001450:	021b      	lsls	r3, r3, #8
 8001452:	b21a      	sxth	r2, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	68f9      	ldr	r1, [r7, #12]
 800145a:	440b      	add	r3, r1
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	0a1b      	lsrs	r3, r3, #8
 8001460:	b29b      	uxth	r3, r3
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21b      	sxth	r3, r3
 8001468:	b299      	uxth	r1, r3
 800146a:	4a09      	ldr	r2, [pc, #36]	@ (8001490 <pdm_to_pcm+0x6c>)
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (size_t i = 0; i < RX_BUFFER_SIZE / 2; i++) {
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	3301      	adds	r3, #1
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	2b3f      	cmp	r3, #63	@ 0x3f
 800147c:	d9dc      	bls.n	8001438 <pdm_to_pcm+0x14>
	}

	/* PDM to PCM filter */
	PDM_Filter(pdm_swap_buff, pcm_buff, &PDM1_filter_handler);
 800147e:	4a05      	ldr	r2, [pc, #20]	@ (8001494 <pdm_to_pcm+0x70>)
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	4803      	ldr	r0, [pc, #12]	@ (8001490 <pdm_to_pcm+0x6c>)
 8001484:	f009 f828 	bl	800a4d8 <PDM_Filter>
}
 8001488:	bf00      	nop
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20002ec0 	.word	0x20002ec0
 8001494:	2000b1a4 	.word	0x2000b1a4

08001498 <normalize_buff>:

void normalize_buff(const int16_t *pcm_buff, float32_t *normalized_buff,
		const size_t buff_index) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
	// pcm_buff - source PCM
	// normalized_buff - destination normalized pcm
	for (size_t i = 0; i < DEC_BUFFER_SIZE; i++) {
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
 80014a8:	e042      	b.n	8001530 <normalize_buff+0x98>
		int16_t int_val = (int16_t) pcm_buff[buff_index + i];
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	4413      	add	r3, r2
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	4413      	add	r3, r2
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	82fb      	strh	r3, [r7, #22]
		float32_t float_val = (float32_t) int_val / (float32_t) INT16_MAX;
 80014ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014c6:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001550 <normalize_buff+0xb8>
 80014ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ce:	edc7 7a06 	vstr	s15, [r7, #24]
		if ((i > 0) && (float_val > 0.2 || float_val < -0.2)) {
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d020      	beq.n	800151a <normalize_buff+0x82>
 80014d8:	69b8      	ldr	r0, [r7, #24]
 80014da:	f7fe ffdd 	bl	8000498 <__aeabi_f2d>
 80014de:	a318      	add	r3, pc, #96	@ (adr r3, 8001540 <normalize_buff+0xa8>)
 80014e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e4:	f7ff f8ae 	bl	8000644 <__aeabi_dcmpgt>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10a      	bne.n	8001504 <normalize_buff+0x6c>
 80014ee:	69b8      	ldr	r0, [r7, #24]
 80014f0:	f7fe ffd2 	bl	8000498 <__aeabi_f2d>
 80014f4:	a314      	add	r3, pc, #80	@ (adr r3, 8001548 <normalize_buff+0xb0>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7ff f885 	bl	8000608 <__aeabi_dcmplt>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00a      	beq.n	800151a <normalize_buff+0x82>
			float_val = normalized_buff[buff_index + i - 1];
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	4413      	add	r3, r2
 800150a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800150e:	3b01      	subs	r3, #1
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	4413      	add	r3, r2
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	61bb      	str	r3, [r7, #24]
		}
		normalized_buff[buff_index + i] = float_val;
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	4413      	add	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	4413      	add	r3, r2
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	601a      	str	r2, [r3, #0]
	for (size_t i = 0; i < DEC_BUFFER_SIZE; i++) {
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	3301      	adds	r3, #1
 800152e:	61fb      	str	r3, [r7, #28]
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	2b0f      	cmp	r3, #15
 8001534:	d9b9      	bls.n	80014aa <normalize_buff+0x12>
	}
}
 8001536:	bf00      	nop
 8001538:	bf00      	nop
 800153a:	3720      	adds	r7, #32
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	9999999a 	.word	0x9999999a
 8001544:	3fc99999 	.word	0x3fc99999
 8001548:	9999999a 	.word	0x9999999a
 800154c:	bfc99999 	.word	0xbfc99999
 8001550:	46fffe00 	.word	0x46fffe00

08001554 <apply_hann_window>:

void apply_hann_window(const float32_t *normalized_buff,
		const float32_t *hann_table, float32_t *windowed_buff) {
 8001554:	b480      	push	{r7}
 8001556:	b087      	sub	sp, #28
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
	/* Hann window is applied to reduce spectral leakage */
	for (size_t i = 0; i < NORMALIZED_BUFFER_SIZE; i++) {
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	e016      	b.n	8001594 <apply_hann_window+0x40>
		windowed_buff[i] = normalized_buff[i] * hann_table[i];
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	4413      	add	r3, r2
 800156e:	ed93 7a00 	vldr	s14, [r3]
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	4413      	add	r3, r2
 800157a:	edd3 7a00 	vldr	s15, [r3]
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158a:	edc3 7a00 	vstr	s15, [r3]
	for (size_t i = 0; i < NORMALIZED_BUFFER_SIZE; i++) {
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3301      	adds	r3, #1
 8001592:	617b      	str	r3, [r7, #20]
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159a:	d3e4      	bcc.n	8001566 <apply_hann_window+0x12>
	}
}
 800159c:	bf00      	nop
 800159e:	bf00      	nop
 80015a0:	371c      	adds	r7, #28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
	...

080015ac <fft_compute>:

void fft_compute(float32_t *windowed_buff, float32_t *fft_mag_buff) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
	static float32_t fft_out_buff[FFT_BUFFER_SIZE] = { 0 };
	/* Compute FFT */
	arm_rfft_fast_f32(&fft_audio_instance, windowed_buff, fft_out_buff, 0);
 80015b6:	2300      	movs	r3, #0
 80015b8:	4a07      	ldr	r2, [pc, #28]	@ (80015d8 <fft_compute+0x2c>)
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	4807      	ldr	r0, [pc, #28]	@ (80015dc <fft_compute+0x30>)
 80015be:	f009 f927 	bl	800a810 <arm_rfft_fast_f32>

	/* Calculate magnitude from real and imaginary part of FFT */
	arm_cmplx_mag_f32(fft_out_buff, fft_mag_buff, FFT_MAG_BUFFER_SIZE);
 80015c2:	f240 2201 	movw	r2, #513	@ 0x201
 80015c6:	6839      	ldr	r1, [r7, #0]
 80015c8:	4803      	ldr	r0, [pc, #12]	@ (80015d8 <fft_compute+0x2c>)
 80015ca:	f009 fcfd 	bl	800afc8 <arm_cmplx_mag_f32>
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20002f40 	.word	0x20002f40
 80015dc:	200005a4 	.word	0x200005a4

080015e0 <AudioCaptureTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_AudioCaptureTask */
void AudioCaptureTask(void *argument)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint16_t audio_task_counter = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	82fb      	strh	r3, [r7, #22]
	static uint16_t dec_buff[DEC_BUFFER_SIZE] = { 0 }; /* Audio buffer after decimation */
	static int16_t pcm_buff[PCM_BUFFER_SIZE] = { 0 }; /* PCM audio buffer */
	Buffer_offset buffer_offset = BUFFER_OFFSET_NONE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	757b      	strb	r3, [r7, #21]

	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(AudioCallbackReadyHandle,
 80015f0:	4b24      	ldr	r3, [pc, #144]	@ (8001684 <AudioCaptureTask+0xa4>)
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015f8:	2200      	movs	r2, #0
 80015fa:	2103      	movs	r1, #3
 80015fc:	f003 fc68 	bl	8004ed0 <osEventFlagsWait>
 8001600:	6138      	str	r0, [r7, #16]
		AUDIO_FLAG_HALF | AUDIO_FLAG_FULL,
		osFlagsWaitAny, osWaitForever);

		if (flags & AUDIO_FLAG_HALF) {
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	2b00      	cmp	r3, #0
 800160a:	d002      	beq.n	8001612 <AudioCaptureTask+0x32>
			buffer_offset = BUFFER_OFFSET_HALF;
 800160c:	2301      	movs	r3, #1
 800160e:	757b      	strb	r3, [r7, #21]
 8001610:	e006      	b.n	8001620 <AudioCaptureTask+0x40>
		} else if (flags & AUDIO_FLAG_FULL) {
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <AudioCaptureTask+0x40>
			buffer_offset = BUFFER_OFFSET_NONE;
 800161c:	2300      	movs	r3, #0
 800161e:	757b      	strb	r3, [r7, #21]
		}

		/* Convert PDM sound to PCM sound */
		pdm_to_pcm(rx_buff, dec_buff, buffer_offset);
 8001620:	7d7b      	ldrb	r3, [r7, #21]
 8001622:	461a      	mov	r2, r3
 8001624:	4918      	ldr	r1, [pc, #96]	@ (8001688 <AudioCaptureTask+0xa8>)
 8001626:	4819      	ldr	r0, [pc, #100]	@ (800168c <AudioCaptureTask+0xac>)
 8001628:	f7ff fefc 	bl	8001424 <pdm_to_pcm>

		const size_t buff_index = audio_task_counter * DEC_BUFFER_SIZE;
 800162c:	8afb      	ldrh	r3, [r7, #22]
 800162e:	011b      	lsls	r3, r3, #4
 8001630:	60fb      	str	r3, [r7, #12]

		/* Copy converted data to transmit buffer */
		memcpy(&pcm_buff[buff_index], dec_buff,
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4a16      	ldr	r2, [pc, #88]	@ (8001690 <AudioCaptureTask+0xb0>)
 8001638:	4413      	add	r3, r2
 800163a:	2220      	movs	r2, #32
 800163c:	4912      	ldr	r1, [pc, #72]	@ (8001688 <AudioCaptureTask+0xa8>)
 800163e:	4618      	mov	r0, r3
 8001640:	f00a f996 	bl	800b970 <memcpy>
		DEC_BUFFER_SIZE * 2);

		/* Normalize PCM buffer */
		osMutexAcquire(NormalizedMutexHandle, osWaitForever);
 8001644:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <AudioCaptureTask+0xb4>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800164c:	4618      	mov	r0, r3
 800164e:	f003 fd2a 	bl	80050a6 <osMutexAcquire>
		normalize_buff(pcm_buff, normalized_buff, buff_index);
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4910      	ldr	r1, [pc, #64]	@ (8001698 <AudioCaptureTask+0xb8>)
 8001656:	480e      	ldr	r0, [pc, #56]	@ (8001690 <AudioCaptureTask+0xb0>)
 8001658:	f7ff ff1e 	bl	8001498 <normalize_buff>
		osMutexRelease(NormalizedMutexHandle);
 800165c:	4b0d      	ldr	r3, [pc, #52]	@ (8001694 <AudioCaptureTask+0xb4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f003 fd6b 	bl	800513c <osMutexRelease>

		audio_task_counter++;
 8001666:	8afb      	ldrh	r3, [r7, #22]
 8001668:	3301      	adds	r3, #1
 800166a:	82fb      	strh	r3, [r7, #22]

		/* If buffer is full set flag */
		if (audio_task_counter == MAX_AUDIO_TASK_COUNTER) {
 800166c:	8afb      	ldrh	r3, [r7, #22]
 800166e:	2b40      	cmp	r3, #64	@ 0x40
 8001670:	d1be      	bne.n	80015f0 <AudioCaptureTask+0x10>
			osEventFlagsSet(AudioBuffReadyHandle, AUDIO_FLAG_COMPL);
 8001672:	4b0a      	ldr	r3, [pc, #40]	@ (800169c <AudioCaptureTask+0xbc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2104      	movs	r1, #4
 8001678:	4618      	mov	r0, r3
 800167a:	f003 fbe7 	bl	8004e4c <osEventFlagsSet>
			audio_task_counter = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	82fb      	strh	r3, [r7, #22]
	for (;;) {
 8001682:	e7b5      	b.n	80015f0 <AudioCaptureTask+0x10>
 8001684:	20000598 	.word	0x20000598
 8001688:	20003f48 	.word	0x20003f48
 800168c:	200005bc 	.word	0x200005bc
 8001690:	20003f68 	.word	0x20003f68
 8001694:	20000590 	.word	0x20000590
 8001698:	200006bc 	.word	0x200006bc
 800169c:	200005a0 	.word	0x200005a0

080016a0 <FFTProcessingTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_FFTProcessingTask */
void FFTProcessingTask(void *argument)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FFTProcessingTask */
	static float32_t windowed_buff[NORMALIZED_BUFFER_SIZE] = { 0 }; /* Normalized and windowed buffer */
	/* Infinite loop */
	for (;;) {
		osEventFlagsWait(AudioBuffReadyHandle,
 80016a8:	4b18      	ldr	r3, [pc, #96]	@ (800170c <FFTProcessingTask+0x6c>)
 80016aa:	6818      	ldr	r0, [r3, #0]
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016b0:	2200      	movs	r2, #0
 80016b2:	2104      	movs	r1, #4
 80016b4:	f003 fc0c 	bl	8004ed0 <osEventFlagsWait>
		AUDIO_FLAG_COMPL,
		osFlagsWaitAny, osWaitForever);

		/* Apply Hann window */
		osMutexAcquire(NormalizedMutexHandle, osWaitForever);
 80016b8:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <FFTProcessingTask+0x70>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016c0:	4618      	mov	r0, r3
 80016c2:	f003 fcf0 	bl	80050a6 <osMutexAcquire>
		apply_hann_window(normalized_buff, hann_table, windowed_buff);
 80016c6:	4a13      	ldr	r2, [pc, #76]	@ (8001714 <FFTProcessingTask+0x74>)
 80016c8:	4913      	ldr	r1, [pc, #76]	@ (8001718 <FFTProcessingTask+0x78>)
 80016ca:	4814      	ldr	r0, [pc, #80]	@ (800171c <FFTProcessingTask+0x7c>)
 80016cc:	f7ff ff42 	bl	8001554 <apply_hann_window>
		osMutexRelease(NormalizedMutexHandle);
 80016d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <FFTProcessingTask+0x70>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f003 fd31 	bl	800513c <osMutexRelease>

		/* Perform FFT */
		osMutexAcquire(FFTMagMutexHandle, osWaitForever);
 80016da:	4b11      	ldr	r3, [pc, #68]	@ (8001720 <FFTProcessingTask+0x80>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016e2:	4618      	mov	r0, r3
 80016e4:	f003 fcdf 	bl	80050a6 <osMutexAcquire>
		fft_compute(windowed_buff, fft_mag_buff);
 80016e8:	490e      	ldr	r1, [pc, #56]	@ (8001724 <FFTProcessingTask+0x84>)
 80016ea:	480a      	ldr	r0, [pc, #40]	@ (8001714 <FFTProcessingTask+0x74>)
 80016ec:	f7ff ff5e 	bl	80015ac <fft_compute>
		osMutexRelease(FFTMagMutexHandle);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <FFTProcessingTask+0x80>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f003 fd21 	bl	800513c <osMutexRelease>

		osEventFlagsSet(FFTReadyHandle, FFT_FLAG_COMPL);
 80016fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <FFTProcessingTask+0x88>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2108      	movs	r1, #8
 8001700:	4618      	mov	r0, r3
 8001702:	f003 fba3 	bl	8004e4c <osEventFlagsSet>
		osEventFlagsWait(AudioBuffReadyHandle,
 8001706:	bf00      	nop
 8001708:	e7ce      	b.n	80016a8 <FFTProcessingTask+0x8>
 800170a:	bf00      	nop
 800170c:	200005a0 	.word	0x200005a0
 8001710:	20000590 	.word	0x20000590
 8001714:	20004768 	.word	0x20004768
 8001718:	200016bc 	.word	0x200016bc
 800171c:	200006bc 	.word	0x200006bc
 8001720:	20000594 	.word	0x20000594
 8001724:	200026bc 	.word	0x200026bc
 8001728:	2000059c 	.word	0x2000059c

0800172c <DisplayOutputTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DisplayOutputTask */
void DisplayOutputTask(void *argument)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DisplayOutputTask */
	static int32_t fft_db_buff[FFT_MAG_BUFFER_SIZE] = { 0 };
	static int32_t fft_prev_db_buff[FFT_MAG_BUFFER_SIZE] = { 0 };
	/* Infinite loop */
	for (;;) {
		osEventFlagsWait(FFTReadyHandle,
 8001734:	4b35      	ldr	r3, [pc, #212]	@ (800180c <DisplayOutputTask+0xe0>)
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800173c:	2200      	movs	r2, #0
 800173e:	2108      	movs	r1, #8
 8001740:	f003 fbc6 	bl	8004ed0 <osEventFlagsWait>
		FFT_FLAG_COMPL,
		osFlagsWaitAny, osWaitForever);

		osMutexAcquire(FFTMagMutexHandle, osWaitForever);
 8001744:	4b32      	ldr	r3, [pc, #200]	@ (8001810 <DisplayOutputTask+0xe4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800174c:	4618      	mov	r0, r3
 800174e:	f003 fcaa 	bl	80050a6 <osMutexAcquire>
		for (size_t i = 0; i < ILI9341_HEIGHT; i++) {
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
 8001756:	e04f      	b.n	80017f8 <DisplayOutputTask+0xcc>
			/* FFT Magnitude to decibel scale */
			fft_db_buff[i] = (int32_t) (20 * log10f(fft_mag_buff[i]));
 8001758:	4a2e      	ldr	r2, [pc, #184]	@ (8001814 <DisplayOutputTask+0xe8>)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	edd3 7a00 	vldr	s15, [r3]
 8001764:	eeb0 0a67 	vmov.f32	s0, s15
 8001768:	f00a f966 	bl	800ba38 <log10f>
 800176c:	eef0 7a40 	vmov.f32	s15, s0
 8001770:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800177c:	ee17 1a90 	vmov	r1, s15
 8001780:	4a25      	ldr	r2, [pc, #148]	@ (8001818 <DisplayOutputTask+0xec>)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

			/* Compare with previous result to reduce drawing */
			if (fft_prev_db_buff[i] != fft_db_buff[i]) {
 8001788:	4a24      	ldr	r2, [pc, #144]	@ (800181c <DisplayOutputTask+0xf0>)
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001790:	4921      	ldr	r1, [pc, #132]	@ (8001818 <DisplayOutputTask+0xec>)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001798:	429a      	cmp	r2, r3
 800179a:	d022      	beq.n	80017e2 <DisplayOutputTask+0xb6>
				size_t x = ILI9341_WIDTH - i;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80017a2:	613b      	str	r3, [r7, #16]
				size_t prev_y = (fft_prev_db_buff[i] + OFFSET_Y) * SCALE_FACTOR;
 80017a4:	4a1d      	ldr	r2, [pc, #116]	@ (800181c <DisplayOutputTask+0xf0>)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ac:	3328      	adds	r3, #40	@ 0x28
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	60fb      	str	r3, [r7, #12]
				size_t y = (fft_db_buff[i] + OFFSET_Y) * SCALE_FACTOR;
 80017b2:	4a19      	ldr	r2, [pc, #100]	@ (8001818 <DisplayOutputTask+0xec>)
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ba:	3328      	adds	r3, #40	@ 0x28
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	60bb      	str	r3, [r7, #8]
				ILI9341_DrawPixel(x, prev_y, ILI9341_BLACK);
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	b291      	uxth	r1, r2
 80017c8:	2200      	movs	r2, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fac4 	bl	8000d58 <ILI9341_DrawPixel>
				ILI9341_DrawPixel(x, y, ILI9341_WHITE);
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	68ba      	ldr	r2, [r7, #8]
 80017d6:	b291      	uxth	r1, r2
 80017d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fabb 	bl	8000d58 <ILI9341_DrawPixel>
			}
			fft_prev_db_buff[i] = fft_db_buff[i];
 80017e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001818 <DisplayOutputTask+0xec>)
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017ea:	490c      	ldr	r1, [pc, #48]	@ (800181c <DisplayOutputTask+0xf0>)
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (size_t i = 0; i < ILI9341_HEIGHT; i++) {
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	3301      	adds	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	2bef      	cmp	r3, #239	@ 0xef
 80017fc:	d9ac      	bls.n	8001758 <DisplayOutputTask+0x2c>
		}
		osMutexRelease(FFTMagMutexHandle);
 80017fe:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <DisplayOutputTask+0xe4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f003 fc9a 	bl	800513c <osMutexRelease>
		osEventFlagsWait(FFTReadyHandle,
 8001808:	e794      	b.n	8001734 <DisplayOutputTask+0x8>
 800180a:	bf00      	nop
 800180c:	2000059c 	.word	0x2000059c
 8001810:	20000594 	.word	0x20000594
 8001814:	200026bc 	.word	0x200026bc
 8001818:	20005768 	.word	0x20005768
 800181c:	20005f6c 	.word	0x20005f6c

08001820 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a04      	ldr	r2, [pc, #16]	@ (8001840 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d101      	bne.n	8001836 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001832:	f000 fa63 	bl	8001cfc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40000c00 	.word	0x40000c00

08001844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001848:	b672      	cpsid	i
}
 800184a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <Error_Handler+0x8>

08001850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	4b12      	ldr	r3, [pc, #72]	@ (80018a4 <HAL_MspInit+0x54>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185e:	4a11      	ldr	r2, [pc, #68]	@ (80018a4 <HAL_MspInit+0x54>)
 8001860:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001864:	6453      	str	r3, [r2, #68]	@ 0x44
 8001866:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <HAL_MspInit+0x54>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <HAL_MspInit+0x54>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187a:	4a0a      	ldr	r2, [pc, #40]	@ (80018a4 <HAL_MspInit+0x54>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001880:	6413      	str	r3, [r2, #64]	@ 0x40
 8001882:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <HAL_MspInit+0x54>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	210f      	movs	r1, #15
 8001892:	f06f 0001 	mvn.w	r0, #1
 8001896:	f000 fb2d 	bl	8001ef4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40023800 	.word	0x40023800

080018a8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a0b      	ldr	r2, [pc, #44]	@ (80018e4 <HAL_CRC_MspInit+0x3c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d10d      	bne.n	80018d6 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b0a      	ldr	r3, [pc, #40]	@ (80018e8 <HAL_CRC_MspInit+0x40>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a09      	ldr	r2, [pc, #36]	@ (80018e8 <HAL_CRC_MspInit+0x40>)
 80018c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b07      	ldr	r3, [pc, #28]	@ (80018e8 <HAL_CRC_MspInit+0x40>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80018d6:	bf00      	nop
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	40023000 	.word	0x40023000
 80018e8:	40023800 	.word	0x40023800

080018ec <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08e      	sub	sp, #56	@ 0x38
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a4a      	ldr	r2, [pc, #296]	@ (8001a40 <HAL_I2S_MspInit+0x154>)
 8001918:	4293      	cmp	r3, r2
 800191a:	f040 808c 	bne.w	8001a36 <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800191e:	2301      	movs	r3, #1
 8001920:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001922:	23c0      	movs	r3, #192	@ 0xc0
 8001924:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8001926:	2306      	movs	r3, #6
 8001928:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4618      	mov	r0, r3
 8001930:	f002 faa4 	bl	8003e7c <HAL_RCCEx_PeriphCLKConfig>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800193a:	f7ff ff83 	bl	8001844 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	4b40      	ldr	r3, [pc, #256]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001946:	4a3f      	ldr	r2, [pc, #252]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800194c:	6413      	str	r3, [r2, #64]	@ 0x40
 800194e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b39      	ldr	r3, [pc, #228]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	4a38      	ldr	r2, [pc, #224]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001964:	f043 0304 	orr.w	r3, r3, #4
 8001968:	6313      	str	r3, [r2, #48]	@ 0x30
 800196a:	4b36      	ldr	r3, [pc, #216]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	f003 0304 	and.w	r3, r3, #4
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	4b32      	ldr	r3, [pc, #200]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a31      	ldr	r2, [pc, #196]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b2f      	ldr	r3, [pc, #188]	@ (8001a44 <HAL_I2S_MspInit+0x158>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	60bb      	str	r3, [r7, #8]
 8001990:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001992:	2308      	movs	r3, #8
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2302      	movs	r3, #2
 8001998:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019a2:	2305      	movs	r3, #5
 80019a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80019a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019aa:	4619      	mov	r1, r3
 80019ac:	4826      	ldr	r0, [pc, #152]	@ (8001a48 <HAL_I2S_MspInit+0x15c>)
 80019ae:	f000 fe57 	bl	8002660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|WS_Pin;
 80019b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b8:	2302      	movs	r3, #2
 80019ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019c4:	2305      	movs	r3, #5
 80019c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019cc:	4619      	mov	r1, r3
 80019ce:	481f      	ldr	r0, [pc, #124]	@ (8001a4c <HAL_I2S_MspInit+0x160>)
 80019d0:	f000 fe46 	bl	8002660 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80019d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019d6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a54 <HAL_I2S_MspInit+0x168>)
 80019d8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80019da:	4b1d      	ldr	r3, [pc, #116]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019dc:	2200      	movs	r2, #0
 80019de:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019ec:	4b18      	ldr	r3, [pc, #96]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019f2:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019f4:	4b16      	ldr	r3, [pc, #88]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019fa:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019fc:	4b14      	ldr	r3, [pc, #80]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 80019fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a02:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001a04:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 8001a06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a0a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001a0c:	4b10      	ldr	r3, [pc, #64]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 8001a0e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001a12:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a14:	4b0e      	ldr	r3, [pc, #56]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001a1a:	480d      	ldr	r0, [pc, #52]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 8001a1c:	f000 fab0 	bl	8001f80 <HAL_DMA_Init>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001a26:	f7ff ff0d 	bl	8001844 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a08      	ldr	r2, [pc, #32]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 8001a2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a30:	4a07      	ldr	r2, [pc, #28]	@ (8001a50 <HAL_I2S_MspInit+0x164>)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001a36:	bf00      	nop
 8001a38:	3738      	adds	r7, #56	@ 0x38
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40003800 	.word	0x40003800
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40020800 	.word	0x40020800
 8001a4c:	40020400 	.word	0x40020400
 8001a50:	200004cc 	.word	0x200004cc
 8001a54:	40026058 	.word	0x40026058

08001a58 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a60:	f107 0314 	add.w	r3, r7, #20
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a19      	ldr	r2, [pc, #100]	@ (8001adc <HAL_SPI_MspInit+0x84>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d12b      	bne.n	8001ad2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ae0 <HAL_SPI_MspInit+0x88>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	4a17      	ldr	r2, [pc, #92]	@ (8001ae0 <HAL_SPI_MspInit+0x88>)
 8001a84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <HAL_SPI_MspInit+0x88>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <HAL_SPI_MspInit+0x88>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ae0 <HAL_SPI_MspInit+0x88>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <HAL_SPI_MspInit+0x88>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ab2:	23a0      	movs	r3, #160	@ 0xa0
 8001ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ac2:	2305      	movs	r3, #5
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	4619      	mov	r1, r3
 8001acc:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <HAL_SPI_MspInit+0x8c>)
 8001ace:	f000 fdc7 	bl	8002660 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ad2:	bf00      	nop
 8001ad4:	3728      	adds	r7, #40	@ 0x28
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40013000 	.word	0x40013000
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40020000 	.word	0x40020000

08001ae8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08e      	sub	sp, #56	@ 0x38
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	4b33      	ldr	r3, [pc, #204]	@ (8001bcc <HAL_InitTick+0xe4>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b00:	4a32      	ldr	r2, [pc, #200]	@ (8001bcc <HAL_InitTick+0xe4>)
 8001b02:	f043 0308 	orr.w	r3, r3, #8
 8001b06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b08:	4b30      	ldr	r3, [pc, #192]	@ (8001bcc <HAL_InitTick+0xe4>)
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b14:	f107 0210 	add.w	r2, r7, #16
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f002 f97a 	bl	8003e18 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b24:	6a3b      	ldr	r3, [r7, #32]
 8001b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d103      	bne.n	8001b36 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b2e:	f002 f95f 	bl	8003df0 <HAL_RCC_GetPCLK1Freq>
 8001b32:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b34:	e004      	b.n	8001b40 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b36:	f002 f95b 	bl	8003df0 <HAL_RCC_GetPCLK1Freq>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b42:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <HAL_InitTick+0xe8>)
 8001b44:	fba2 2303 	umull	r2, r3, r2, r3
 8001b48:	0c9b      	lsrs	r3, r3, #18
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001b4e:	4b21      	ldr	r3, [pc, #132]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b50:	4a21      	ldr	r2, [pc, #132]	@ (8001bd8 <HAL_InitTick+0xf0>)
 8001b52:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8001b54:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b56:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b5a:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b60:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001b62:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b68:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6e:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8001b74:	4817      	ldr	r0, [pc, #92]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b76:	f002 fd6d 	bl	8004654 <HAL_TIM_Base_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001b80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d11b      	bne.n	8001bc0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001b88:	4812      	ldr	r0, [pc, #72]	@ (8001bd4 <HAL_InitTick+0xec>)
 8001b8a:	f002 fdbd 	bl	8004708 <HAL_TIM_Base_Start_IT>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001b94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d111      	bne.n	8001bc0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b9c:	2032      	movs	r0, #50	@ 0x32
 8001b9e:	f000 f9c5 	bl	8001f2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2b0f      	cmp	r3, #15
 8001ba6:	d808      	bhi.n	8001bba <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001ba8:	2200      	movs	r2, #0
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	2032      	movs	r0, #50	@ 0x32
 8001bae:	f000 f9a1 	bl	8001ef4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bdc <HAL_InitTick+0xf4>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	e002      	b.n	8001bc0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001bc0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3738      	adds	r7, #56	@ 0x38
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	431bde83 	.word	0x431bde83
 8001bd4:	20006770 	.word	0x20006770
 8001bd8:	40000c00 	.word	0x40000c00
 8001bdc:	20000004 	.word	0x20000004

08001be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be4:	bf00      	nop
 8001be6:	e7fd      	b.n	8001be4 <NMI_Handler+0x4>

08001be8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bec:	bf00      	nop
 8001bee:	e7fd      	b.n	8001bec <HardFault_Handler+0x4>

08001bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <MemManage_Handler+0x4>

08001bf8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <BusFault_Handler+0x4>

08001c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <UsageFault_Handler+0x4>

08001c08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <DMA1_Stream3_IRQHandler+0x10>)
 8001c1e:	f000 fab5 	bl	800218c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200004cc 	.word	0x200004cc

08001c2c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <TIM5_IRQHandler+0x10>)
 8001c32:	f002 fdd9 	bl	80047e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20006770 	.word	0x20006770

08001c40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <SystemInit+0x20>)
 8001c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c4a:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <SystemInit+0x20>)
 8001c4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c68:	f7ff ffea 	bl	8001c40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c6c:	480c      	ldr	r0, [pc, #48]	@ (8001ca0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c6e:	490d      	ldr	r1, [pc, #52]	@ (8001ca4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c74:	e002      	b.n	8001c7c <LoopCopyDataInit>

08001c76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7a:	3304      	adds	r3, #4

08001c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c80:	d3f9      	bcc.n	8001c76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c84:	4c0a      	ldr	r4, [pc, #40]	@ (8001cb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c88:	e001      	b.n	8001c8e <LoopFillZerobss>

08001c8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c8c:	3204      	adds	r2, #4

08001c8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c90:	d3fb      	bcc.n	8001c8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c92:	f009 fe47 	bl	800b924 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c96:	f7ff f911 	bl	8000ebc <main>
  bx  lr    
 8001c9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca4:	20000460 	.word	0x20000460
  ldr r2, =_sidata
 8001ca8:	0802a920 	.word	0x0802a920
  ldr r2, =_sbss
 8001cac:	20000460 	.word	0x20000460
  ldr r4, =_ebss
 8001cb0:	2000b338 	.word	0x2000b338

08001cb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cb4:	e7fe      	b.n	8001cb4 <ADC_IRQHandler>
	...

08001cb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf8 <HAL_Init+0x40>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf8 <HAL_Init+0x40>)
 8001cc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf8 <HAL_Init+0x40>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <HAL_Init+0x40>)
 8001cce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd4:	4b08      	ldr	r3, [pc, #32]	@ (8001cf8 <HAL_Init+0x40>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a07      	ldr	r2, [pc, #28]	@ (8001cf8 <HAL_Init+0x40>)
 8001cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce0:	2003      	movs	r0, #3
 8001ce2:	f000 f8fc 	bl	8001ede <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce6:	200f      	movs	r0, #15
 8001ce8:	f7ff fefe 	bl	8001ae8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cec:	f7ff fdb0 	bl	8001850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40023c00 	.word	0x40023c00

08001cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d00:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <HAL_IncTick+0x20>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_IncTick+0x24>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	4a04      	ldr	r2, [pc, #16]	@ (8001d20 <HAL_IncTick+0x24>)
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	20000008 	.word	0x20000008
 8001d20:	200067b8 	.word	0x200067b8

08001d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  return uwTick;
 8001d28:	4b03      	ldr	r3, [pc, #12]	@ (8001d38 <HAL_GetTick+0x14>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200067b8 	.word	0x200067b8

08001d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d44:	f7ff ffee 	bl	8001d24 <HAL_GetTick>
 8001d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d54:	d005      	beq.n	8001d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d56:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <HAL_Delay+0x44>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d62:	bf00      	nop
 8001d64:	f7ff ffde 	bl	8001d24 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d8f7      	bhi.n	8001d64 <HAL_Delay+0x28>
  {
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000008 	.word	0x20000008

08001d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d94:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d9a:	68ba      	ldr	r2, [r7, #8]
 8001d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da0:	4013      	ands	r3, r2
 8001da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001db6:	4a04      	ldr	r2, [pc, #16]	@ (8001dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	60d3      	str	r3, [r2, #12]
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <__NVIC_GetPriorityGrouping+0x18>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	0a1b      	lsrs	r3, r3, #8
 8001dd6:	f003 0307 	and.w	r3, r3, #7
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	db0b      	blt.n	8001e12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	f003 021f 	and.w	r2, r3, #31
 8001e00:	4907      	ldr	r1, [pc, #28]	@ (8001e20 <__NVIC_EnableIRQ+0x38>)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	2001      	movs	r0, #1
 8001e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	e000e100 	.word	0xe000e100

08001e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6039      	str	r1, [r7, #0]
 8001e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	db0a      	blt.n	8001e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	490c      	ldr	r1, [pc, #48]	@ (8001e70 <__NVIC_SetPriority+0x4c>)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	0112      	lsls	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	440b      	add	r3, r1
 8001e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e4c:	e00a      	b.n	8001e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	4908      	ldr	r1, [pc, #32]	@ (8001e74 <__NVIC_SetPriority+0x50>)
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	3b04      	subs	r3, #4
 8001e5c:	0112      	lsls	r2, r2, #4
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	440b      	add	r3, r1
 8001e62:	761a      	strb	r2, [r3, #24]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	e000e100 	.word	0xe000e100
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b089      	sub	sp, #36	@ 0x24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f1c3 0307 	rsb	r3, r3, #7
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	bf28      	it	cs
 8001e96:	2304      	movcs	r3, #4
 8001e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	2b06      	cmp	r3, #6
 8001ea0:	d902      	bls.n	8001ea8 <NVIC_EncodePriority+0x30>
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3b03      	subs	r3, #3
 8001ea6:	e000      	b.n	8001eaa <NVIC_EncodePriority+0x32>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	401a      	ands	r2, r3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	43d9      	mvns	r1, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	4313      	orrs	r3, r2
         );
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	@ 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff ff4c 	bl	8001d84 <__NVIC_SetPriorityGrouping>
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f06:	f7ff ff61 	bl	8001dcc <__NVIC_GetPriorityGrouping>
 8001f0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68b9      	ldr	r1, [r7, #8]
 8001f10:	6978      	ldr	r0, [r7, #20]
 8001f12:	f7ff ffb1 	bl	8001e78 <NVIC_EncodePriority>
 8001f16:	4602      	mov	r2, r0
 8001f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff ff80 	bl	8001e24 <__NVIC_SetPriority>
}
 8001f24:	bf00      	nop
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff54 	bl	8001de8 <__NVIC_EnableIRQ>
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00e      	b.n	8001f78 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	795b      	ldrb	r3, [r3, #5]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d105      	bne.n	8001f70 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff fc9c 	bl	80018a8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f8c:	f7ff feca 	bl	8001d24 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e099      	b.n	80020d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 0201 	bic.w	r2, r2, #1
 8001fba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fbc:	e00f      	b.n	8001fde <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fbe:	f7ff feb1 	bl	8001d24 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b05      	cmp	r3, #5
 8001fca:	d908      	bls.n	8001fde <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2220      	movs	r2, #32
 8001fd0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e078      	b.n	80020d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1e8      	bne.n	8001fbe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	4b38      	ldr	r3, [pc, #224]	@ (80020d8 <HAL_DMA_Init+0x158>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800200a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002016:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002022:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4313      	orrs	r3, r2
 800202e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002034:	2b04      	cmp	r3, #4
 8002036:	d107      	bne.n	8002048 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002040:	4313      	orrs	r3, r2
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	4313      	orrs	r3, r2
 8002046:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	f023 0307 	bic.w	r3, r3, #7
 800205e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	4313      	orrs	r3, r2
 8002068:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	2b04      	cmp	r3, #4
 8002070:	d117      	bne.n	80020a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	4313      	orrs	r3, r2
 800207a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002080:	2b00      	cmp	r3, #0
 8002082:	d00e      	beq.n	80020a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 fa6f 	bl	8002568 <DMA_CheckFifoParam>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2240      	movs	r2, #64	@ 0x40
 8002094:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2201      	movs	r2, #1
 800209a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800209e:	2301      	movs	r3, #1
 80020a0:	e016      	b.n	80020d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 fa26 	bl	80024fc <DMA_CalcBaseAndBitshift>
 80020b0:	4603      	mov	r3, r0
 80020b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b8:	223f      	movs	r2, #63	@ 0x3f
 80020ba:	409a      	lsls	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	f010803f 	.word	0xf010803f

080020dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d101      	bne.n	8002102 <HAL_DMA_Start_IT+0x26>
 80020fe:	2302      	movs	r3, #2
 8002100:	e040      	b.n	8002184 <HAL_DMA_Start_IT+0xa8>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b01      	cmp	r3, #1
 8002114:	d12f      	bne.n	8002176 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2202      	movs	r2, #2
 800211a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	68b9      	ldr	r1, [r7, #8]
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 f9b8 	bl	80024a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002134:	223f      	movs	r2, #63	@ 0x3f
 8002136:	409a      	lsls	r2, r3
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0216 	orr.w	r2, r2, #22
 800214a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	2b00      	cmp	r3, #0
 8002152:	d007      	beq.n	8002164 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 0208 	orr.w	r2, r2, #8
 8002162:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f042 0201 	orr.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	e005      	b.n	8002182 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800217e:	2302      	movs	r3, #2
 8002180:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002182:	7dfb      	ldrb	r3, [r7, #23]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002198:	4b8e      	ldr	r3, [pc, #568]	@ (80023d4 <HAL_DMA_IRQHandler+0x248>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a8e      	ldr	r2, [pc, #568]	@ (80023d8 <HAL_DMA_IRQHandler+0x24c>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	0a9b      	lsrs	r3, r3, #10
 80021a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b6:	2208      	movs	r2, #8
 80021b8:	409a      	lsls	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4013      	ands	r3, r2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d01a      	beq.n	80021f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d013      	beq.n	80021f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0204 	bic.w	r2, r2, #4
 80021de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e4:	2208      	movs	r2, #8
 80021e6:	409a      	lsls	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f0:	f043 0201 	orr.w	r2, r3, #1
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fc:	2201      	movs	r2, #1
 80021fe:	409a      	lsls	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d012      	beq.n	800222e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00b      	beq.n	800222e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221a:	2201      	movs	r2, #1
 800221c:	409a      	lsls	r2, r3
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002226:	f043 0202 	orr.w	r2, r3, #2
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002232:	2204      	movs	r2, #4
 8002234:	409a      	lsls	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4013      	ands	r3, r2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d012      	beq.n	8002264 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00b      	beq.n	8002264 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002250:	2204      	movs	r2, #4
 8002252:	409a      	lsls	r2, r3
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800225c:	f043 0204 	orr.w	r2, r3, #4
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	2210      	movs	r2, #16
 800226a:	409a      	lsls	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d043      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	2b00      	cmp	r3, #0
 8002280:	d03c      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002286:	2210      	movs	r2, #16
 8002288:	409a      	lsls	r2, r3
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d018      	beq.n	80022ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d108      	bne.n	80022bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d024      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4798      	blx	r3
 80022ba:	e01f      	b.n	80022fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d01b      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	4798      	blx	r3
 80022cc:	e016      	b.n	80022fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d107      	bne.n	80022ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0208 	bic.w	r2, r2, #8
 80022ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002300:	2220      	movs	r2, #32
 8002302:	409a      	lsls	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4013      	ands	r3, r2
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 808f 	beq.w	800242c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 8087 	beq.w	800242c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002322:	2220      	movs	r2, #32
 8002324:	409a      	lsls	r2, r3
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b05      	cmp	r3, #5
 8002334:	d136      	bne.n	80023a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 0216 	bic.w	r2, r2, #22
 8002344:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	695a      	ldr	r2, [r3, #20]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002354:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d103      	bne.n	8002366 <HAL_DMA_IRQHandler+0x1da>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0208 	bic.w	r2, r2, #8
 8002374:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800237a:	223f      	movs	r2, #63	@ 0x3f
 800237c:	409a      	lsls	r2, r3
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002396:	2b00      	cmp	r3, #0
 8002398:	d07e      	beq.n	8002498 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	4798      	blx	r3
        }
        return;
 80023a2:	e079      	b.n	8002498 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d01d      	beq.n	80023ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10d      	bne.n	80023dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d031      	beq.n	800242c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	4798      	blx	r3
 80023d0:	e02c      	b.n	800242c <HAL_DMA_IRQHandler+0x2a0>
 80023d2:	bf00      	nop
 80023d4:	20000000 	.word	0x20000000
 80023d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d023      	beq.n	800242c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	4798      	blx	r3
 80023ec:	e01e      	b.n	800242c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10f      	bne.n	800241c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0210 	bic.w	r2, r2, #16
 800240a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002430:	2b00      	cmp	r3, #0
 8002432:	d032      	beq.n	800249a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d022      	beq.n	8002486 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2205      	movs	r2, #5
 8002444:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0201 	bic.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	3301      	adds	r3, #1
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	429a      	cmp	r2, r3
 8002462:	d307      	bcc.n	8002474 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f2      	bne.n	8002458 <HAL_DMA_IRQHandler+0x2cc>
 8002472:	e000      	b.n	8002476 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002474:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248a:	2b00      	cmp	r3, #0
 800248c:	d005      	beq.n	800249a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	4798      	blx	r3
 8002496:	e000      	b.n	800249a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002498:	bf00      	nop
    }
  }
}
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
 80024ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b40      	cmp	r3, #64	@ 0x40
 80024cc:	d108      	bne.n	80024e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024de:	e007      	b.n	80024f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	60da      	str	r2, [r3, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	3b10      	subs	r3, #16
 800250c:	4a14      	ldr	r2, [pc, #80]	@ (8002560 <DMA_CalcBaseAndBitshift+0x64>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	091b      	lsrs	r3, r3, #4
 8002514:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002516:	4a13      	ldr	r2, [pc, #76]	@ (8002564 <DMA_CalcBaseAndBitshift+0x68>)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4413      	add	r3, r2
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2b03      	cmp	r3, #3
 8002528:	d909      	bls.n	800253e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002532:	f023 0303 	bic.w	r3, r3, #3
 8002536:	1d1a      	adds	r2, r3, #4
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	659a      	str	r2, [r3, #88]	@ 0x58
 800253c:	e007      	b.n	800254e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002546:	f023 0303 	bic.w	r3, r3, #3
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002552:	4618      	mov	r0, r3
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	aaaaaaab 	.word	0xaaaaaaab
 8002564:	0800d07c 	.word	0x0800d07c

08002568 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d11f      	bne.n	80025c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d856      	bhi.n	8002636 <DMA_CheckFifoParam+0xce>
 8002588:	a201      	add	r2, pc, #4	@ (adr r2, 8002590 <DMA_CheckFifoParam+0x28>)
 800258a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258e:	bf00      	nop
 8002590:	080025a1 	.word	0x080025a1
 8002594:	080025b3 	.word	0x080025b3
 8002598:	080025a1 	.word	0x080025a1
 800259c:	08002637 	.word	0x08002637
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d046      	beq.n	800263a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025b0:	e043      	b.n	800263a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025ba:	d140      	bne.n	800263e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025c0:	e03d      	b.n	800263e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025ca:	d121      	bne.n	8002610 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b03      	cmp	r3, #3
 80025d0:	d837      	bhi.n	8002642 <DMA_CheckFifoParam+0xda>
 80025d2:	a201      	add	r2, pc, #4	@ (adr r2, 80025d8 <DMA_CheckFifoParam+0x70>)
 80025d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d8:	080025e9 	.word	0x080025e9
 80025dc:	080025ef 	.word	0x080025ef
 80025e0:	080025e9 	.word	0x080025e9
 80025e4:	08002601 	.word	0x08002601
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      break;
 80025ec:	e030      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d025      	beq.n	8002646 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025fe:	e022      	b.n	8002646 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002604:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002608:	d11f      	bne.n	800264a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800260e:	e01c      	b.n	800264a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d903      	bls.n	800261e <DMA_CheckFifoParam+0xb6>
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	2b03      	cmp	r3, #3
 800261a:	d003      	beq.n	8002624 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800261c:	e018      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
      break;
 8002622:	e015      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002628:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      break;
 8002634:	e00b      	b.n	800264e <DMA_CheckFifoParam+0xe6>
      break;
 8002636:	bf00      	nop
 8002638:	e00a      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 800263a:	bf00      	nop
 800263c:	e008      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 800263e:	bf00      	nop
 8002640:	e006      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 8002642:	bf00      	nop
 8002644:	e004      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 8002646:	bf00      	nop
 8002648:	e002      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;   
 800264a:	bf00      	nop
 800264c:	e000      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 800264e:	bf00      	nop
    }
  } 
  
  return status; 
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop

08002660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002660:	b480      	push	{r7}
 8002662:	b089      	sub	sp, #36	@ 0x24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002672:	2300      	movs	r3, #0
 8002674:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
 800267a:	e16b      	b.n	8002954 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800267c:	2201      	movs	r2, #1
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	4013      	ands	r3, r2
 800268e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	429a      	cmp	r2, r3
 8002696:	f040 815a 	bne.w	800294e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d005      	beq.n	80026b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d130      	bne.n	8002714 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	2203      	movs	r2, #3
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43db      	mvns	r3, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4013      	ands	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68da      	ldr	r2, [r3, #12]
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e8:	2201      	movs	r2, #1
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	4013      	ands	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	091b      	lsrs	r3, r3, #4
 80026fe:	f003 0201 	and.w	r2, r3, #1
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	4313      	orrs	r3, r2
 800270c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2b03      	cmp	r3, #3
 800271e:	d017      	beq.n	8002750 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4313      	orrs	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d123      	bne.n	80027a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	08da      	lsrs	r2, r3, #3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3208      	adds	r2, #8
 8002764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002768:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	08da      	lsrs	r2, r3, #3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3208      	adds	r2, #8
 800279e:	69b9      	ldr	r1, [r7, #24]
 80027a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	2203      	movs	r2, #3
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0203 	and.w	r2, r3, #3
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 80b4 	beq.w	800294e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	4b60      	ldr	r3, [pc, #384]	@ (800296c <HAL_GPIO_Init+0x30c>)
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	4a5f      	ldr	r2, [pc, #380]	@ (800296c <HAL_GPIO_Init+0x30c>)
 80027f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027f6:	4b5d      	ldr	r3, [pc, #372]	@ (800296c <HAL_GPIO_Init+0x30c>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002802:	4a5b      	ldr	r2, [pc, #364]	@ (8002970 <HAL_GPIO_Init+0x310>)
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	089b      	lsrs	r3, r3, #2
 8002808:	3302      	adds	r3, #2
 800280a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	220f      	movs	r2, #15
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4013      	ands	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a52      	ldr	r2, [pc, #328]	@ (8002974 <HAL_GPIO_Init+0x314>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d02b      	beq.n	8002886 <HAL_GPIO_Init+0x226>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a51      	ldr	r2, [pc, #324]	@ (8002978 <HAL_GPIO_Init+0x318>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d025      	beq.n	8002882 <HAL_GPIO_Init+0x222>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a50      	ldr	r2, [pc, #320]	@ (800297c <HAL_GPIO_Init+0x31c>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d01f      	beq.n	800287e <HAL_GPIO_Init+0x21e>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4f      	ldr	r2, [pc, #316]	@ (8002980 <HAL_GPIO_Init+0x320>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d019      	beq.n	800287a <HAL_GPIO_Init+0x21a>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4e      	ldr	r2, [pc, #312]	@ (8002984 <HAL_GPIO_Init+0x324>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d013      	beq.n	8002876 <HAL_GPIO_Init+0x216>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a4d      	ldr	r2, [pc, #308]	@ (8002988 <HAL_GPIO_Init+0x328>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d00d      	beq.n	8002872 <HAL_GPIO_Init+0x212>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a4c      	ldr	r2, [pc, #304]	@ (800298c <HAL_GPIO_Init+0x32c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d007      	beq.n	800286e <HAL_GPIO_Init+0x20e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a4b      	ldr	r2, [pc, #300]	@ (8002990 <HAL_GPIO_Init+0x330>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d101      	bne.n	800286a <HAL_GPIO_Init+0x20a>
 8002866:	2307      	movs	r3, #7
 8002868:	e00e      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800286a:	2308      	movs	r3, #8
 800286c:	e00c      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800286e:	2306      	movs	r3, #6
 8002870:	e00a      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002872:	2305      	movs	r3, #5
 8002874:	e008      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002876:	2304      	movs	r3, #4
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800287a:	2303      	movs	r3, #3
 800287c:	e004      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800287e:	2302      	movs	r3, #2
 8002880:	e002      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002886:	2300      	movs	r3, #0
 8002888:	69fa      	ldr	r2, [r7, #28]
 800288a:	f002 0203 	and.w	r2, r2, #3
 800288e:	0092      	lsls	r2, r2, #2
 8002890:	4093      	lsls	r3, r2
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4313      	orrs	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002898:	4935      	ldr	r1, [pc, #212]	@ (8002970 <HAL_GPIO_Init+0x310>)
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ca:	4a32      	ldr	r2, [pc, #200]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d0:	4b30      	ldr	r3, [pc, #192]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f4:	4a27      	ldr	r2, [pc, #156]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028fa:	4b26      	ldr	r3, [pc, #152]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800291e:	4a1d      	ldr	r2, [pc, #116]	@ (8002994 <HAL_GPIO_Init+0x334>)
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <HAL_GPIO_Init+0x334>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002948:	4a12      	ldr	r2, [pc, #72]	@ (8002994 <HAL_GPIO_Init+0x334>)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3301      	adds	r3, #1
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b0f      	cmp	r3, #15
 8002958:	f67f ae90 	bls.w	800267c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3724      	adds	r7, #36	@ 0x24
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	40013800 	.word	0x40013800
 8002974:	40020000 	.word	0x40020000
 8002978:	40020400 	.word	0x40020400
 800297c:	40020800 	.word	0x40020800
 8002980:	40020c00 	.word	0x40020c00
 8002984:	40021000 	.word	0x40021000
 8002988:	40021400 	.word	0x40021400
 800298c:	40021800 	.word	0x40021800
 8002990:	40021c00 	.word	0x40021c00
 8002994:	40013c00 	.word	0x40013c00

08002998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	807b      	strh	r3, [r7, #2]
 80029a4:	4613      	mov	r3, r2
 80029a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029a8:	787b      	ldrb	r3, [r7, #1]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ae:	887a      	ldrh	r2, [r7, #2]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029b4:	e003      	b.n	80029be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029b6:	887b      	ldrh	r3, [r7, #2]
 80029b8:	041a      	lsls	r2, r3, #16
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e128      	b.n	8002c30 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d109      	bne.n	80029fe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a90      	ldr	r2, [pc, #576]	@ (8002c38 <HAL_I2S_Init+0x26c>)
 80029f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7fe ff77 	bl	80018ec <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2202      	movs	r2, #2
 8002a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	69db      	ldr	r3, [r3, #28]
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6812      	ldr	r2, [r2, #0]
 8002a10:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002a14:	f023 030f 	bic.w	r3, r3, #15
 8002a18:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d060      	beq.n	8002aec <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002a32:	2310      	movs	r3, #16
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	e001      	b.n	8002a3c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002a38:	2320      	movs	r3, #32
 8002a3a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d802      	bhi.n	8002a4a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002a4a:	2001      	movs	r0, #1
 8002a4c:	f001 faf8 	bl	8004040 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a50:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a5a:	d125      	bne.n	8002aa8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d010      	beq.n	8002a86 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	68fa      	ldr	r2, [r7, #12]
 8002a6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a6e:	4613      	mov	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	461a      	mov	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a80:	3305      	adds	r3, #5
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	e01f      	b.n	8002ac6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a90:	4613      	mov	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	461a      	mov	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	3305      	adds	r3, #5
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	e00e      	b.n	8002ac6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4413      	add	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	461a      	mov	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	3305      	adds	r3, #5
 8002ac4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	4a5c      	ldr	r2, [pc, #368]	@ (8002c3c <HAL_I2S_Init+0x270>)
 8002aca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ace:	08db      	lsrs	r3, r3, #3
 8002ad0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	085b      	lsrs	r3, r3, #1
 8002ae2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	61bb      	str	r3, [r7, #24]
 8002aea:	e003      	b.n	8002af4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002aec:	2302      	movs	r3, #2
 8002aee:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d902      	bls.n	8002b00 <HAL_I2S_Init+0x134>
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	2bff      	cmp	r3, #255	@ 0xff
 8002afe:	d907      	bls.n	8002b10 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b04:	f043 0210 	orr.w	r2, r3, #16
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e08f      	b.n	8002c30 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	691a      	ldr	r2, [r3, #16]
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	ea42 0103 	orr.w	r1, r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b2e:	f023 030f 	bic.w	r3, r3, #15
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6851      	ldr	r1, [r2, #4]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6892      	ldr	r2, [r2, #8]
 8002b3a:	4311      	orrs	r1, r2
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	68d2      	ldr	r2, [r2, #12]
 8002b40:	4311      	orrs	r1, r2
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6992      	ldr	r2, [r2, #24]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b52:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d161      	bne.n	8002c20 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a38      	ldr	r2, [pc, #224]	@ (8002c40 <HAL_I2S_Init+0x274>)
 8002b60:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a37      	ldr	r2, [pc, #220]	@ (8002c44 <HAL_I2S_Init+0x278>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_I2S_Init+0x1a4>
 8002b6c:	4b36      	ldr	r3, [pc, #216]	@ (8002c48 <HAL_I2S_Init+0x27c>)
 8002b6e:	e001      	b.n	8002b74 <HAL_I2S_Init+0x1a8>
 8002b70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	4932      	ldr	r1, [pc, #200]	@ (8002c44 <HAL_I2S_Init+0x278>)
 8002b7c:	428a      	cmp	r2, r1
 8002b7e:	d101      	bne.n	8002b84 <HAL_I2S_Init+0x1b8>
 8002b80:	4a31      	ldr	r2, [pc, #196]	@ (8002c48 <HAL_I2S_Init+0x27c>)
 8002b82:	e001      	b.n	8002b88 <HAL_I2S_Init+0x1bc>
 8002b84:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002b88:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b8c:	f023 030f 	bic.w	r3, r3, #15
 8002b90:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a2b      	ldr	r2, [pc, #172]	@ (8002c44 <HAL_I2S_Init+0x278>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d101      	bne.n	8002ba0 <HAL_I2S_Init+0x1d4>
 8002b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c48 <HAL_I2S_Init+0x27c>)
 8002b9e:	e001      	b.n	8002ba4 <HAL_I2S_Init+0x1d8>
 8002ba0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a25      	ldr	r2, [pc, #148]	@ (8002c44 <HAL_I2S_Init+0x278>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d101      	bne.n	8002bb6 <HAL_I2S_Init+0x1ea>
 8002bb2:	4b25      	ldr	r3, [pc, #148]	@ (8002c48 <HAL_I2S_Init+0x27c>)
 8002bb4:	e001      	b.n	8002bba <HAL_I2S_Init+0x1ee>
 8002bb6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bc6:	d003      	beq.n	8002bd0 <HAL_I2S_Init+0x204>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d103      	bne.n	8002bd8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002bd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bd4:	613b      	str	r3, [r7, #16]
 8002bd6:	e001      	b.n	8002bdc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002be6:	4313      	orrs	r3, r2
 8002be8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	897b      	ldrh	r3, [r7, #10]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c08:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a0d      	ldr	r2, [pc, #52]	@ (8002c44 <HAL_I2S_Init+0x278>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d101      	bne.n	8002c18 <HAL_I2S_Init+0x24c>
 8002c14:	4b0c      	ldr	r3, [pc, #48]	@ (8002c48 <HAL_I2S_Init+0x27c>)
 8002c16:	e001      	b.n	8002c1c <HAL_I2S_Init+0x250>
 8002c18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c1c:	897a      	ldrh	r2, [r7, #10]
 8002c1e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3720      	adds	r7, #32
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	08002f49 	.word	0x08002f49
 8002c3c:	cccccccd 	.word	0xcccccccd
 8002c40:	0800305d 	.word	0x0800305d
 8002c44:	40003800 	.word	0x40003800
 8002c48:	40003400 	.word	0x40003400

08002c4c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	4613      	mov	r3, r2
 8002c58:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <HAL_I2S_Receive_DMA+0x1a>
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e09d      	b.n	8002da6 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d001      	beq.n	8002c7a <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002c76:	2302      	movs	r3, #2
 8002c78:	e095      	b.n	8002da6 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d101      	bne.n	8002c8a <HAL_I2S_Receive_DMA+0x3e>
 8002c86:	2302      	movs	r3, #2
 8002c88:	e08d      	b.n	8002da6 <HAL_I2S_Receive_DMA+0x15a>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2204      	movs	r2, #4
 8002c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d002      	beq.n	8002cbe <HAL_I2S_Receive_DMA+0x72>
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b05      	cmp	r3, #5
 8002cbc:	d10a      	bne.n	8002cd4 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002cc8:	88fb      	ldrh	r3, [r7, #6]
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002cd2:	e005      	b.n	8002ce0 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	88fa      	ldrh	r2, [r7, #6]
 8002cd8:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	88fa      	ldrh	r2, [r7, #6]
 8002cde:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce4:	4a32      	ldr	r2, [pc, #200]	@ (8002db0 <HAL_I2S_Receive_DMA+0x164>)
 8002ce6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cec:	4a31      	ldr	r2, [pc, #196]	@ (8002db4 <HAL_I2S_Receive_DMA+0x168>)
 8002cee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf4:	4a30      	ldr	r2, [pc, #192]	@ (8002db8 <HAL_I2S_Receive_DMA+0x16c>)
 8002cf6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d06:	d10a      	bne.n	8002d1e <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002d08:	2300      	movs	r3, #0
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	613b      	str	r3, [r7, #16]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	613b      	str	r3, [r7, #16]
 8002d1c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	330c      	adds	r3, #12
 8002d28:	4619      	mov	r1, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002d34:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002d36:	f7ff f9d1 	bl	80020dc <HAL_DMA_Start_IT>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00f      	beq.n	8002d60 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d44:	f043 0208 	orr.w	r2, r3, #8
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e022      	b.n	8002da6 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d107      	bne.n	8002d86 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f042 0201 	orr.w	r2, r2, #1
 8002d84:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d107      	bne.n	8002da4 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	69da      	ldr	r2, [r3, #28]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002da2:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	08002e27 	.word	0x08002e27
 8002db4:	08002de5 	.word	0x08002de5
 8002db8:	08002e43 	.word	0x08002e43

08002dbc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10e      	bne.n	8002e18 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0201 	bic.w	r2, r2, #1
 8002e08:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f7fe fab3 	bl	8001384 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b084      	sub	sp, #16
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f7fe fa8d 	bl	8001354 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002e3a:	bf00      	nop
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0203 	bic.w	r2, r2, #3
 8002e5e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e78:	f043 0208 	orr.w	r2, r3, #8
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f7ff ffa5 	bl	8002dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002e86:	bf00      	nop
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	881a      	ldrh	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea6:	1c9a      	adds	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10e      	bne.n	8002ee2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ed2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ff6d 	bl	8002dbc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b082      	sub	sp, #8
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68da      	ldr	r2, [r3, #12]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002efc:	b292      	uxth	r2, r2
 8002efe:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f04:	1c9a      	adds	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	3b01      	subs	r3, #1
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10e      	bne.n	8002f40 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f30:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7fe fa22 	bl	8001384 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002f40:	bf00      	nop
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b04      	cmp	r3, #4
 8002f62:	d13a      	bne.n	8002fda <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d109      	bne.n	8002f82 <I2S_IRQHandler+0x3a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f78:	2b40      	cmp	r3, #64	@ 0x40
 8002f7a:	d102      	bne.n	8002f82 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f7ff ffb4 	bl	8002eea <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f88:	2b40      	cmp	r3, #64	@ 0x40
 8002f8a:	d126      	bne.n	8002fda <I2S_IRQHandler+0x92>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b20      	cmp	r3, #32
 8002f98:	d11f      	bne.n	8002fda <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002fa8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fcc:	f043 0202 	orr.w	r2, r3, #2
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff fefb 	bl	8002dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b03      	cmp	r3, #3
 8002fe4:	d136      	bne.n	8003054 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d109      	bne.n	8003004 <I2S_IRQHandler+0xbc>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ffa:	2b80      	cmp	r3, #128	@ 0x80
 8002ffc:	d102      	bne.n	8003004 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7ff ff45 	bl	8002e8e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b08      	cmp	r3, #8
 800300c:	d122      	bne.n	8003054 <I2S_IRQHandler+0x10c>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f003 0320 	and.w	r3, r3, #32
 8003018:	2b20      	cmp	r3, #32
 800301a:	d11b      	bne.n	8003054 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800302a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003046:	f043 0204 	orr.w	r2, r3, #4
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff febe 	bl	8002dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003054:	bf00      	nop
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b088      	sub	sp, #32
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a92      	ldr	r2, [pc, #584]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d101      	bne.n	800307a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003076:	4b92      	ldr	r3, [pc, #584]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003078:	e001      	b.n	800307e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800307a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a8b      	ldr	r2, [pc, #556]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d101      	bne.n	8003098 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003094:	4b8a      	ldr	r3, [pc, #552]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003096:	e001      	b.n	800309c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003098:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030a8:	d004      	beq.n	80030b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f040 8099 	bne.w	80031e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d107      	bne.n	80030ce <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d002      	beq.n	80030ce <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f925 	bl	8003318 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d107      	bne.n	80030e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 f9c8 	bl	8003478 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030ee:	2b40      	cmp	r3, #64	@ 0x40
 80030f0:	d13a      	bne.n	8003168 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d035      	beq.n	8003168 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a6e      	ldr	r2, [pc, #440]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d101      	bne.n	800310a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003106:	4b6e      	ldr	r3, [pc, #440]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003108:	e001      	b.n	800310e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800310a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4969      	ldr	r1, [pc, #420]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003116:	428b      	cmp	r3, r1
 8003118:	d101      	bne.n	800311e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800311a:	4b69      	ldr	r3, [pc, #420]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800311c:	e001      	b.n	8003122 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800311e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003122:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003126:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003136:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	f043 0202 	orr.w	r2, r3, #2
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff fe34 	bl	8002dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b08      	cmp	r3, #8
 8003170:	f040 80c3 	bne.w	80032fa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	f003 0320 	and.w	r3, r3, #32
 800317a:	2b00      	cmp	r3, #0
 800317c:	f000 80bd 	beq.w	80032fa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800318e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a49      	ldr	r2, [pc, #292]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d101      	bne.n	800319e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800319a:	4b49      	ldr	r3, [pc, #292]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800319c:	e001      	b.n	80031a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800319e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4944      	ldr	r1, [pc, #272]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031aa:	428b      	cmp	r3, r1
 80031ac:	d101      	bne.n	80031b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80031ae:	4b44      	ldr	r3, [pc, #272]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031b0:	e001      	b.n	80031b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80031b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031b6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80031ba:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80031bc:	2300      	movs	r3, #0
 80031be:	60bb      	str	r3, [r7, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	60bb      	str	r3, [r7, #8]
 80031c8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d6:	f043 0204 	orr.w	r2, r3, #4
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff fdf6 	bl	8002dd0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80031e4:	e089      	b.n	80032fa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d107      	bne.n	8003200 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d002      	beq.n	8003200 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f8be 	bl	800337c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b01      	cmp	r3, #1
 8003208:	d107      	bne.n	800321a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f8fd 	bl	8003414 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003220:	2b40      	cmp	r3, #64	@ 0x40
 8003222:	d12f      	bne.n	8003284 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	f003 0320 	and.w	r3, r3, #32
 800322a:	2b00      	cmp	r3, #0
 800322c:	d02a      	beq.n	8003284 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800323c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a1e      	ldr	r2, [pc, #120]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d101      	bne.n	800324c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003248:	4b1d      	ldr	r3, [pc, #116]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800324a:	e001      	b.n	8003250 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800324c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4919      	ldr	r1, [pc, #100]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003258:	428b      	cmp	r3, r1
 800325a:	d101      	bne.n	8003260 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800325c:	4b18      	ldr	r3, [pc, #96]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800325e:	e001      	b.n	8003264 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003260:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003264:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003268:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2201      	movs	r2, #1
 800326e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003276:	f043 0202 	orr.w	r2, r3, #2
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff fda6 	bl	8002dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b08      	cmp	r3, #8
 800328c:	d136      	bne.n	80032fc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	f003 0320 	and.w	r3, r3, #32
 8003294:	2b00      	cmp	r3, #0
 8003296:	d031      	beq.n	80032fc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a07      	ldr	r2, [pc, #28]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d101      	bne.n	80032a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80032a2:	4b07      	ldr	r3, [pc, #28]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032a4:	e001      	b.n	80032aa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80032a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4902      	ldr	r1, [pc, #8]	@ (80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80032b2:	428b      	cmp	r3, r1
 80032b4:	d106      	bne.n	80032c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80032b6:	4b02      	ldr	r3, [pc, #8]	@ (80032c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032b8:	e006      	b.n	80032c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80032ba:	bf00      	nop
 80032bc:	40003800 	.word	0x40003800
 80032c0:	40003400 	.word	0x40003400
 80032c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80032cc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032dc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ea:	f043 0204 	orr.w	r2, r3, #4
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff fd6c 	bl	8002dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80032f8:	e000      	b.n	80032fc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032fa:	bf00      	nop
}
 80032fc:	bf00      	nop
 80032fe:	3720      	adds	r7, #32
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	1c99      	adds	r1, r3, #2
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6251      	str	r1, [r2, #36]	@ 0x24
 800332a:	881a      	ldrh	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d113      	bne.n	8003372 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003358:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800335e:	b29b      	uxth	r3, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	d106      	bne.n	8003372 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f7ff ffc9 	bl	8003304 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003372:	bf00      	nop
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003388:	1c99      	adds	r1, r3, #2
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	6251      	str	r1, [r2, #36]	@ 0x24
 800338e:	8819      	ldrh	r1, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1d      	ldr	r2, [pc, #116]	@ (800340c <I2SEx_TxISR_I2SExt+0x90>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d101      	bne.n	800339e <I2SEx_TxISR_I2SExt+0x22>
 800339a:	4b1d      	ldr	r3, [pc, #116]	@ (8003410 <I2SEx_TxISR_I2SExt+0x94>)
 800339c:	e001      	b.n	80033a2 <I2SEx_TxISR_I2SExt+0x26>
 800339e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033a2:	460a      	mov	r2, r1
 80033a4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d121      	bne.n	8003402 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a12      	ldr	r2, [pc, #72]	@ (800340c <I2SEx_TxISR_I2SExt+0x90>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <I2SEx_TxISR_I2SExt+0x50>
 80033c8:	4b11      	ldr	r3, [pc, #68]	@ (8003410 <I2SEx_TxISR_I2SExt+0x94>)
 80033ca:	e001      	b.n	80033d0 <I2SEx_TxISR_I2SExt+0x54>
 80033cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	490d      	ldr	r1, [pc, #52]	@ (800340c <I2SEx_TxISR_I2SExt+0x90>)
 80033d8:	428b      	cmp	r3, r1
 80033da:	d101      	bne.n	80033e0 <I2SEx_TxISR_I2SExt+0x64>
 80033dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003410 <I2SEx_TxISR_I2SExt+0x94>)
 80033de:	e001      	b.n	80033e4 <I2SEx_TxISR_I2SExt+0x68>
 80033e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033e4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80033e8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d106      	bne.n	8003402 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff ff81 	bl	8003304 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40003800 	.word	0x40003800
 8003410:	40003400 	.word	0x40003400

08003414 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68d8      	ldr	r0, [r3, #12]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	1c99      	adds	r1, r3, #2
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800342c:	b282      	uxth	r2, r0
 800342e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003434:	b29b      	uxth	r3, r3
 8003436:	3b01      	subs	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d113      	bne.n	8003470 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003456:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345c:	b29b      	uxth	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d106      	bne.n	8003470 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7ff ff4a 	bl	8003304 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a20      	ldr	r2, [pc, #128]	@ (8003508 <I2SEx_RxISR_I2SExt+0x90>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d101      	bne.n	800348e <I2SEx_RxISR_I2SExt+0x16>
 800348a:	4b20      	ldr	r3, [pc, #128]	@ (800350c <I2SEx_RxISR_I2SExt+0x94>)
 800348c:	e001      	b.n	8003492 <I2SEx_RxISR_I2SExt+0x1a>
 800348e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003492:	68d8      	ldr	r0, [r3, #12]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003498:	1c99      	adds	r1, r3, #2
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800349e:	b282      	uxth	r2, r0
 80034a0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d121      	bne.n	80034fe <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a12      	ldr	r2, [pc, #72]	@ (8003508 <I2SEx_RxISR_I2SExt+0x90>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d101      	bne.n	80034c8 <I2SEx_RxISR_I2SExt+0x50>
 80034c4:	4b11      	ldr	r3, [pc, #68]	@ (800350c <I2SEx_RxISR_I2SExt+0x94>)
 80034c6:	e001      	b.n	80034cc <I2SEx_RxISR_I2SExt+0x54>
 80034c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	490d      	ldr	r1, [pc, #52]	@ (8003508 <I2SEx_RxISR_I2SExt+0x90>)
 80034d4:	428b      	cmp	r3, r1
 80034d6:	d101      	bne.n	80034dc <I2SEx_RxISR_I2SExt+0x64>
 80034d8:	4b0c      	ldr	r3, [pc, #48]	@ (800350c <I2SEx_RxISR_I2SExt+0x94>)
 80034da:	e001      	b.n	80034e0 <I2SEx_RxISR_I2SExt+0x68>
 80034dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034e4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d106      	bne.n	80034fe <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f7ff ff03 	bl	8003304 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40003800 	.word	0x40003800
 800350c:	40003400 	.word	0x40003400

08003510 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e267      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d075      	beq.n	800361a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800352e:	4b88      	ldr	r3, [pc, #544]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 030c 	and.w	r3, r3, #12
 8003536:	2b04      	cmp	r3, #4
 8003538:	d00c      	beq.n	8003554 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800353a:	4b85      	ldr	r3, [pc, #532]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003542:	2b08      	cmp	r3, #8
 8003544:	d112      	bne.n	800356c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003546:	4b82      	ldr	r3, [pc, #520]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800354e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003552:	d10b      	bne.n	800356c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003554:	4b7e      	ldr	r3, [pc, #504]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d05b      	beq.n	8003618 <HAL_RCC_OscConfig+0x108>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d157      	bne.n	8003618 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e242      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003574:	d106      	bne.n	8003584 <HAL_RCC_OscConfig+0x74>
 8003576:	4b76      	ldr	r3, [pc, #472]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a75      	ldr	r2, [pc, #468]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800357c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	e01d      	b.n	80035c0 <HAL_RCC_OscConfig+0xb0>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800358c:	d10c      	bne.n	80035a8 <HAL_RCC_OscConfig+0x98>
 800358e:	4b70      	ldr	r3, [pc, #448]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a6f      	ldr	r2, [pc, #444]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003594:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003598:	6013      	str	r3, [r2, #0]
 800359a:	4b6d      	ldr	r3, [pc, #436]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a6c      	ldr	r2, [pc, #432]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	e00b      	b.n	80035c0 <HAL_RCC_OscConfig+0xb0>
 80035a8:	4b69      	ldr	r3, [pc, #420]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a68      	ldr	r2, [pc, #416]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b2:	6013      	str	r3, [r2, #0]
 80035b4:	4b66      	ldr	r3, [pc, #408]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a65      	ldr	r2, [pc, #404]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d013      	beq.n	80035f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c8:	f7fe fbac 	bl	8001d24 <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d0:	f7fe fba8 	bl	8001d24 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b64      	cmp	r3, #100	@ 0x64
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e207      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d0f0      	beq.n	80035d0 <HAL_RCC_OscConfig+0xc0>
 80035ee:	e014      	b.n	800361a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f0:	f7fe fb98 	bl	8001d24 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f8:	f7fe fb94 	bl	8001d24 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b64      	cmp	r3, #100	@ 0x64
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e1f3      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800360a:	4b51      	ldr	r3, [pc, #324]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0xe8>
 8003616:	e000      	b.n	800361a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d063      	beq.n	80036ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003626:	4b4a      	ldr	r3, [pc, #296]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00b      	beq.n	800364a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003632:	4b47      	ldr	r3, [pc, #284]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800363a:	2b08      	cmp	r3, #8
 800363c:	d11c      	bne.n	8003678 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800363e:	4b44      	ldr	r3, [pc, #272]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d116      	bne.n	8003678 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364a:	4b41      	ldr	r3, [pc, #260]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d005      	beq.n	8003662 <HAL_RCC_OscConfig+0x152>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d001      	beq.n	8003662 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e1c7      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003662:	4b3b      	ldr	r3, [pc, #236]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4937      	ldr	r1, [pc, #220]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003676:	e03a      	b.n	80036ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d020      	beq.n	80036c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003680:	4b34      	ldr	r3, [pc, #208]	@ (8003754 <HAL_RCC_OscConfig+0x244>)
 8003682:	2201      	movs	r2, #1
 8003684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003686:	f7fe fb4d 	bl	8001d24 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368e:	f7fe fb49 	bl	8001d24 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e1a8      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f0      	beq.n	800368e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ac:	4b28      	ldr	r3, [pc, #160]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	4925      	ldr	r1, [pc, #148]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	600b      	str	r3, [r1, #0]
 80036c0:	e015      	b.n	80036ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036c2:	4b24      	ldr	r3, [pc, #144]	@ (8003754 <HAL_RCC_OscConfig+0x244>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c8:	f7fe fb2c 	bl	8001d24 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d0:	f7fe fb28 	bl	8001d24 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e187      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f0      	bne.n	80036d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d036      	beq.n	8003768 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d016      	beq.n	8003730 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003702:	4b15      	ldr	r3, [pc, #84]	@ (8003758 <HAL_RCC_OscConfig+0x248>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003708:	f7fe fb0c 	bl	8001d24 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003710:	f7fe fb08 	bl	8001d24 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e167      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003722:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f0      	beq.n	8003710 <HAL_RCC_OscConfig+0x200>
 800372e:	e01b      	b.n	8003768 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003730:	4b09      	ldr	r3, [pc, #36]	@ (8003758 <HAL_RCC_OscConfig+0x248>)
 8003732:	2200      	movs	r2, #0
 8003734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003736:	f7fe faf5 	bl	8001d24 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800373c:	e00e      	b.n	800375c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800373e:	f7fe faf1 	bl	8001d24 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d907      	bls.n	800375c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e150      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
 8003750:	40023800 	.word	0x40023800
 8003754:	42470000 	.word	0x42470000
 8003758:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800375c:	4b88      	ldr	r3, [pc, #544]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800375e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1ea      	bne.n	800373e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0304 	and.w	r3, r3, #4
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 8097 	beq.w	80038a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003776:	2300      	movs	r3, #0
 8003778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800377a:	4b81      	ldr	r3, [pc, #516]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800377c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10f      	bne.n	80037a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003786:	2300      	movs	r3, #0
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	4b7d      	ldr	r3, [pc, #500]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	4a7c      	ldr	r2, [pc, #496]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003794:	6413      	str	r3, [r2, #64]	@ 0x40
 8003796:	4b7a      	ldr	r3, [pc, #488]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a2:	2301      	movs	r3, #1
 80037a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a6:	4b77      	ldr	r3, [pc, #476]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d118      	bne.n	80037e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b2:	4b74      	ldr	r3, [pc, #464]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a73      	ldr	r2, [pc, #460]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037be:	f7fe fab1 	bl	8001d24 <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c6:	f7fe faad 	bl	8001d24 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e10c      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0f0      	beq.n	80037c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d106      	bne.n	80037fa <HAL_RCC_OscConfig+0x2ea>
 80037ec:	4b64      	ldr	r3, [pc, #400]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80037ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f0:	4a63      	ldr	r2, [pc, #396]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80037f2:	f043 0301 	orr.w	r3, r3, #1
 80037f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f8:	e01c      	b.n	8003834 <HAL_RCC_OscConfig+0x324>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	2b05      	cmp	r3, #5
 8003800:	d10c      	bne.n	800381c <HAL_RCC_OscConfig+0x30c>
 8003802:	4b5f      	ldr	r3, [pc, #380]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003806:	4a5e      	ldr	r2, [pc, #376]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003808:	f043 0304 	orr.w	r3, r3, #4
 800380c:	6713      	str	r3, [r2, #112]	@ 0x70
 800380e:	4b5c      	ldr	r3, [pc, #368]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003812:	4a5b      	ldr	r2, [pc, #364]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	6713      	str	r3, [r2, #112]	@ 0x70
 800381a:	e00b      	b.n	8003834 <HAL_RCC_OscConfig+0x324>
 800381c:	4b58      	ldr	r3, [pc, #352]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800381e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003820:	4a57      	ldr	r2, [pc, #348]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003822:	f023 0301 	bic.w	r3, r3, #1
 8003826:	6713      	str	r3, [r2, #112]	@ 0x70
 8003828:	4b55      	ldr	r3, [pc, #340]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800382a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382c:	4a54      	ldr	r2, [pc, #336]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800382e:	f023 0304 	bic.w	r3, r3, #4
 8003832:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d015      	beq.n	8003868 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383c:	f7fe fa72 	bl	8001d24 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003842:	e00a      	b.n	800385a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003844:	f7fe fa6e 	bl	8001d24 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003852:	4293      	cmp	r3, r2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e0cb      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385a:	4b49      	ldr	r3, [pc, #292]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800385c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d0ee      	beq.n	8003844 <HAL_RCC_OscConfig+0x334>
 8003866:	e014      	b.n	8003892 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003868:	f7fe fa5c 	bl	8001d24 <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800386e:	e00a      	b.n	8003886 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003870:	f7fe fa58 	bl	8001d24 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387e:	4293      	cmp	r3, r2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e0b5      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003886:	4b3e      	ldr	r3, [pc, #248]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1ee      	bne.n	8003870 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003892:	7dfb      	ldrb	r3, [r7, #23]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003898:	4b39      	ldr	r3, [pc, #228]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	4a38      	ldr	r2, [pc, #224]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800389e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 80a1 	beq.w	80039f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038ae:	4b34      	ldr	r3, [pc, #208]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 030c 	and.w	r3, r3, #12
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d05c      	beq.n	8003974 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d141      	bne.n	8003946 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c2:	4b31      	ldr	r3, [pc, #196]	@ (8003988 <HAL_RCC_OscConfig+0x478>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fe fa2c 	bl	8001d24 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d0:	f7fe fa28 	bl	8001d24 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e087      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e2:	4b27      	ldr	r3, [pc, #156]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69da      	ldr	r2, [r3, #28]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	019b      	lsls	r3, r3, #6
 80038fe:	431a      	orrs	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003904:	085b      	lsrs	r3, r3, #1
 8003906:	3b01      	subs	r3, #1
 8003908:	041b      	lsls	r3, r3, #16
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003910:	061b      	lsls	r3, r3, #24
 8003912:	491b      	ldr	r1, [pc, #108]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <HAL_RCC_OscConfig+0x478>)
 800391a:	2201      	movs	r2, #1
 800391c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391e:	f7fe fa01 	bl	8001d24 <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003924:	e008      	b.n	8003938 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003926:	f7fe f9fd 	bl	8001d24 <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e05c      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003938:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0f0      	beq.n	8003926 <HAL_RCC_OscConfig+0x416>
 8003944:	e054      	b.n	80039f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003946:	4b10      	ldr	r3, [pc, #64]	@ (8003988 <HAL_RCC_OscConfig+0x478>)
 8003948:	2200      	movs	r2, #0
 800394a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394c:	f7fe f9ea 	bl	8001d24 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003954:	f7fe f9e6 	bl	8001d24 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e045      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003966:	4b06      	ldr	r3, [pc, #24]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f0      	bne.n	8003954 <HAL_RCC_OscConfig+0x444>
 8003972:	e03d      	b.n	80039f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d107      	bne.n	800398c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e038      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
 8003980:	40023800 	.word	0x40023800
 8003984:	40007000 	.word	0x40007000
 8003988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800398c:	4b1b      	ldr	r3, [pc, #108]	@ (80039fc <HAL_RCC_OscConfig+0x4ec>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d028      	beq.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d121      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d11a      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039bc:	4013      	ands	r3, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d111      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d2:	085b      	lsrs	r3, r3, #1
 80039d4:	3b01      	subs	r3, #1
 80039d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039d8:	429a      	cmp	r2, r3
 80039da:	d107      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d001      	beq.n	80039f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e000      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40023800 	.word	0x40023800

08003a00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e0cc      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a14:	4b68      	ldr	r3, [pc, #416]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d90c      	bls.n	8003a3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a22:	4b65      	ldr	r3, [pc, #404]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	4b63      	ldr	r3, [pc, #396]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e0b8      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d020      	beq.n	8003a8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a54:	4b59      	ldr	r3, [pc, #356]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	4a58      	ldr	r2, [pc, #352]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a6c:	4b53      	ldr	r3, [pc, #332]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	4a52      	ldr	r2, [pc, #328]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a78:	4b50      	ldr	r3, [pc, #320]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	494d      	ldr	r1, [pc, #308]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d044      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d107      	bne.n	8003aae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9e:	4b47      	ldr	r3, [pc, #284]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d119      	bne.n	8003ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e07f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d003      	beq.n	8003abe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003abe:	4b3f      	ldr	r3, [pc, #252]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d109      	bne.n	8003ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e06f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ace:	4b3b      	ldr	r3, [pc, #236]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e067      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ade:	4b37      	ldr	r3, [pc, #220]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f023 0203 	bic.w	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4934      	ldr	r1, [pc, #208]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003af0:	f7fe f918 	bl	8001d24 <HAL_GetTick>
 8003af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af6:	e00a      	b.n	8003b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af8:	f7fe f914 	bl	8001d24 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e04f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 020c 	and.w	r2, r3, #12
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d1eb      	bne.n	8003af8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b20:	4b25      	ldr	r3, [pc, #148]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d20c      	bcs.n	8003b48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2e:	4b22      	ldr	r3, [pc, #136]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	4b20      	ldr	r3, [pc, #128]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e032      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b54:	4b19      	ldr	r3, [pc, #100]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4916      	ldr	r1, [pc, #88]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d009      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b72:	4b12      	ldr	r3, [pc, #72]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	490e      	ldr	r1, [pc, #56]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b86:	f000 f821 	bl	8003bcc <HAL_RCC_GetSysClockFreq>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	490a      	ldr	r1, [pc, #40]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	5ccb      	ldrb	r3, [r1, r3]
 8003b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b9e:	4a09      	ldr	r2, [pc, #36]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ba2:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fd ff9e 	bl	8001ae8 <HAL_InitTick>

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023c00 	.word	0x40023c00
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	0800d064 	.word	0x0800d064
 8003bc4:	20000000 	.word	0x20000000
 8003bc8:	20000004 	.word	0x20000004

08003bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bd0:	b094      	sub	sp, #80	@ 0x50
 8003bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003be4:	4b79      	ldr	r3, [pc, #484]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 030c 	and.w	r3, r3, #12
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d00d      	beq.n	8003c0c <HAL_RCC_GetSysClockFreq+0x40>
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	f200 80e1 	bhi.w	8003db8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_RCC_GetSysClockFreq+0x34>
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d003      	beq.n	8003c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bfe:	e0db      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c00:	4b73      	ldr	r3, [pc, #460]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c04:	e0db      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c06:	4b73      	ldr	r3, [pc, #460]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c0a:	e0d8      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c0c:	4b6f      	ldr	r3, [pc, #444]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c14:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c16:	4b6d      	ldr	r3, [pc, #436]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d063      	beq.n	8003cea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c22:	4b6a      	ldr	r3, [pc, #424]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	099b      	lsrs	r3, r3, #6
 8003c28:	2200      	movs	r2, #0
 8003c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c34:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c36:	2300      	movs	r3, #0
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c3e:	4622      	mov	r2, r4
 8003c40:	462b      	mov	r3, r5
 8003c42:	f04f 0000 	mov.w	r0, #0
 8003c46:	f04f 0100 	mov.w	r1, #0
 8003c4a:	0159      	lsls	r1, r3, #5
 8003c4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c50:	0150      	lsls	r0, r2, #5
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4621      	mov	r1, r4
 8003c58:	1a51      	subs	r1, r2, r1
 8003c5a:	6139      	str	r1, [r7, #16]
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c70:	4659      	mov	r1, fp
 8003c72:	018b      	lsls	r3, r1, #6
 8003c74:	4651      	mov	r1, sl
 8003c76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c7a:	4651      	mov	r1, sl
 8003c7c:	018a      	lsls	r2, r1, #6
 8003c7e:	4651      	mov	r1, sl
 8003c80:	ebb2 0801 	subs.w	r8, r2, r1
 8003c84:	4659      	mov	r1, fp
 8003c86:	eb63 0901 	sbc.w	r9, r3, r1
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	f04f 0300 	mov.w	r3, #0
 8003c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c9e:	4690      	mov	r8, r2
 8003ca0:	4699      	mov	r9, r3
 8003ca2:	4623      	mov	r3, r4
 8003ca4:	eb18 0303 	adds.w	r3, r8, r3
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	462b      	mov	r3, r5
 8003cac:	eb49 0303 	adc.w	r3, r9, r3
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	024b      	lsls	r3, r1, #9
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cc8:	4621      	mov	r1, r4
 8003cca:	024a      	lsls	r2, r1, #9
 8003ccc:	4610      	mov	r0, r2
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cdc:	f7fc fcbc 	bl	8000658 <__aeabi_uldivmod>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce8:	e058      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cea:	4b38      	ldr	r3, [pc, #224]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	099b      	lsrs	r3, r3, #6
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cfa:	623b      	str	r3, [r7, #32]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d04:	4642      	mov	r2, r8
 8003d06:	464b      	mov	r3, r9
 8003d08:	f04f 0000 	mov.w	r0, #0
 8003d0c:	f04f 0100 	mov.w	r1, #0
 8003d10:	0159      	lsls	r1, r3, #5
 8003d12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d16:	0150      	lsls	r0, r2, #5
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4641      	mov	r1, r8
 8003d1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d22:	4649      	mov	r1, r9
 8003d24:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d3c:	ebb2 040a 	subs.w	r4, r2, sl
 8003d40:	eb63 050b 	sbc.w	r5, r3, fp
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	00eb      	lsls	r3, r5, #3
 8003d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d52:	00e2      	lsls	r2, r4, #3
 8003d54:	4614      	mov	r4, r2
 8003d56:	461d      	mov	r5, r3
 8003d58:	4643      	mov	r3, r8
 8003d5a:	18e3      	adds	r3, r4, r3
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	464b      	mov	r3, r9
 8003d60:	eb45 0303 	adc.w	r3, r5, r3
 8003d64:	607b      	str	r3, [r7, #4]
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d72:	4629      	mov	r1, r5
 8003d74:	028b      	lsls	r3, r1, #10
 8003d76:	4621      	mov	r1, r4
 8003d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	028a      	lsls	r2, r1, #10
 8003d80:	4610      	mov	r0, r2
 8003d82:	4619      	mov	r1, r3
 8003d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d86:	2200      	movs	r2, #0
 8003d88:	61bb      	str	r3, [r7, #24]
 8003d8a:	61fa      	str	r2, [r7, #28]
 8003d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d90:	f7fc fc62 	bl	8000658 <__aeabi_uldivmod>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4613      	mov	r3, r2
 8003d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	0c1b      	lsrs	r3, r3, #16
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	3301      	adds	r3, #1
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003dac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003db6:	e002      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b05      	ldr	r3, [pc, #20]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3750      	adds	r7, #80	@ 0x50
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dca:	bf00      	nop
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	00f42400 	.word	0x00f42400
 8003dd4:	007a1200 	.word	0x007a1200

08003dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ddc:	4b03      	ldr	r3, [pc, #12]	@ (8003dec <HAL_RCC_GetHCLKFreq+0x14>)
 8003dde:	681b      	ldr	r3, [r3, #0]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	20000000 	.word	0x20000000

08003df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003df4:	f7ff fff0 	bl	8003dd8 <HAL_RCC_GetHCLKFreq>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	0a9b      	lsrs	r3, r3, #10
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	4903      	ldr	r1, [pc, #12]	@ (8003e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e06:	5ccb      	ldrb	r3, [r1, r3]
 8003e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40023800 	.word	0x40023800
 8003e14:	0800d074 	.word	0x0800d074

08003e18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	220f      	movs	r2, #15
 8003e26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e28:	4b12      	ldr	r3, [pc, #72]	@ (8003e74 <HAL_RCC_GetClockConfig+0x5c>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 0203 	and.w	r2, r3, #3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e34:	4b0f      	ldr	r3, [pc, #60]	@ (8003e74 <HAL_RCC_GetClockConfig+0x5c>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e40:	4b0c      	ldr	r3, [pc, #48]	@ (8003e74 <HAL_RCC_GetClockConfig+0x5c>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e4c:	4b09      	ldr	r3, [pc, #36]	@ (8003e74 <HAL_RCC_GetClockConfig+0x5c>)
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	08db      	lsrs	r3, r3, #3
 8003e52:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e5a:	4b07      	ldr	r3, [pc, #28]	@ (8003e78 <HAL_RCC_GetClockConfig+0x60>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0207 	and.w	r2, r3, #7
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	601a      	str	r2, [r3, #0]
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40023c00 	.word	0x40023c00

08003e7c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d105      	bne.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d035      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003ea4:	4b62      	ldr	r3, [pc, #392]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003eaa:	f7fd ff3b 	bl	8001d24 <HAL_GetTick>
 8003eae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003eb2:	f7fd ff37 	bl	8001d24 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e0b0      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ec4:	4b5b      	ldr	r3, [pc, #364]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1f0      	bne.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	019a      	lsls	r2, r3, #6
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	071b      	lsls	r3, r3, #28
 8003edc:	4955      	ldr	r1, [pc, #340]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ee4:	4b52      	ldr	r3, [pc, #328]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003eea:	f7fd ff1b 	bl	8001d24 <HAL_GetTick>
 8003eee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ef0:	e008      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ef2:	f7fd ff17 	bl	8001d24 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d901      	bls.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e090      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f04:	4b4b      	ldr	r3, [pc, #300]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 8083 	beq.w	8004024 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	4b44      	ldr	r3, [pc, #272]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	4a43      	ldr	r2, [pc, #268]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f2e:	4b41      	ldr	r3, [pc, #260]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003f3a:	4b3f      	ldr	r3, [pc, #252]	@ (8004038 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a3e      	ldr	r2, [pc, #248]	@ (8004038 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f44:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f46:	f7fd feed 	bl	8001d24 <HAL_GetTick>
 8003f4a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f4e:	f7fd fee9 	bl	8001d24 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e062      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003f60:	4b35      	ldr	r3, [pc, #212]	@ (8004038 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0f0      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f6c:	4b31      	ldr	r3, [pc, #196]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f74:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d02f      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d028      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f92:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f94:	4b29      	ldr	r3, [pc, #164]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003f96:	2201      	movs	r2, #1
 8003f98:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f9a:	4b28      	ldr	r3, [pc, #160]	@ (800403c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003fa0:	4a24      	ldr	r2, [pc, #144]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003fa6:	4b23      	ldr	r3, [pc, #140]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d114      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003fb2:	f7fd feb7 	bl	8001d24 <HAL_GetTick>
 8003fb6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb8:	e00a      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fba:	f7fd feb3 	bl	8001d24 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e02a      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fd0:	4b18      	ldr	r3, [pc, #96]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0ee      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fe4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fe8:	d10d      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003fea:	4b12      	ldr	r3, [pc, #72]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003ffa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ffe:	490d      	ldr	r1, [pc, #52]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004000:	4313      	orrs	r3, r2
 8004002:	608b      	str	r3, [r1, #8]
 8004004:	e005      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004006:	4b0b      	ldr	r3, [pc, #44]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	4a0a      	ldr	r2, [pc, #40]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800400c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004010:	6093      	str	r3, [r2, #8]
 8004012:	4b08      	ldr	r3, [pc, #32]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004014:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800401e:	4905      	ldr	r1, [pc, #20]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004020:	4313      	orrs	r3, r2
 8004022:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	42470068 	.word	0x42470068
 8004034:	40023800 	.word	0x40023800
 8004038:	40007000 	.word	0x40007000
 800403c:	42470e40 	.word	0x42470e40

08004040 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004040:	b480      	push	{r7}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800404c:	2300      	movs	r3, #0
 800404e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004054:	2300      	movs	r3, #0
 8004056:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d13f      	bne.n	80040de <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800405e:	4b24      	ldr	r3, [pc, #144]	@ (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004066:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d006      	beq.n	800407c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004074:	d12f      	bne.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004076:	4b1f      	ldr	r3, [pc, #124]	@ (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004078:	617b      	str	r3, [r7, #20]
          break;
 800407a:	e02f      	b.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800407c:	4b1c      	ldr	r3, [pc, #112]	@ (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004084:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004088:	d108      	bne.n	800409c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800408a:	4b19      	ldr	r3, [pc, #100]	@ (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004092:	4a19      	ldr	r2, [pc, #100]	@ (80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004094:	fbb2 f3f3 	udiv	r3, r2, r3
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	e007      	b.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800409c:	4b14      	ldr	r3, [pc, #80]	@ (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040a4:	4a15      	ldr	r2, [pc, #84]	@ (80040fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80040a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040aa:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80040ac:	4b10      	ldr	r3, [pc, #64]	@ (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80040ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040b2:	099b      	lsrs	r3, r3, #6
 80040b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	fb02 f303 	mul.w	r3, r2, r3
 80040be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80040c0:	4b0b      	ldr	r3, [pc, #44]	@ (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80040c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040c6:	0f1b      	lsrs	r3, r3, #28
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d2:	617b      	str	r3, [r7, #20]
          break;
 80040d4:	e002      	b.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
          break;
 80040da:	bf00      	nop
        }
      }
      break;
 80040dc:	e000      	b.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80040de:	bf00      	nop
    }
  }
  return frequency;
 80040e0:	697b      	ldr	r3, [r7, #20]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	371c      	adds	r7, #28
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40023800 	.word	0x40023800
 80040f4:	00bb8000 	.word	0x00bb8000
 80040f8:	007a1200 	.word	0x007a1200
 80040fc:	00f42400 	.word	0x00f42400

08004100 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e07b      	b.n	800420a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004116:	2b00      	cmp	r3, #0
 8004118:	d108      	bne.n	800412c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004122:	d009      	beq.n	8004138 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	61da      	str	r2, [r3, #28]
 800412a:	e005      	b.n	8004138 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d106      	bne.n	8004158 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7fd fc80 	bl	8001a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800416e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	431a      	orrs	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041bc:	ea42 0103 	orr.w	r1, r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	0c1b      	lsrs	r3, r3, #16
 80041d6:	f003 0104 	and.w	r1, r3, #4
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	f003 0210 	and.w	r2, r3, #16
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	69da      	ldr	r2, [r3, #28]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b088      	sub	sp, #32
 8004216:	af00      	add	r7, sp, #0
 8004218:	60f8      	str	r0, [r7, #12]
 800421a:	60b9      	str	r1, [r7, #8]
 800421c:	603b      	str	r3, [r7, #0]
 800421e:	4613      	mov	r3, r2
 8004220:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004222:	f7fd fd7f 	bl	8001d24 <HAL_GetTick>
 8004226:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004228:	88fb      	ldrh	r3, [r7, #6]
 800422a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b01      	cmp	r3, #1
 8004236:	d001      	beq.n	800423c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004238:	2302      	movs	r3, #2
 800423a:	e12a      	b.n	8004492 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d002      	beq.n	8004248 <HAL_SPI_Transmit+0x36>
 8004242:	88fb      	ldrh	r3, [r7, #6]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e122      	b.n	8004492 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004252:	2b01      	cmp	r3, #1
 8004254:	d101      	bne.n	800425a <HAL_SPI_Transmit+0x48>
 8004256:	2302      	movs	r3, #2
 8004258:	e11b      	b.n	8004492 <HAL_SPI_Transmit+0x280>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2203      	movs	r2, #3
 8004266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	88fa      	ldrh	r2, [r7, #6]
 800427a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	88fa      	ldrh	r2, [r7, #6]
 8004280:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042a8:	d10f      	bne.n	80042ca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d4:	2b40      	cmp	r3, #64	@ 0x40
 80042d6:	d007      	beq.n	80042e8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042f0:	d152      	bne.n	8004398 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <HAL_SPI_Transmit+0xee>
 80042fa:	8b7b      	ldrh	r3, [r7, #26]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d145      	bne.n	800438c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004304:	881a      	ldrh	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004310:	1c9a      	adds	r2, r3, #2
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800431a:	b29b      	uxth	r3, r3
 800431c:	3b01      	subs	r3, #1
 800431e:	b29a      	uxth	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004324:	e032      	b.n	800438c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 0302 	and.w	r3, r3, #2
 8004330:	2b02      	cmp	r3, #2
 8004332:	d112      	bne.n	800435a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	881a      	ldrh	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004344:	1c9a      	adds	r2, r3, #2
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004358:	e018      	b.n	800438c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800435a:	f7fd fce3 	bl	8001d24 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	429a      	cmp	r2, r3
 8004368:	d803      	bhi.n	8004372 <HAL_SPI_Transmit+0x160>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004370:	d102      	bne.n	8004378 <HAL_SPI_Transmit+0x166>
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d109      	bne.n	800438c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e082      	b.n	8004492 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1c7      	bne.n	8004326 <HAL_SPI_Transmit+0x114>
 8004396:	e053      	b.n	8004440 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <HAL_SPI_Transmit+0x194>
 80043a0:	8b7b      	ldrh	r3, [r7, #26]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d147      	bne.n	8004436 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	330c      	adds	r3, #12
 80043b0:	7812      	ldrb	r2, [r2, #0]
 80043b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b8:	1c5a      	adds	r2, r3, #1
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80043cc:	e033      	b.n	8004436 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d113      	bne.n	8004404 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	330c      	adds	r3, #12
 80043e6:	7812      	ldrb	r2, [r2, #0]
 80043e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004402:	e018      	b.n	8004436 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004404:	f7fd fc8e 	bl	8001d24 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d803      	bhi.n	800441c <HAL_SPI_Transmit+0x20a>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800441a:	d102      	bne.n	8004422 <HAL_SPI_Transmit+0x210>
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d109      	bne.n	8004436 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e02d      	b.n	8004492 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800443a:	b29b      	uxth	r3, r3
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1c6      	bne.n	80043ce <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004440:	69fa      	ldr	r2, [r7, #28]
 8004442:	6839      	ldr	r1, [r7, #0]
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 f8b1 	bl	80045ac <SPI_EndRxTxTransaction>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10a      	bne.n	8004474 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800445e:	2300      	movs	r3, #0
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	617b      	str	r3, [r7, #20]
 8004472:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e000      	b.n	8004492 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004490:	2300      	movs	r3, #0
  }
}
 8004492:	4618      	mov	r0, r3
 8004494:	3720      	adds	r7, #32
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
	...

0800449c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b088      	sub	sp, #32
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	603b      	str	r3, [r7, #0]
 80044a8:	4613      	mov	r3, r2
 80044aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044ac:	f7fd fc3a 	bl	8001d24 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b4:	1a9b      	subs	r3, r3, r2
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	4413      	add	r3, r2
 80044ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044bc:	f7fd fc32 	bl	8001d24 <HAL_GetTick>
 80044c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044c2:	4b39      	ldr	r3, [pc, #228]	@ (80045a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	015b      	lsls	r3, r3, #5
 80044c8:	0d1b      	lsrs	r3, r3, #20
 80044ca:	69fa      	ldr	r2, [r7, #28]
 80044cc:	fb02 f303 	mul.w	r3, r2, r3
 80044d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044d2:	e055      	b.n	8004580 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044da:	d051      	beq.n	8004580 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044dc:	f7fd fc22 	bl	8001d24 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	69fa      	ldr	r2, [r7, #28]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d902      	bls.n	80044f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d13d      	bne.n	800456e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004500:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800450a:	d111      	bne.n	8004530 <SPI_WaitFlagStateUntilTimeout+0x94>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004514:	d004      	beq.n	8004520 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800451e:	d107      	bne.n	8004530 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800452e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004534:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004538:	d10f      	bne.n	800455a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004558:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e018      	b.n	80045a0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d102      	bne.n	800457a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	e002      	b.n	8004580 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	3b01      	subs	r3, #1
 800457e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689a      	ldr	r2, [r3, #8]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	4013      	ands	r3, r2
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	429a      	cmp	r2, r3
 800458e:	bf0c      	ite	eq
 8004590:	2301      	moveq	r3, #1
 8004592:	2300      	movne	r3, #0
 8004594:	b2db      	uxtb	r3, r3
 8004596:	461a      	mov	r2, r3
 8004598:	79fb      	ldrb	r3, [r7, #7]
 800459a:	429a      	cmp	r2, r3
 800459c:	d19a      	bne.n	80044d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3720      	adds	r7, #32
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20000000 	.word	0x20000000

080045ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2201      	movs	r2, #1
 80045c0:	2102      	movs	r1, #2
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f7ff ff6a 	bl	800449c <SPI_WaitFlagStateUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d007      	beq.n	80045de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d2:	f043 0220 	orr.w	r2, r3, #32
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e032      	b.n	8004644 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80045de:	4b1b      	ldr	r3, [pc, #108]	@ (800464c <SPI_EndRxTxTransaction+0xa0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004650 <SPI_EndRxTxTransaction+0xa4>)
 80045e4:	fba2 2303 	umull	r2, r3, r2, r3
 80045e8:	0d5b      	lsrs	r3, r3, #21
 80045ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80045ee:	fb02 f303 	mul.w	r3, r2, r3
 80045f2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045fc:	d112      	bne.n	8004624 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	2200      	movs	r2, #0
 8004606:	2180      	movs	r1, #128	@ 0x80
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f7ff ff47 	bl	800449c <SPI_WaitFlagStateUntilTimeout>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d016      	beq.n	8004642 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004618:	f043 0220 	orr.w	r2, r3, #32
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e00f      	b.n	8004644 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00a      	beq.n	8004640 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	3b01      	subs	r3, #1
 800462e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463a:	2b80      	cmp	r3, #128	@ 0x80
 800463c:	d0f2      	beq.n	8004624 <SPI_EndRxTxTransaction+0x78>
 800463e:	e000      	b.n	8004642 <SPI_EndRxTxTransaction+0x96>
        break;
 8004640:	bf00      	nop
  }

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	20000000 	.word	0x20000000
 8004650:	165e9f81 	.word	0x165e9f81

08004654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e041      	b.n	80046ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d106      	bne.n	8004680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f839 	bl	80046f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3304      	adds	r3, #4
 8004690:	4619      	mov	r1, r3
 8004692:	4610      	mov	r0, r2
 8004694:	f000 f9c0 	bl	8004a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80046f2:	b480      	push	{r7}
 80046f4:	b083      	sub	sp, #12
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80046fa:	bf00      	nop
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
	...

08004708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d001      	beq.n	8004720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e04e      	b.n	80047be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0201 	orr.w	r2, r2, #1
 8004736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a23      	ldr	r2, [pc, #140]	@ (80047cc <HAL_TIM_Base_Start_IT+0xc4>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d022      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474a:	d01d      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a1f      	ldr	r2, [pc, #124]	@ (80047d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d018      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a1e      	ldr	r2, [pc, #120]	@ (80047d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d013      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a1c      	ldr	r2, [pc, #112]	@ (80047d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d00e      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a1b      	ldr	r2, [pc, #108]	@ (80047dc <HAL_TIM_Base_Start_IT+0xd4>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d009      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a19      	ldr	r2, [pc, #100]	@ (80047e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d004      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x80>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a18      	ldr	r2, [pc, #96]	@ (80047e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d111      	bne.n	80047ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b06      	cmp	r3, #6
 8004798:	d010      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0201 	orr.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047aa:	e007      	b.n	80047bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f042 0201 	orr.w	r2, r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	40010000 	.word	0x40010000
 80047d0:	40000400 	.word	0x40000400
 80047d4:	40000800 	.word	0x40000800
 80047d8:	40000c00 	.word	0x40000c00
 80047dc:	40010400 	.word	0x40010400
 80047e0:	40014000 	.word	0x40014000
 80047e4:	40001800 	.word	0x40001800

080047e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d020      	beq.n	800484c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f003 0302 	and.w	r3, r3, #2
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01b      	beq.n	800484c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f06f 0202 	mvn.w	r2, #2
 800481c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f003 0303 	and.w	r3, r3, #3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f8d2 	bl	80049dc <HAL_TIM_IC_CaptureCallback>
 8004838:	e005      	b.n	8004846 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f8c4 	bl	80049c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 f8d5 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b00      	cmp	r3, #0
 8004854:	d020      	beq.n	8004898 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d01b      	beq.n	8004898 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0204 	mvn.w	r2, #4
 8004868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2202      	movs	r2, #2
 800486e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f8ac 	bl	80049dc <HAL_TIM_IC_CaptureCallback>
 8004884:	e005      	b.n	8004892 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f89e 	bl	80049c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 f8af 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f003 0308 	and.w	r3, r3, #8
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d020      	beq.n	80048e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d01b      	beq.n	80048e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f06f 0208 	mvn.w	r2, #8
 80048b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2204      	movs	r2, #4
 80048ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	69db      	ldr	r3, [r3, #28]
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f886 	bl	80049dc <HAL_TIM_IC_CaptureCallback>
 80048d0:	e005      	b.n	80048de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f878 	bl	80049c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 f889 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f003 0310 	and.w	r3, r3, #16
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d020      	beq.n	8004930 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f003 0310 	and.w	r3, r3, #16
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d01b      	beq.n	8004930 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f06f 0210 	mvn.w	r2, #16
 8004900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2208      	movs	r2, #8
 8004906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f860 	bl	80049dc <HAL_TIM_IC_CaptureCallback>
 800491c:	e005      	b.n	800492a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f852 	bl	80049c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 f863 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00c      	beq.n	8004954 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d007      	beq.n	8004954 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f06f 0201 	mvn.w	r2, #1
 800494c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fc ff66 	bl	8001820 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00c      	beq.n	8004978 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004964:	2b00      	cmp	r3, #0
 8004966:	d007      	beq.n	8004978 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f900 	bl	8004b78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00c      	beq.n	800499c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004988:	2b00      	cmp	r3, #0
 800498a:	d007      	beq.n	800499c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f834 	bl	8004a04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00c      	beq.n	80049c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f003 0320 	and.w	r3, r3, #32
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d007      	beq.n	80049c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f06f 0220 	mvn.w	r2, #32
 80049b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f8d2 	bl	8004b64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049c0:	bf00      	nop
 80049c2:	3710      	adds	r7, #16
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a43      	ldr	r2, [pc, #268]	@ (8004b38 <TIM_Base_SetConfig+0x120>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d013      	beq.n	8004a58 <TIM_Base_SetConfig+0x40>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a36:	d00f      	beq.n	8004a58 <TIM_Base_SetConfig+0x40>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a40      	ldr	r2, [pc, #256]	@ (8004b3c <TIM_Base_SetConfig+0x124>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d00b      	beq.n	8004a58 <TIM_Base_SetConfig+0x40>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a3f      	ldr	r2, [pc, #252]	@ (8004b40 <TIM_Base_SetConfig+0x128>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d007      	beq.n	8004a58 <TIM_Base_SetConfig+0x40>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a3e      	ldr	r2, [pc, #248]	@ (8004b44 <TIM_Base_SetConfig+0x12c>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d003      	beq.n	8004a58 <TIM_Base_SetConfig+0x40>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a3d      	ldr	r2, [pc, #244]	@ (8004b48 <TIM_Base_SetConfig+0x130>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d108      	bne.n	8004a6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a32      	ldr	r2, [pc, #200]	@ (8004b38 <TIM_Base_SetConfig+0x120>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d02b      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a78:	d027      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a2f      	ldr	r2, [pc, #188]	@ (8004b3c <TIM_Base_SetConfig+0x124>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d023      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a2e      	ldr	r2, [pc, #184]	@ (8004b40 <TIM_Base_SetConfig+0x128>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d01f      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8004b44 <TIM_Base_SetConfig+0x12c>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d01b      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a2c      	ldr	r2, [pc, #176]	@ (8004b48 <TIM_Base_SetConfig+0x130>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d017      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b4c <TIM_Base_SetConfig+0x134>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d013      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a2a      	ldr	r2, [pc, #168]	@ (8004b50 <TIM_Base_SetConfig+0x138>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d00f      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a29      	ldr	r2, [pc, #164]	@ (8004b54 <TIM_Base_SetConfig+0x13c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d00b      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a28      	ldr	r2, [pc, #160]	@ (8004b58 <TIM_Base_SetConfig+0x140>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d007      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a27      	ldr	r2, [pc, #156]	@ (8004b5c <TIM_Base_SetConfig+0x144>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d003      	beq.n	8004aca <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a26      	ldr	r2, [pc, #152]	@ (8004b60 <TIM_Base_SetConfig+0x148>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d108      	bne.n	8004adc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	689a      	ldr	r2, [r3, #8]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a0e      	ldr	r2, [pc, #56]	@ (8004b38 <TIM_Base_SetConfig+0x120>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d003      	beq.n	8004b0a <TIM_Base_SetConfig+0xf2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a10      	ldr	r2, [pc, #64]	@ (8004b48 <TIM_Base_SetConfig+0x130>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d103      	bne.n	8004b12 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	691a      	ldr	r2, [r3, #16]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f043 0204 	orr.w	r2, r3, #4
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	601a      	str	r2, [r3, #0]
}
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	40010000 	.word	0x40010000
 8004b3c:	40000400 	.word	0x40000400
 8004b40:	40000800 	.word	0x40000800
 8004b44:	40000c00 	.word	0x40000c00
 8004b48:	40010400 	.word	0x40010400
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800
 8004b58:	40001800 	.word	0x40001800
 8004b5c:	40001c00 	.word	0x40001c00
 8004b60:	40002000 	.word	0x40002000

08004b64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <__NVIC_SetPriority>:
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	4603      	mov	r3, r0
 8004b94:	6039      	str	r1, [r7, #0]
 8004b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	db0a      	blt.n	8004bb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	490c      	ldr	r1, [pc, #48]	@ (8004bd8 <__NVIC_SetPriority+0x4c>)
 8004ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004baa:	0112      	lsls	r2, r2, #4
 8004bac:	b2d2      	uxtb	r2, r2
 8004bae:	440b      	add	r3, r1
 8004bb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004bb4:	e00a      	b.n	8004bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	4908      	ldr	r1, [pc, #32]	@ (8004bdc <__NVIC_SetPriority+0x50>)
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	f003 030f 	and.w	r3, r3, #15
 8004bc2:	3b04      	subs	r3, #4
 8004bc4:	0112      	lsls	r2, r2, #4
 8004bc6:	b2d2      	uxtb	r2, r2
 8004bc8:	440b      	add	r3, r1
 8004bca:	761a      	strb	r2, [r3, #24]
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	e000e100 	.word	0xe000e100
 8004bdc:	e000ed00 	.word	0xe000ed00

08004be0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004be4:	4b05      	ldr	r3, [pc, #20]	@ (8004bfc <SysTick_Handler+0x1c>)
 8004be6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004be8:	f002 fbae 	bl	8007348 <xTaskGetSchedulerState>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d001      	beq.n	8004bf6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004bf2:	f003 fae1 	bl	80081b8 <xPortSysTickHandler>
  }
}
 8004bf6:	bf00      	nop
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	e000e010 	.word	0xe000e010

08004c00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004c04:	2100      	movs	r1, #0
 8004c06:	f06f 0004 	mvn.w	r0, #4
 8004c0a:	f7ff ffbf 	bl	8004b8c <__NVIC_SetPriority>
#endif
}
 8004c0e:	bf00      	nop
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c1a:	f3ef 8305 	mrs	r3, IPSR
 8004c1e:	603b      	str	r3, [r7, #0]
  return(result);
 8004c20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004c26:	f06f 0305 	mvn.w	r3, #5
 8004c2a:	607b      	str	r3, [r7, #4]
 8004c2c:	e00c      	b.n	8004c48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <osKernelInitialize+0x44>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d105      	bne.n	8004c42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004c36:	4b08      	ldr	r3, [pc, #32]	@ (8004c58 <osKernelInitialize+0x44>)
 8004c38:	2201      	movs	r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	607b      	str	r3, [r7, #4]
 8004c40:	e002      	b.n	8004c48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004c42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c48:	687b      	ldr	r3, [r7, #4]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	200067bc 	.word	0x200067bc

08004c5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c62:	f3ef 8305 	mrs	r3, IPSR
 8004c66:	603b      	str	r3, [r7, #0]
  return(result);
 8004c68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004c6e:	f06f 0305 	mvn.w	r3, #5
 8004c72:	607b      	str	r3, [r7, #4]
 8004c74:	e010      	b.n	8004c98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004c76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca4 <osKernelStart+0x48>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d109      	bne.n	8004c92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004c7e:	f7ff ffbf 	bl	8004c00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004c82:	4b08      	ldr	r3, [pc, #32]	@ (8004ca4 <osKernelStart+0x48>)
 8004c84:	2202      	movs	r2, #2
 8004c86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004c88:	f001 fe48 	bl	800691c <vTaskStartScheduler>
      stat = osOK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	607b      	str	r3, [r7, #4]
 8004c90:	e002      	b.n	8004c98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c98:	687b      	ldr	r3, [r7, #4]
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	200067bc 	.word	0x200067bc

08004ca8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08e      	sub	sp, #56	@ 0x38
 8004cac:	af04      	add	r7, sp, #16
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cb8:	f3ef 8305 	mrs	r3, IPSR
 8004cbc:	617b      	str	r3, [r7, #20]
  return(result);
 8004cbe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d17e      	bne.n	8004dc2 <osThreadNew+0x11a>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d07b      	beq.n	8004dc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004cca:	2380      	movs	r3, #128	@ 0x80
 8004ccc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004cce:	2318      	movs	r3, #24
 8004cd0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004cd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004cda:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d045      	beq.n	8004d6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d002      	beq.n	8004cf0 <osThreadNew+0x48>
        name = attr->name;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d008      	beq.n	8004d16 <osThreadNew+0x6e>
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	2b38      	cmp	r3, #56	@ 0x38
 8004d08:	d805      	bhi.n	8004d16 <osThreadNew+0x6e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <osThreadNew+0x72>
        return (NULL);
 8004d16:	2300      	movs	r3, #0
 8004d18:	e054      	b.n	8004dc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	089b      	lsrs	r3, r3, #2
 8004d28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00e      	beq.n	8004d50 <osThreadNew+0xa8>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	2ba7      	cmp	r3, #167	@ 0xa7
 8004d38:	d90a      	bls.n	8004d50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d006      	beq.n	8004d50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <osThreadNew+0xa8>
        mem = 1;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	61bb      	str	r3, [r7, #24]
 8004d4e:	e010      	b.n	8004d72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10c      	bne.n	8004d72 <osThreadNew+0xca>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d108      	bne.n	8004d72 <osThreadNew+0xca>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d104      	bne.n	8004d72 <osThreadNew+0xca>
          mem = 0;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	61bb      	str	r3, [r7, #24]
 8004d6c:	e001      	b.n	8004d72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d110      	bne.n	8004d9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d80:	9202      	str	r2, [sp, #8]
 8004d82:	9301      	str	r3, [sp, #4]
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	6a3a      	ldr	r2, [r7, #32]
 8004d8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f001 fc06 	bl	80065a0 <xTaskCreateStatic>
 8004d94:	4603      	mov	r3, r0
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	e013      	b.n	8004dc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d110      	bne.n	8004dc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004da0:	6a3b      	ldr	r3, [r7, #32]
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	f107 0310 	add.w	r3, r7, #16
 8004da8:	9301      	str	r3, [sp, #4]
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	9300      	str	r3, [sp, #0]
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f001 fc54 	bl	8006660 <xTaskCreate>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d001      	beq.n	8004dc2 <osThreadNew+0x11a>
            hTask = NULL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004dc2:	693b      	ldr	r3, [r7, #16]
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3728      	adds	r7, #40	@ 0x28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dd8:	f3ef 8305 	mrs	r3, IPSR
 8004ddc:	60fb      	str	r3, [r7, #12]
  return(result);
 8004dde:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d12d      	bne.n	8004e40 <osEventFlagsNew+0x74>
    mem = -1;
 8004de4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004de8:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d015      	beq.n	8004e1c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d006      	beq.n	8004e06 <osEventFlagsNew+0x3a>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	2b1f      	cmp	r3, #31
 8004dfe:	d902      	bls.n	8004e06 <osEventFlagsNew+0x3a>
        mem = 1;
 8004e00:	2301      	movs	r3, #1
 8004e02:	613b      	str	r3, [r7, #16]
 8004e04:	e00c      	b.n	8004e20 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d108      	bne.n	8004e20 <osEventFlagsNew+0x54>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d104      	bne.n	8004e20 <osEventFlagsNew+0x54>
          mem = 0;
 8004e16:	2300      	movs	r3, #0
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	e001      	b.n	8004e20 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d106      	bne.n	8004e34 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 f9f8 	bl	8005220 <xEventGroupCreateStatic>
 8004e30:	6178      	str	r0, [r7, #20]
 8004e32:	e005      	b.n	8004e40 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d102      	bne.n	8004e40 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8004e3a:	f000 fa2a 	bl	8005292 <xEventGroupCreate>
 8004e3e:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004e40:	697b      	ldr	r3, [r7, #20]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
	...

08004e4c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <osEventFlagsSet+0x1c>
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e66:	d303      	bcc.n	8004e70 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8004e68:	f06f 0303 	mvn.w	r3, #3
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	e028      	b.n	8004ec2 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e70:	f3ef 8305 	mrs	r3, IPSR
 8004e74:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e76:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01d      	beq.n	8004eb8 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004e80:	f107 0308 	add.w	r3, r7, #8
 8004e84:	461a      	mov	r2, r3
 8004e86:	6839      	ldr	r1, [r7, #0]
 8004e88:	6938      	ldr	r0, [r7, #16]
 8004e8a:	f000 fbab 	bl	80055e4 <xEventGroupSetBitsFromISR>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d103      	bne.n	8004e9c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8004e94:	f06f 0302 	mvn.w	r3, #2
 8004e98:	617b      	str	r3, [r7, #20]
 8004e9a:	e012      	b.n	8004ec2 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00d      	beq.n	8004ec2 <osEventFlagsSet+0x76>
 8004ea6:	4b09      	ldr	r3, [pc, #36]	@ (8004ecc <osEventFlagsSet+0x80>)
 8004ea8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	f3bf 8f6f 	isb	sy
 8004eb6:	e004      	b.n	8004ec2 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004eb8:	6839      	ldr	r1, [r7, #0]
 8004eba:	6938      	ldr	r0, [r7, #16]
 8004ebc:	f000 fad6 	bl	800546c <xEventGroupSetBits>
 8004ec0:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004ec2:	697b      	ldr	r3, [r7, #20]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3718      	adds	r7, #24
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	e000ed04 	.word	0xe000ed04

08004ed0 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b08c      	sub	sp, #48	@ 0x30
 8004ed4:	af02      	add	r7, sp, #8
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <osEventFlagsWait+0x20>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004eee:	d303      	bcc.n	8004ef8 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8004ef0:	f06f 0303 	mvn.w	r3, #3
 8004ef4:	61fb      	str	r3, [r7, #28]
 8004ef6:	e04b      	b.n	8004f90 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ef8:	f3ef 8305 	mrs	r3, IPSR
 8004efc:	617b      	str	r3, [r7, #20]
  return(result);
 8004efe:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8004f04:	f06f 0305 	mvn.w	r3, #5
 8004f08:	61fb      	str	r3, [r7, #28]
 8004f0a:	e041      	b.n	8004f90 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d002      	beq.n	8004f1c <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8004f16:	2301      	movs	r3, #1
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f1a:	e001      	b.n	8004f20 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d002      	beq.n	8004f30 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	623b      	str	r3, [r7, #32]
 8004f2e:	e001      	b.n	8004f34 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8004f30:	2301      	movs	r3, #1
 8004f32:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	9300      	str	r3, [sp, #0]
 8004f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3a:	6a3a      	ldr	r2, [r7, #32]
 8004f3c:	68b9      	ldr	r1, [r7, #8]
 8004f3e:	69b8      	ldr	r0, [r7, #24]
 8004f40:	f000 f9c2 	bl	80052c8 <xEventGroupWaitBits>
 8004f44:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d010      	beq.n	8004f72 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	4013      	ands	r3, r2
 8004f56:	68ba      	ldr	r2, [r7, #8]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d019      	beq.n	8004f90 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8004f62:	f06f 0301 	mvn.w	r3, #1
 8004f66:	61fb      	str	r3, [r7, #28]
 8004f68:	e012      	b.n	8004f90 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004f6a:	f06f 0302 	mvn.w	r3, #2
 8004f6e:	61fb      	str	r3, [r7, #28]
 8004f70:	e00e      	b.n	8004f90 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	4013      	ands	r3, r2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d109      	bne.n	8004f90 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8004f82:	f06f 0301 	mvn.w	r3, #1
 8004f86:	61fb      	str	r3, [r7, #28]
 8004f88:	e002      	b.n	8004f90 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004f8a:	f06f 0302 	mvn.w	r3, #2
 8004f8e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8004f90:	69fb      	ldr	r3, [r7, #28]
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3728      	adds	r7, #40	@ 0x28
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b088      	sub	sp, #32
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fa6:	f3ef 8305 	mrs	r3, IPSR
 8004faa:	60bb      	str	r3, [r7, #8]
  return(result);
 8004fac:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d174      	bne.n	800509c <osMutexNew+0x102>
    if (attr != NULL) {
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d003      	beq.n	8004fc0 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	61bb      	str	r3, [r7, #24]
 8004fbe:	e001      	b.n	8004fc4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <osMutexNew+0x3a>
      rmtx = 1U;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	617b      	str	r3, [r7, #20]
 8004fd2:	e001      	b.n	8004fd8 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	f003 0308 	and.w	r3, r3, #8
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d15c      	bne.n	800509c <osMutexNew+0x102>
      mem = -1;
 8004fe2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fe6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d015      	beq.n	800501a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d006      	beq.n	8005004 <osMutexNew+0x6a>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	2b4f      	cmp	r3, #79	@ 0x4f
 8004ffc:	d902      	bls.n	8005004 <osMutexNew+0x6a>
          mem = 1;
 8004ffe:	2301      	movs	r3, #1
 8005000:	613b      	str	r3, [r7, #16]
 8005002:	e00c      	b.n	800501e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d108      	bne.n	800501e <osMutexNew+0x84>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d104      	bne.n	800501e <osMutexNew+0x84>
            mem = 0;
 8005014:	2300      	movs	r3, #0
 8005016:	613b      	str	r3, [r7, #16]
 8005018:	e001      	b.n	800501e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800501a:	2300      	movs	r3, #0
 800501c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d112      	bne.n	800504a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d007      	beq.n	800503a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	4619      	mov	r1, r3
 8005030:	2004      	movs	r0, #4
 8005032:	f000 fd16 	bl	8005a62 <xQueueCreateMutexStatic>
 8005036:	61f8      	str	r0, [r7, #28]
 8005038:	e016      	b.n	8005068 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	4619      	mov	r1, r3
 8005040:	2001      	movs	r0, #1
 8005042:	f000 fd0e 	bl	8005a62 <xQueueCreateMutexStatic>
 8005046:	61f8      	str	r0, [r7, #28]
 8005048:	e00e      	b.n	8005068 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10b      	bne.n	8005068 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d004      	beq.n	8005060 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005056:	2004      	movs	r0, #4
 8005058:	f000 fceb 	bl	8005a32 <xQueueCreateMutex>
 800505c:	61f8      	str	r0, [r7, #28]
 800505e:	e003      	b.n	8005068 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005060:	2001      	movs	r0, #1
 8005062:	f000 fce6 	bl	8005a32 <xQueueCreateMutex>
 8005066:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00c      	beq.n	8005088 <osMutexNew+0xee>
        if (attr != NULL) {
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <osMutexNew+0xe2>
          name = attr->name;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	60fb      	str	r3, [r7, #12]
 800507a:	e001      	b.n	8005080 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800507c:	2300      	movs	r3, #0
 800507e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005080:	68f9      	ldr	r1, [r7, #12]
 8005082:	69f8      	ldr	r0, [r7, #28]
 8005084:	f001 fa2e 	bl	80064e4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d006      	beq.n	800509c <osMutexNew+0x102>
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	f043 0301 	orr.w	r3, r3, #1
 800509a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800509c:	69fb      	ldr	r3, [r7, #28]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3720      	adds	r7, #32
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b086      	sub	sp, #24
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f023 0301 	bic.w	r3, r3, #1
 80050b6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050c4:	f3ef 8305 	mrs	r3, IPSR
 80050c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80050ca:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d003      	beq.n	80050d8 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80050d0:	f06f 0305 	mvn.w	r3, #5
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	e02c      	b.n	8005132 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d103      	bne.n	80050e6 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80050de:	f06f 0303 	mvn.w	r3, #3
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	e025      	b.n	8005132 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d011      	beq.n	8005110 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80050ec:	6839      	ldr	r1, [r7, #0]
 80050ee:	6938      	ldr	r0, [r7, #16]
 80050f0:	f000 fd07 	bl	8005b02 <xQueueTakeMutexRecursive>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d01b      	beq.n	8005132 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005100:	f06f 0301 	mvn.w	r3, #1
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	e014      	b.n	8005132 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005108:	f06f 0302 	mvn.w	r3, #2
 800510c:	617b      	str	r3, [r7, #20]
 800510e:	e010      	b.n	8005132 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	6938      	ldr	r0, [r7, #16]
 8005114:	f000 ffae 	bl	8006074 <xQueueSemaphoreTake>
 8005118:	4603      	mov	r3, r0
 800511a:	2b01      	cmp	r3, #1
 800511c:	d009      	beq.n	8005132 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d003      	beq.n	800512c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005124:	f06f 0301 	mvn.w	r3, #1
 8005128:	617b      	str	r3, [r7, #20]
 800512a:	e002      	b.n	8005132 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800512c:	f06f 0302 	mvn.w	r3, #2
 8005130:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005132:	697b      	ldr	r3, [r7, #20]
}
 8005134:	4618      	mov	r0, r3
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f023 0301 	bic.w	r3, r3, #1
 800514a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005154:	2300      	movs	r3, #0
 8005156:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005158:	f3ef 8305 	mrs	r3, IPSR
 800515c:	60bb      	str	r3, [r7, #8]
  return(result);
 800515e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005160:	2b00      	cmp	r3, #0
 8005162:	d003      	beq.n	800516c <osMutexRelease+0x30>
    stat = osErrorISR;
 8005164:	f06f 0305 	mvn.w	r3, #5
 8005168:	617b      	str	r3, [r7, #20]
 800516a:	e01f      	b.n	80051ac <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d103      	bne.n	800517a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005172:	f06f 0303 	mvn.w	r3, #3
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	e018      	b.n	80051ac <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d009      	beq.n	8005194 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005180:	6938      	ldr	r0, [r7, #16]
 8005182:	f000 fc89 	bl	8005a98 <xQueueGiveMutexRecursive>
 8005186:	4603      	mov	r3, r0
 8005188:	2b01      	cmp	r3, #1
 800518a:	d00f      	beq.n	80051ac <osMutexRelease+0x70>
        stat = osErrorResource;
 800518c:	f06f 0302 	mvn.w	r3, #2
 8005190:	617b      	str	r3, [r7, #20]
 8005192:	e00b      	b.n	80051ac <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005194:	2300      	movs	r3, #0
 8005196:	2200      	movs	r2, #0
 8005198:	2100      	movs	r1, #0
 800519a:	6938      	ldr	r0, [r7, #16]
 800519c:	f000 fce8 	bl	8005b70 <xQueueGenericSend>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d002      	beq.n	80051ac <osMutexRelease+0x70>
        stat = osErrorResource;
 80051a6:	f06f 0302 	mvn.w	r3, #2
 80051aa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80051ac:	697b      	ldr	r3, [r7, #20]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3718      	adds	r7, #24
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
	...

080051b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4a07      	ldr	r2, [pc, #28]	@ (80051e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80051c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	4a06      	ldr	r2, [pc, #24]	@ (80051e8 <vApplicationGetIdleTaskMemory+0x30>)
 80051ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2280      	movs	r2, #128	@ 0x80
 80051d4:	601a      	str	r2, [r3, #0]
}
 80051d6:	bf00      	nop
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	200067c0 	.word	0x200067c0
 80051e8:	20006868 	.word	0x20006868

080051ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a07      	ldr	r2, [pc, #28]	@ (8005218 <vApplicationGetTimerTaskMemory+0x2c>)
 80051fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	4a06      	ldr	r2, [pc, #24]	@ (800521c <vApplicationGetTimerTaskMemory+0x30>)
 8005202:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800520a:	601a      	str	r2, [r3, #0]
}
 800520c:	bf00      	nop
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	20006a68 	.word	0x20006a68
 800521c:	20006b10 	.word	0x20006b10

08005220 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10b      	bne.n	8005246 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	e7fd      	b.n	8005242 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005246:	2320      	movs	r3, #32
 8005248:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	2b20      	cmp	r3, #32
 800524e:	d00b      	beq.n	8005268 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8005250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005254:	f383 8811 	msr	BASEPRI, r3
 8005258:	f3bf 8f6f 	isb	sy
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	60fb      	str	r3, [r7, #12]
}
 8005262:	bf00      	nop
 8005264:	bf00      	nop
 8005266:	e7fd      	b.n	8005264 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2200      	movs	r2, #0
 8005276:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	3304      	adds	r3, #4
 800527c:	4618      	mov	r0, r3
 800527e:	f000 f9c5 	bl	800560c <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	2201      	movs	r2, #1
 8005286:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8005288:	697b      	ldr	r3, [r7, #20]
	}
 800528a:	4618      	mov	r0, r3
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005292:	b580      	push	{r7, lr}
 8005294:	b082      	sub	sp, #8
 8005296:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005298:	2020      	movs	r0, #32
 800529a:	f003 f81f 	bl	80082dc <pvPortMalloc>
 800529e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 f9ab 	bl	800560c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80052bc:	687b      	ldr	r3, [r7, #4]
	}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
	...

080052c8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b090      	sub	sp, #64	@ 0x40
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80052da:	2300      	movs	r3, #0
 80052dc:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80052de:	2300      	movs	r3, #0
 80052e0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10b      	bne.n	8005300 <xEventGroupWaitBits+0x38>
	__asm volatile
 80052e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ec:	f383 8811 	msr	BASEPRI, r3
 80052f0:	f3bf 8f6f 	isb	sy
 80052f4:	f3bf 8f4f 	dsb	sy
 80052f8:	623b      	str	r3, [r7, #32]
}
 80052fa:	bf00      	nop
 80052fc:	bf00      	nop
 80052fe:	e7fd      	b.n	80052fc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005306:	d30b      	bcc.n	8005320 <xEventGroupWaitBits+0x58>
	__asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530c:	f383 8811 	msr	BASEPRI, r3
 8005310:	f3bf 8f6f 	isb	sy
 8005314:	f3bf 8f4f 	dsb	sy
 8005318:	61fb      	str	r3, [r7, #28]
}
 800531a:	bf00      	nop
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10b      	bne.n	800533e <xEventGroupWaitBits+0x76>
	__asm volatile
 8005326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	61bb      	str	r3, [r7, #24]
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	e7fd      	b.n	800533a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800533e:	f002 f803 	bl	8007348 <xTaskGetSchedulerState>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d102      	bne.n	800534e <xEventGroupWaitBits+0x86>
 8005348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <xEventGroupWaitBits+0x8a>
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <xEventGroupWaitBits+0x8c>
 8005352:	2300      	movs	r3, #0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10b      	bne.n	8005370 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8005358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	617b      	str	r3, [r7, #20]
}
 800536a:	bf00      	nop
 800536c:	bf00      	nop
 800536e:	e7fd      	b.n	800536c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8005370:	f001 fb44 	bl	80069fc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	68b9      	ldr	r1, [r7, #8]
 800537e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005380:	f000 f90d 	bl	800559e <prvTestWaitCondition>
 8005384:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8005386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00e      	beq.n	80053aa <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800538c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800538e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005390:	2300      	movs	r3, #0
 8005392:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d028      	beq.n	80053ec <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800539a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	43db      	mvns	r3, r3
 80053a2:	401a      	ands	r2, r3
 80053a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	e020      	b.n	80053ec <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80053aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d104      	bne.n	80053ba <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80053b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80053b4:	2301      	movs	r3, #1
 80053b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80053b8:	e018      	b.n	80053ec <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d003      	beq.n	80053c8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80053c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80053c6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d003      	beq.n	80053d6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80053ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053d4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80053d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d8:	1d18      	adds	r0, r3, #4
 80053da:	68ba      	ldr	r2, [r7, #8]
 80053dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053de:	4313      	orrs	r3, r2
 80053e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053e2:	4619      	mov	r1, r3
 80053e4:	f001 fd0c 	bl	8006e00 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80053e8:	2300      	movs	r3, #0
 80053ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80053ec:	f001 fb14 	bl	8006a18 <xTaskResumeAll>
 80053f0:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80053f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d031      	beq.n	800545c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d107      	bne.n	800540e <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80053fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005468 <xEventGroupWaitBits+0x1a0>)
 8005400:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	f3bf 8f4f 	dsb	sy
 800540a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800540e:	f002 f915 	bl	800763c <uxTaskResetEventItemValue>
 8005412:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d11a      	bne.n	8005454 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800541e:	f002 fe3b 	bl	8008098 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8005422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005428:	683a      	ldr	r2, [r7, #0]
 800542a:	68b9      	ldr	r1, [r7, #8]
 800542c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800542e:	f000 f8b6 	bl	800559e <prvTestWaitCondition>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d009      	beq.n	800544c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d006      	beq.n	800544c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800543e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	43db      	mvns	r3, r3
 8005446:	401a      	ands	r2, r3
 8005448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800544c:	2301      	movs	r3, #1
 800544e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8005450:	f002 fe54 	bl	80080fc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005456:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800545a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800545c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800545e:	4618      	mov	r0, r3
 8005460:	3740      	adds	r7, #64	@ 0x40
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	e000ed04 	.word	0xe000ed04

0800546c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b08e      	sub	sp, #56	@ 0x38
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005476:	2300      	movs	r3, #0
 8005478:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800547e:	2300      	movs	r3, #0
 8005480:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10b      	bne.n	80054a0 <xEventGroupSetBits+0x34>
	__asm volatile
 8005488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548c:	f383 8811 	msr	BASEPRI, r3
 8005490:	f3bf 8f6f 	isb	sy
 8005494:	f3bf 8f4f 	dsb	sy
 8005498:	613b      	str	r3, [r7, #16]
}
 800549a:	bf00      	nop
 800549c:	bf00      	nop
 800549e:	e7fd      	b.n	800549c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054a6:	d30b      	bcc.n	80054c0 <xEventGroupSetBits+0x54>
	__asm volatile
 80054a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ac:	f383 8811 	msr	BASEPRI, r3
 80054b0:	f3bf 8f6f 	isb	sy
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	60fb      	str	r3, [r7, #12]
}
 80054ba:	bf00      	nop
 80054bc:	bf00      	nop
 80054be:	e7fd      	b.n	80054bc <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80054c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c2:	3304      	adds	r3, #4
 80054c4:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	3308      	adds	r3, #8
 80054ca:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80054cc:	f001 fa96 	bl	80069fc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80054d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80054d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	431a      	orrs	r2, r3
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80054e2:	e03c      	b.n	800555e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80054e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80054ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80054f0:	2300      	movs	r3, #0
 80054f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80054fa:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005502:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d108      	bne.n	8005520 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800550e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	4013      	ands	r3, r2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00b      	beq.n	8005532 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800551a:	2301      	movs	r3, #1
 800551c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800551e:	e008      	b.n	8005532 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	4013      	ands	r3, r2
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	429a      	cmp	r2, r3
 800552c:	d101      	bne.n	8005532 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800552e:	2301      	movs	r3, #1
 8005530:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005534:	2b00      	cmp	r3, #0
 8005536:	d010      	beq.n	800555a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	4313      	orrs	r3, r2
 8005548:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800554a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005552:	4619      	mov	r1, r3
 8005554:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005556:	f001 fd21 	bl	8006f9c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800555e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	429a      	cmp	r2, r3
 8005564:	d1be      	bne.n	80054e4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	43db      	mvns	r3, r3
 800556e:	401a      	ands	r2, r3
 8005570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005572:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005574:	f001 fa50 	bl	8006a18 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	681b      	ldr	r3, [r3, #0]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3738      	adds	r7, #56	@ 0x38
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800558e:	6839      	ldr	r1, [r7, #0]
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7ff ff6b 	bl	800546c <xEventGroupSetBits>
}
 8005596:	bf00      	nop
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800559e:	b480      	push	{r7}
 80055a0:	b087      	sub	sp, #28
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	60b9      	str	r1, [r7, #8]
 80055a8:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80055aa:	2300      	movs	r3, #0
 80055ac:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d107      	bne.n	80055c4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	4013      	ands	r3, r2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00a      	beq.n	80055d4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80055be:	2301      	movs	r3, #1
 80055c0:	617b      	str	r3, [r7, #20]
 80055c2:	e007      	b.n	80055d4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	4013      	ands	r3, r2
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d101      	bne.n	80055d4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80055d0:	2301      	movs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80055d4:	697b      	ldr	r3, [r7, #20]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	371c      	adds	r7, #28
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
	...

080055e4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	68f9      	ldr	r1, [r7, #12]
 80055f6:	4804      	ldr	r0, [pc, #16]	@ (8005608 <xEventGroupSetBitsFromISR+0x24>)
 80055f8:	f002 fbfa 	bl	8007df0 <xTimerPendFunctionCallFromISR>
 80055fc:	6178      	str	r0, [r7, #20]

		return xReturn;
 80055fe:	697b      	ldr	r3, [r7, #20]
	}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	08005585 	.word	0x08005585

0800560c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f103 0208 	add.w	r2, r3, #8
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005624:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f103 0208 	add.w	r2, r3, #8
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f103 0208 	add.w	r2, r3, #8
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005666:	b480      	push	{r7}
 8005668:	b085      	sub	sp, #20
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	601a      	str	r2, [r3, #0]
}
 80056a2:	bf00      	nop
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056ae:	b480      	push	{r7}
 80056b0:	b085      	sub	sp, #20
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056c4:	d103      	bne.n	80056ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	e00c      	b.n	80056e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3308      	adds	r3, #8
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	e002      	b.n	80056dc <vListInsert+0x2e>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	60fb      	str	r3, [r7, #12]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d2f6      	bcs.n	80056d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	683a      	ldr	r2, [r7, #0]
 8005702:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	601a      	str	r2, [r3, #0]
}
 8005714:	bf00      	nop
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	6892      	ldr	r2, [r2, #8]
 8005736:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	6852      	ldr	r2, [r2, #4]
 8005740:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	429a      	cmp	r2, r3
 800574a:	d103      	bne.n	8005754 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	1e5a      	subs	r2, r3, #1
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
}
 8005768:	4618      	mov	r0, r3
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10b      	bne.n	80057a0 <xQueueGenericReset+0x2c>
	__asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	60bb      	str	r3, [r7, #8]
}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80057a0:	f002 fc7a 	bl	8008098 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ac:	68f9      	ldr	r1, [r7, #12]
 80057ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80057b0:	fb01 f303 	mul.w	r3, r1, r3
 80057b4:	441a      	add	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d0:	3b01      	subs	r3, #1
 80057d2:	68f9      	ldr	r1, [r7, #12]
 80057d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80057d6:	fb01 f303 	mul.w	r3, r1, r3
 80057da:	441a      	add	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	22ff      	movs	r2, #255	@ 0xff
 80057e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	22ff      	movs	r2, #255	@ 0xff
 80057ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d114      	bne.n	8005820 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d01a      	beq.n	8005834 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3310      	adds	r3, #16
 8005802:	4618      	mov	r0, r3
 8005804:	f001 fb66 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d012      	beq.n	8005834 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800580e:	4b0d      	ldr	r3, [pc, #52]	@ (8005844 <xQueueGenericReset+0xd0>)
 8005810:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	e009      	b.n	8005834 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	3310      	adds	r3, #16
 8005824:	4618      	mov	r0, r3
 8005826:	f7ff fef1 	bl	800560c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	3324      	adds	r3, #36	@ 0x24
 800582e:	4618      	mov	r0, r3
 8005830:	f7ff feec 	bl	800560c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005834:	f002 fc62 	bl	80080fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005838:	2301      	movs	r3, #1
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	e000ed04 	.word	0xe000ed04

08005848 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08e      	sub	sp, #56	@ 0x38
 800584c:	af02      	add	r7, sp, #8
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
 8005854:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10b      	bne.n	8005874 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800585c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005860:	f383 8811 	msr	BASEPRI, r3
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800586e:	bf00      	nop
 8005870:	bf00      	nop
 8005872:	e7fd      	b.n	8005870 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10b      	bne.n	8005892 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800587a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	e7fd      	b.n	800588e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d002      	beq.n	800589e <xQueueGenericCreateStatic+0x56>
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <xQueueGenericCreateStatic+0x5a>
 800589e:	2301      	movs	r3, #1
 80058a0:	e000      	b.n	80058a4 <xQueueGenericCreateStatic+0x5c>
 80058a2:	2300      	movs	r3, #0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d10b      	bne.n	80058c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80058a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ac:	f383 8811 	msr	BASEPRI, r3
 80058b0:	f3bf 8f6f 	isb	sy
 80058b4:	f3bf 8f4f 	dsb	sy
 80058b8:	623b      	str	r3, [r7, #32]
}
 80058ba:	bf00      	nop
 80058bc:	bf00      	nop
 80058be:	e7fd      	b.n	80058bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d102      	bne.n	80058cc <xQueueGenericCreateStatic+0x84>
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <xQueueGenericCreateStatic+0x88>
 80058cc:	2301      	movs	r3, #1
 80058ce:	e000      	b.n	80058d2 <xQueueGenericCreateStatic+0x8a>
 80058d0:	2300      	movs	r3, #0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10b      	bne.n	80058ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	61fb      	str	r3, [r7, #28]
}
 80058e8:	bf00      	nop
 80058ea:	bf00      	nop
 80058ec:	e7fd      	b.n	80058ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80058ee:	2350      	movs	r3, #80	@ 0x50
 80058f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2b50      	cmp	r3, #80	@ 0x50
 80058f6:	d00b      	beq.n	8005910 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80058f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	61bb      	str	r3, [r7, #24]
}
 800590a:	bf00      	nop
 800590c:	bf00      	nop
 800590e:	e7fd      	b.n	800590c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005910:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00d      	beq.n	8005938 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800591c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005924:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800592a:	9300      	str	r3, [sp, #0]
 800592c:	4613      	mov	r3, r2
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f000 f840 	bl	80059b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800593a:	4618      	mov	r0, r3
 800593c:	3730      	adds	r7, #48	@ 0x30
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005942:	b580      	push	{r7, lr}
 8005944:	b08a      	sub	sp, #40	@ 0x28
 8005946:	af02      	add	r7, sp, #8
 8005948:	60f8      	str	r0, [r7, #12]
 800594a:	60b9      	str	r1, [r7, #8]
 800594c:	4613      	mov	r3, r2
 800594e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595a:	f383 8811 	msr	BASEPRI, r3
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	613b      	str	r3, [r7, #16]
}
 8005968:	bf00      	nop
 800596a:	bf00      	nop
 800596c:	e7fd      	b.n	800596a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	68ba      	ldr	r2, [r7, #8]
 8005972:	fb02 f303 	mul.w	r3, r2, r3
 8005976:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	3350      	adds	r3, #80	@ 0x50
 800597c:	4618      	mov	r0, r3
 800597e:	f002 fcad 	bl	80082dc <pvPortMalloc>
 8005982:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d011      	beq.n	80059ae <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	3350      	adds	r3, #80	@ 0x50
 8005992:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800599c:	79fa      	ldrb	r2, [r7, #7]
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	4613      	mov	r3, r2
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f805 	bl	80059b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059ae:	69bb      	ldr	r3, [r7, #24]
	}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3720      	adds	r7, #32
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
 80059c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d103      	bne.n	80059d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	69ba      	ldr	r2, [r7, #24]
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e002      	b.n	80059da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059e6:	2101      	movs	r1, #1
 80059e8:	69b8      	ldr	r0, [r7, #24]
 80059ea:	f7ff fec3 	bl	8005774 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	78fa      	ldrb	r2, [r7, #3]
 80059f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059f6:	bf00      	nop
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}

080059fe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80059fe:	b580      	push	{r7, lr}
 8005a00:	b082      	sub	sp, #8
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00e      	beq.n	8005a2a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005a1e:	2300      	movs	r3, #0
 8005a20:	2200      	movs	r2, #0
 8005a22:	2100      	movs	r1, #0
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 f8a3 	bl	8005b70 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005a2a:	bf00      	nop
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b086      	sub	sp, #24
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	4603      	mov	r3, r0
 8005a3a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	617b      	str	r3, [r7, #20]
 8005a40:	2300      	movs	r3, #0
 8005a42:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005a44:	79fb      	ldrb	r3, [r7, #7]
 8005a46:	461a      	mov	r2, r3
 8005a48:	6939      	ldr	r1, [r7, #16]
 8005a4a:	6978      	ldr	r0, [r7, #20]
 8005a4c:	f7ff ff79 	bl	8005942 <xQueueGenericCreate>
 8005a50:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f7ff ffd3 	bl	80059fe <prvInitialiseMutex>

		return xNewQueue;
 8005a58:	68fb      	ldr	r3, [r7, #12]
	}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3718      	adds	r7, #24
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b088      	sub	sp, #32
 8005a66:	af02      	add	r7, sp, #8
 8005a68:	4603      	mov	r3, r0
 8005a6a:	6039      	str	r1, [r7, #0]
 8005a6c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	2300      	movs	r3, #0
 8005a74:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005a76:	79fb      	ldrb	r3, [r7, #7]
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	6939      	ldr	r1, [r7, #16]
 8005a80:	6978      	ldr	r0, [r7, #20]
 8005a82:	f7ff fee1 	bl	8005848 <xQueueGenericCreateStatic>
 8005a86:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005a88:	68f8      	ldr	r0, [r7, #12]
 8005a8a:	f7ff ffb8 	bl	80059fe <prvInitialiseMutex>

		return xNewQueue;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
	}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3718      	adds	r7, #24
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005a98:	b590      	push	{r4, r7, lr}
 8005a9a:	b087      	sub	sp, #28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10b      	bne.n	8005ac2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	60fb      	str	r3, [r7, #12]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	689c      	ldr	r4, [r3, #8]
 8005ac6:	f001 fc2f 	bl	8007328 <xTaskGetCurrentTaskHandle>
 8005aca:	4603      	mov	r3, r0
 8005acc:	429c      	cmp	r4, r3
 8005ace:	d111      	bne.n	8005af4 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	1e5a      	subs	r2, r3, #1
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d105      	bne.n	8005aee <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	6938      	ldr	r0, [r7, #16]
 8005aea:	f000 f841 	bl	8005b70 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005aee:	2301      	movs	r3, #1
 8005af0:	617b      	str	r3, [r7, #20]
 8005af2:	e001      	b.n	8005af8 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005af8:	697b      	ldr	r3, [r7, #20]
	}
 8005afa:	4618      	mov	r0, r3
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd90      	pop	{r4, r7, pc}

08005b02 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005b02:	b590      	push	{r4, r7, lr}
 8005b04:	b087      	sub	sp, #28
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
 8005b0a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10b      	bne.n	8005b2e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8005b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	60fb      	str	r3, [r7, #12]
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	e7fd      	b.n	8005b2a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	689c      	ldr	r4, [r3, #8]
 8005b32:	f001 fbf9 	bl	8007328 <xTaskGetCurrentTaskHandle>
 8005b36:	4603      	mov	r3, r0
 8005b38:	429c      	cmp	r4, r3
 8005b3a:	d107      	bne.n	8005b4c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005b46:	2301      	movs	r3, #1
 8005b48:	617b      	str	r3, [r7, #20]
 8005b4a:	e00c      	b.n	8005b66 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005b4c:	6839      	ldr	r1, [r7, #0]
 8005b4e:	6938      	ldr	r0, [r7, #16]
 8005b50:	f000 fa90 	bl	8006074 <xQueueSemaphoreTake>
 8005b54:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d004      	beq.n	8005b66 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	1c5a      	adds	r2, r3, #1
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005b66:	697b      	ldr	r3, [r7, #20]
	}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	371c      	adds	r7, #28
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd90      	pop	{r4, r7, pc}

08005b70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b08e      	sub	sp, #56	@ 0x38
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
 8005b7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <xQueueGenericSend+0x34>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d103      	bne.n	8005bb2 <xQueueGenericSend+0x42>
 8005baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <xQueueGenericSend+0x46>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e000      	b.n	8005bb8 <xQueueGenericSend+0x48>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10b      	bne.n	8005bd4 <xQueueGenericSend+0x64>
	__asm volatile
 8005bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bce:	bf00      	nop
 8005bd0:	bf00      	nop
 8005bd2:	e7fd      	b.n	8005bd0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d103      	bne.n	8005be2 <xQueueGenericSend+0x72>
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d101      	bne.n	8005be6 <xQueueGenericSend+0x76>
 8005be2:	2301      	movs	r3, #1
 8005be4:	e000      	b.n	8005be8 <xQueueGenericSend+0x78>
 8005be6:	2300      	movs	r3, #0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10b      	bne.n	8005c04 <xQueueGenericSend+0x94>
	__asm volatile
 8005bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf0:	f383 8811 	msr	BASEPRI, r3
 8005bf4:	f3bf 8f6f 	isb	sy
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	623b      	str	r3, [r7, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	bf00      	nop
 8005c02:	e7fd      	b.n	8005c00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c04:	f001 fba0 	bl	8007348 <xTaskGetSchedulerState>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d102      	bne.n	8005c14 <xQueueGenericSend+0xa4>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d101      	bne.n	8005c18 <xQueueGenericSend+0xa8>
 8005c14:	2301      	movs	r3, #1
 8005c16:	e000      	b.n	8005c1a <xQueueGenericSend+0xaa>
 8005c18:	2300      	movs	r3, #0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10b      	bne.n	8005c36 <xQueueGenericSend+0xc6>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	61fb      	str	r3, [r7, #28]
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	e7fd      	b.n	8005c32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c36:	f002 fa2f 	bl	8008098 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d302      	bcc.n	8005c4c <xQueueGenericSend+0xdc>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d129      	bne.n	8005ca0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c52:	f000 fb37 	bl	80062c4 <prvCopyDataToQueue>
 8005c56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d010      	beq.n	8005c82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c62:	3324      	adds	r3, #36	@ 0x24
 8005c64:	4618      	mov	r0, r3
 8005c66:	f001 f935 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d013      	beq.n	8005c98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c70:	4b3f      	ldr	r3, [pc, #252]	@ (8005d70 <xQueueGenericSend+0x200>)
 8005c72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c76:	601a      	str	r2, [r3, #0]
 8005c78:	f3bf 8f4f 	dsb	sy
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	e00a      	b.n	8005c98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d007      	beq.n	8005c98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005c88:	4b39      	ldr	r3, [pc, #228]	@ (8005d70 <xQueueGenericSend+0x200>)
 8005c8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c8e:	601a      	str	r2, [r3, #0]
 8005c90:	f3bf 8f4f 	dsb	sy
 8005c94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005c98:	f002 fa30 	bl	80080fc <vPortExitCritical>
				return pdPASS;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e063      	b.n	8005d68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d103      	bne.n	8005cae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ca6:	f002 fa29 	bl	80080fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005caa:	2300      	movs	r3, #0
 8005cac:	e05c      	b.n	8005d68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d106      	bne.n	8005cc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cb4:	f107 0314 	add.w	r3, r7, #20
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f001 f9d3 	bl	8007064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cc2:	f002 fa1b 	bl	80080fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cc6:	f000 fe99 	bl	80069fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cca:	f002 f9e5 	bl	8008098 <vPortEnterCritical>
 8005cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cd4:	b25b      	sxtb	r3, r3
 8005cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cda:	d103      	bne.n	8005ce4 <xQueueGenericSend+0x174>
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cea:	b25b      	sxtb	r3, r3
 8005cec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cf0:	d103      	bne.n	8005cfa <xQueueGenericSend+0x18a>
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cfa:	f002 f9ff 	bl	80080fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005cfe:	1d3a      	adds	r2, r7, #4
 8005d00:	f107 0314 	add.w	r3, r7, #20
 8005d04:	4611      	mov	r1, r2
 8005d06:	4618      	mov	r0, r3
 8005d08:	f001 f9c2 	bl	8007090 <xTaskCheckForTimeOut>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d124      	bne.n	8005d5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d14:	f000 fbce 	bl	80064b4 <prvIsQueueFull>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d018      	beq.n	8005d50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d20:	3310      	adds	r3, #16
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	4611      	mov	r1, r2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f001 f844 	bl	8006db4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d2e:	f000 fb59 	bl	80063e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d32:	f000 fe71 	bl	8006a18 <xTaskResumeAll>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f47f af7c 	bne.w	8005c36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d70 <xQueueGenericSend+0x200>)
 8005d40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d44:	601a      	str	r2, [r3, #0]
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	f3bf 8f6f 	isb	sy
 8005d4e:	e772      	b.n	8005c36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d52:	f000 fb47 	bl	80063e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d56:	f000 fe5f 	bl	8006a18 <xTaskResumeAll>
 8005d5a:	e76c      	b.n	8005c36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d5e:	f000 fb41 	bl	80063e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d62:	f000 fe59 	bl	8006a18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3738      	adds	r7, #56	@ 0x38
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	e000ed04 	.word	0xe000ed04

08005d74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b090      	sub	sp, #64	@ 0x40
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
 8005d80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10b      	bne.n	8005da4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d103      	bne.n	8005db2 <xQueueGenericSendFromISR+0x3e>
 8005daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <xQueueGenericSendFromISR+0x42>
 8005db2:	2301      	movs	r3, #1
 8005db4:	e000      	b.n	8005db8 <xQueueGenericSendFromISR+0x44>
 8005db6:	2300      	movs	r3, #0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d10b      	bne.n	8005dd4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc0:	f383 8811 	msr	BASEPRI, r3
 8005dc4:	f3bf 8f6f 	isb	sy
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dce:	bf00      	nop
 8005dd0:	bf00      	nop
 8005dd2:	e7fd      	b.n	8005dd0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d103      	bne.n	8005de2 <xQueueGenericSendFromISR+0x6e>
 8005dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d101      	bne.n	8005de6 <xQueueGenericSendFromISR+0x72>
 8005de2:	2301      	movs	r3, #1
 8005de4:	e000      	b.n	8005de8 <xQueueGenericSendFromISR+0x74>
 8005de6:	2300      	movs	r3, #0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10b      	bne.n	8005e04 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	623b      	str	r3, [r7, #32]
}
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e04:	f002 fa28 	bl	8008258 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005e08:	f3ef 8211 	mrs	r2, BASEPRI
 8005e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e10:	f383 8811 	msr	BASEPRI, r3
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	61fa      	str	r2, [r7, #28]
 8005e1e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e20:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e22:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d302      	bcc.n	8005e36 <xQueueGenericSendFromISR+0xc2>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d12f      	bne.n	8005e96 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	68b9      	ldr	r1, [r7, #8]
 8005e4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e4c:	f000 fa3a 	bl	80062c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e50:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005e54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e58:	d112      	bne.n	8005e80 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d016      	beq.n	8005e90 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e64:	3324      	adds	r3, #36	@ 0x24
 8005e66:	4618      	mov	r0, r3
 8005e68:	f001 f834 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00e      	beq.n	8005e90 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00b      	beq.n	8005e90 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	e007      	b.n	8005e90 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005e80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e84:	3301      	adds	r3, #1
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	b25a      	sxtb	r2, r3
 8005e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005e90:	2301      	movs	r3, #1
 8005e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005e94:	e001      	b.n	8005e9a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005ea4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3740      	adds	r7, #64	@ 0x40
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b08c      	sub	sp, #48	@ 0x30
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10b      	bne.n	8005ee2 <xQueueReceive+0x32>
	__asm volatile
 8005eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	623b      	str	r3, [r7, #32]
}
 8005edc:	bf00      	nop
 8005ede:	bf00      	nop
 8005ee0:	e7fd      	b.n	8005ede <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d103      	bne.n	8005ef0 <xQueueReceive+0x40>
 8005ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d101      	bne.n	8005ef4 <xQueueReceive+0x44>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e000      	b.n	8005ef6 <xQueueReceive+0x46>
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <xQueueReceive+0x62>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	61fb      	str	r3, [r7, #28]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f12:	f001 fa19 	bl	8007348 <xTaskGetSchedulerState>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d102      	bne.n	8005f22 <xQueueReceive+0x72>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <xQueueReceive+0x76>
 8005f22:	2301      	movs	r3, #1
 8005f24:	e000      	b.n	8005f28 <xQueueReceive+0x78>
 8005f26:	2300      	movs	r3, #0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10b      	bne.n	8005f44 <xQueueReceive+0x94>
	__asm volatile
 8005f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f30:	f383 8811 	msr	BASEPRI, r3
 8005f34:	f3bf 8f6f 	isb	sy
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	61bb      	str	r3, [r7, #24]
}
 8005f3e:	bf00      	nop
 8005f40:	bf00      	nop
 8005f42:	e7fd      	b.n	8005f40 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f44:	f002 f8a8 	bl	8008098 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d01f      	beq.n	8005f94 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f54:	68b9      	ldr	r1, [r7, #8]
 8005f56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f58:	f000 fa1e 	bl	8006398 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5e:	1e5a      	subs	r2, r3, #1
 8005f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f62:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00f      	beq.n	8005f8c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6e:	3310      	adds	r3, #16
 8005f70:	4618      	mov	r0, r3
 8005f72:	f000 ffaf 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d007      	beq.n	8005f8c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f7c:	4b3c      	ldr	r3, [pc, #240]	@ (8006070 <xQueueReceive+0x1c0>)
 8005f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f82:	601a      	str	r2, [r3, #0]
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f8c:	f002 f8b6 	bl	80080fc <vPortExitCritical>
				return pdPASS;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e069      	b.n	8006068 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d103      	bne.n	8005fa2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f9a:	f002 f8af 	bl	80080fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	e062      	b.n	8006068 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d106      	bne.n	8005fb6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fa8:	f107 0310 	add.w	r3, r7, #16
 8005fac:	4618      	mov	r0, r3
 8005fae:	f001 f859 	bl	8007064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fb6:	f002 f8a1 	bl	80080fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fba:	f000 fd1f 	bl	80069fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fbe:	f002 f86b 	bl	8008098 <vPortEnterCritical>
 8005fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fc8:	b25b      	sxtb	r3, r3
 8005fca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fce:	d103      	bne.n	8005fd8 <xQueueReceive+0x128>
 8005fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fde:	b25b      	sxtb	r3, r3
 8005fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fe4:	d103      	bne.n	8005fee <xQueueReceive+0x13e>
 8005fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fee:	f002 f885 	bl	80080fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ff2:	1d3a      	adds	r2, r7, #4
 8005ff4:	f107 0310 	add.w	r3, r7, #16
 8005ff8:	4611      	mov	r1, r2
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f001 f848 	bl	8007090 <xTaskCheckForTimeOut>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d123      	bne.n	800604e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006008:	f000 fa3e 	bl	8006488 <prvIsQueueEmpty>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d017      	beq.n	8006042 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006014:	3324      	adds	r3, #36	@ 0x24
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	4611      	mov	r1, r2
 800601a:	4618      	mov	r0, r3
 800601c:	f000 feca 	bl	8006db4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006020:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006022:	f000 f9df 	bl	80063e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006026:	f000 fcf7 	bl	8006a18 <xTaskResumeAll>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d189      	bne.n	8005f44 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006030:	4b0f      	ldr	r3, [pc, #60]	@ (8006070 <xQueueReceive+0x1c0>)
 8006032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006036:	601a      	str	r2, [r3, #0]
 8006038:	f3bf 8f4f 	dsb	sy
 800603c:	f3bf 8f6f 	isb	sy
 8006040:	e780      	b.n	8005f44 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006042:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006044:	f000 f9ce 	bl	80063e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006048:	f000 fce6 	bl	8006a18 <xTaskResumeAll>
 800604c:	e77a      	b.n	8005f44 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800604e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006050:	f000 f9c8 	bl	80063e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006054:	f000 fce0 	bl	8006a18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006058:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800605a:	f000 fa15 	bl	8006488 <prvIsQueueEmpty>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	f43f af6f 	beq.w	8005f44 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006066:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006068:	4618      	mov	r0, r3
 800606a:	3730      	adds	r7, #48	@ 0x30
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	e000ed04 	.word	0xe000ed04

08006074 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b08e      	sub	sp, #56	@ 0x38
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800607e:	2300      	movs	r3, #0
 8006080:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006086:	2300      	movs	r3, #0
 8006088:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800608a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10b      	bne.n	80060a8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006094:	f383 8811 	msr	BASEPRI, r3
 8006098:	f3bf 8f6f 	isb	sy
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	623b      	str	r3, [r7, #32]
}
 80060a2:	bf00      	nop
 80060a4:	bf00      	nop
 80060a6:	e7fd      	b.n	80060a4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80060a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00b      	beq.n	80060c8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80060b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	61fb      	str	r3, [r7, #28]
}
 80060c2:	bf00      	nop
 80060c4:	bf00      	nop
 80060c6:	e7fd      	b.n	80060c4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80060c8:	f001 f93e 	bl	8007348 <xTaskGetSchedulerState>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d102      	bne.n	80060d8 <xQueueSemaphoreTake+0x64>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <xQueueSemaphoreTake+0x68>
 80060d8:	2301      	movs	r3, #1
 80060da:	e000      	b.n	80060de <xQueueSemaphoreTake+0x6a>
 80060dc:	2300      	movs	r3, #0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <xQueueSemaphoreTake+0x86>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	61bb      	str	r3, [r7, #24]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060fa:	f001 ffcd 	bl	8008098 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006102:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006106:	2b00      	cmp	r3, #0
 8006108:	d024      	beq.n	8006154 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800610a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610c:	1e5a      	subs	r2, r3, #1
 800610e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006110:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d104      	bne.n	8006124 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800611a:	f001 faa7 	bl	800766c <pvTaskIncrementMutexHeldCount>
 800611e:	4602      	mov	r2, r0
 8006120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006122:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d00f      	beq.n	800614c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800612c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612e:	3310      	adds	r3, #16
 8006130:	4618      	mov	r0, r3
 8006132:	f000 fecf 	bl	8006ed4 <xTaskRemoveFromEventList>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d007      	beq.n	800614c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800613c:	4b54      	ldr	r3, [pc, #336]	@ (8006290 <xQueueSemaphoreTake+0x21c>)
 800613e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	f3bf 8f4f 	dsb	sy
 8006148:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800614c:	f001 ffd6 	bl	80080fc <vPortExitCritical>
				return pdPASS;
 8006150:	2301      	movs	r3, #1
 8006152:	e098      	b.n	8006286 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d112      	bne.n	8006180 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800615a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00b      	beq.n	8006178 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006164:	f383 8811 	msr	BASEPRI, r3
 8006168:	f3bf 8f6f 	isb	sy
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	617b      	str	r3, [r7, #20]
}
 8006172:	bf00      	nop
 8006174:	bf00      	nop
 8006176:	e7fd      	b.n	8006174 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006178:	f001 ffc0 	bl	80080fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800617c:	2300      	movs	r3, #0
 800617e:	e082      	b.n	8006286 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006182:	2b00      	cmp	r3, #0
 8006184:	d106      	bne.n	8006194 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006186:	f107 030c 	add.w	r3, r7, #12
 800618a:	4618      	mov	r0, r3
 800618c:	f000 ff6a 	bl	8007064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006190:	2301      	movs	r3, #1
 8006192:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006194:	f001 ffb2 	bl	80080fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006198:	f000 fc30 	bl	80069fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800619c:	f001 ff7c 	bl	8008098 <vPortEnterCritical>
 80061a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061a6:	b25b      	sxtb	r3, r3
 80061a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061ac:	d103      	bne.n	80061b6 <xQueueSemaphoreTake+0x142>
 80061ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061bc:	b25b      	sxtb	r3, r3
 80061be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061c2:	d103      	bne.n	80061cc <xQueueSemaphoreTake+0x158>
 80061c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061cc:	f001 ff96 	bl	80080fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80061d0:	463a      	mov	r2, r7
 80061d2:	f107 030c 	add.w	r3, r7, #12
 80061d6:	4611      	mov	r1, r2
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 ff59 	bl	8007090 <xTaskCheckForTimeOut>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d132      	bne.n	800624a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80061e6:	f000 f94f 	bl	8006488 <prvIsQueueEmpty>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d026      	beq.n	800623e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d109      	bne.n	800620c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80061f8:	f001 ff4e 	bl	8008098 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80061fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	4618      	mov	r0, r3
 8006202:	f001 f8bf 	bl	8007384 <xTaskPriorityInherit>
 8006206:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006208:	f001 ff78 	bl	80080fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800620c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620e:	3324      	adds	r3, #36	@ 0x24
 8006210:	683a      	ldr	r2, [r7, #0]
 8006212:	4611      	mov	r1, r2
 8006214:	4618      	mov	r0, r3
 8006216:	f000 fdcd 	bl	8006db4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800621a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800621c:	f000 f8e2 	bl	80063e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006220:	f000 fbfa 	bl	8006a18 <xTaskResumeAll>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	f47f af67 	bne.w	80060fa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800622c:	4b18      	ldr	r3, [pc, #96]	@ (8006290 <xQueueSemaphoreTake+0x21c>)
 800622e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	e75d      	b.n	80060fa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800623e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006240:	f000 f8d0 	bl	80063e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006244:	f000 fbe8 	bl	8006a18 <xTaskResumeAll>
 8006248:	e757      	b.n	80060fa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800624a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800624c:	f000 f8ca 	bl	80063e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006250:	f000 fbe2 	bl	8006a18 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006254:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006256:	f000 f917 	bl	8006488 <prvIsQueueEmpty>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	f43f af4c 	beq.w	80060fa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00d      	beq.n	8006284 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006268:	f001 ff16 	bl	8008098 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800626c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800626e:	f000 f811 	bl	8006294 <prvGetDisinheritPriorityAfterTimeout>
 8006272:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800627a:	4618      	mov	r0, r3
 800627c:	f001 f95a 	bl	8007534 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006280:	f001 ff3c 	bl	80080fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006284:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006286:	4618      	mov	r0, r3
 8006288:	3738      	adds	r7, #56	@ 0x38
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	e000ed04 	.word	0xe000ed04

08006294 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d006      	beq.n	80062b2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	e001      	b.n	80062b6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80062b6:	68fb      	ldr	r3, [r7, #12]
	}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3714      	adds	r7, #20
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80062d0:	2300      	movs	r3, #0
 80062d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10d      	bne.n	80062fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d14d      	bne.n	8006386 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	4618      	mov	r0, r3
 80062f0:	f001 f8b0 	bl	8007454 <xTaskPriorityDisinherit>
 80062f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	609a      	str	r2, [r3, #8]
 80062fc:	e043      	b.n	8006386 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d119      	bne.n	8006338 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6858      	ldr	r0, [r3, #4]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630c:	461a      	mov	r2, r3
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	f005 fb2e 	bl	800b970 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631c:	441a      	add	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	429a      	cmp	r2, r3
 800632c:	d32b      	bcc.n	8006386 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	605a      	str	r2, [r3, #4]
 8006336:	e026      	b.n	8006386 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	68d8      	ldr	r0, [r3, #12]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006340:	461a      	mov	r2, r3
 8006342:	68b9      	ldr	r1, [r7, #8]
 8006344:	f005 fb14 	bl	800b970 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006350:	425b      	negs	r3, r3
 8006352:	441a      	add	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	429a      	cmp	r2, r3
 8006362:	d207      	bcs.n	8006374 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	689a      	ldr	r2, [r3, #8]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	425b      	negs	r3, r3
 800636e:	441a      	add	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d105      	bne.n	8006386 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d002      	beq.n	8006386 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	3b01      	subs	r3, #1
 8006384:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1c5a      	adds	r2, r3, #1
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800638e:	697b      	ldr	r3, [r7, #20]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d018      	beq.n	80063dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b2:	441a      	add	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d303      	bcc.n	80063cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	68d9      	ldr	r1, [r3, #12]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d4:	461a      	mov	r2, r3
 80063d6:	6838      	ldr	r0, [r7, #0]
 80063d8:	f005 faca 	bl	800b970 <memcpy>
	}
}
 80063dc:	bf00      	nop
 80063de:	3708      	adds	r7, #8
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80063ec:	f001 fe54 	bl	8008098 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063f8:	e011      	b.n	800641e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d012      	beq.n	8006428 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	3324      	adds	r3, #36	@ 0x24
 8006406:	4618      	mov	r0, r3
 8006408:	f000 fd64 	bl	8006ed4 <xTaskRemoveFromEventList>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006412:	f000 fea1 	bl	8007158 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006416:	7bfb      	ldrb	r3, [r7, #15]
 8006418:	3b01      	subs	r3, #1
 800641a:	b2db      	uxtb	r3, r3
 800641c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800641e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006422:	2b00      	cmp	r3, #0
 8006424:	dce9      	bgt.n	80063fa <prvUnlockQueue+0x16>
 8006426:	e000      	b.n	800642a <prvUnlockQueue+0x46>
					break;
 8006428:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	22ff      	movs	r2, #255	@ 0xff
 800642e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006432:	f001 fe63 	bl	80080fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006436:	f001 fe2f 	bl	8008098 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006440:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006442:	e011      	b.n	8006468 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d012      	beq.n	8006472 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3310      	adds	r3, #16
 8006450:	4618      	mov	r0, r3
 8006452:	f000 fd3f 	bl	8006ed4 <xTaskRemoveFromEventList>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800645c:	f000 fe7c 	bl	8007158 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006460:	7bbb      	ldrb	r3, [r7, #14]
 8006462:	3b01      	subs	r3, #1
 8006464:	b2db      	uxtb	r3, r3
 8006466:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006468:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800646c:	2b00      	cmp	r3, #0
 800646e:	dce9      	bgt.n	8006444 <prvUnlockQueue+0x60>
 8006470:	e000      	b.n	8006474 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006472:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	22ff      	movs	r2, #255	@ 0xff
 8006478:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800647c:	f001 fe3e 	bl	80080fc <vPortExitCritical>
}
 8006480:	bf00      	nop
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006490:	f001 fe02 	bl	8008098 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006498:	2b00      	cmp	r3, #0
 800649a:	d102      	bne.n	80064a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800649c:	2301      	movs	r3, #1
 800649e:	60fb      	str	r3, [r7, #12]
 80064a0:	e001      	b.n	80064a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80064a2:	2300      	movs	r3, #0
 80064a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064a6:	f001 fe29 	bl	80080fc <vPortExitCritical>

	return xReturn;
 80064aa:	68fb      	ldr	r3, [r7, #12]
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3710      	adds	r7, #16
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064bc:	f001 fdec 	bl	8008098 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d102      	bne.n	80064d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80064cc:	2301      	movs	r3, #1
 80064ce:	60fb      	str	r3, [r7, #12]
 80064d0:	e001      	b.n	80064d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064d6:	f001 fe11 	bl	80080fc <vPortExitCritical>

	return xReturn;
 80064da:	68fb      	ldr	r3, [r7, #12]
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80064ee:	2300      	movs	r3, #0
 80064f0:	60fb      	str	r3, [r7, #12]
 80064f2:	e014      	b.n	800651e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80064f4:	4a0f      	ldr	r2, [pc, #60]	@ (8006534 <vQueueAddToRegistry+0x50>)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10b      	bne.n	8006518 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006500:	490c      	ldr	r1, [pc, #48]	@ (8006534 <vQueueAddToRegistry+0x50>)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800650a:	4a0a      	ldr	r2, [pc, #40]	@ (8006534 <vQueueAddToRegistry+0x50>)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	00db      	lsls	r3, r3, #3
 8006510:	4413      	add	r3, r2
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006516:	e006      	b.n	8006526 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	3301      	adds	r3, #1
 800651c:	60fb      	str	r3, [r7, #12]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2b07      	cmp	r3, #7
 8006522:	d9e7      	bls.n	80064f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006524:	bf00      	nop
 8006526:	bf00      	nop
 8006528:	3714      	adds	r7, #20
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	20006f10 	.word	0x20006f10

08006538 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006548:	f001 fda6 	bl	8008098 <vPortEnterCritical>
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006552:	b25b      	sxtb	r3, r3
 8006554:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006558:	d103      	bne.n	8006562 <vQueueWaitForMessageRestricted+0x2a>
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006568:	b25b      	sxtb	r3, r3
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800656e:	d103      	bne.n	8006578 <vQueueWaitForMessageRestricted+0x40>
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	2200      	movs	r2, #0
 8006574:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006578:	f001 fdc0 	bl	80080fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006580:	2b00      	cmp	r3, #0
 8006582:	d106      	bne.n	8006592 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	3324      	adds	r3, #36	@ 0x24
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	68b9      	ldr	r1, [r7, #8]
 800658c:	4618      	mov	r0, r3
 800658e:	f000 fc75 	bl	8006e7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006592:	6978      	ldr	r0, [r7, #20]
 8006594:	f7ff ff26 	bl	80063e4 <prvUnlockQueue>
	}
 8006598:	bf00      	nop
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08e      	sub	sp, #56	@ 0x38
 80065a4:	af04      	add	r7, sp, #16
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
 80065ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80065ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10b      	bne.n	80065cc <xTaskCreateStatic+0x2c>
	__asm volatile
 80065b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b8:	f383 8811 	msr	BASEPRI, r3
 80065bc:	f3bf 8f6f 	isb	sy
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	623b      	str	r3, [r7, #32]
}
 80065c6:	bf00      	nop
 80065c8:	bf00      	nop
 80065ca:	e7fd      	b.n	80065c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80065cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10b      	bne.n	80065ea <xTaskCreateStatic+0x4a>
	__asm volatile
 80065d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d6:	f383 8811 	msr	BASEPRI, r3
 80065da:	f3bf 8f6f 	isb	sy
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	61fb      	str	r3, [r7, #28]
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	e7fd      	b.n	80065e6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80065ea:	23a8      	movs	r3, #168	@ 0xa8
 80065ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2ba8      	cmp	r3, #168	@ 0xa8
 80065f2:	d00b      	beq.n	800660c <xTaskCreateStatic+0x6c>
	__asm volatile
 80065f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f8:	f383 8811 	msr	BASEPRI, r3
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	61bb      	str	r3, [r7, #24]
}
 8006606:	bf00      	nop
 8006608:	bf00      	nop
 800660a:	e7fd      	b.n	8006608 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800660c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800660e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006610:	2b00      	cmp	r3, #0
 8006612:	d01e      	beq.n	8006652 <xTaskCreateStatic+0xb2>
 8006614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006616:	2b00      	cmp	r3, #0
 8006618:	d01b      	beq.n	8006652 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800661a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006620:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006622:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006626:	2202      	movs	r2, #2
 8006628:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800662c:	2300      	movs	r3, #0
 800662e:	9303      	str	r3, [sp, #12]
 8006630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006632:	9302      	str	r3, [sp, #8]
 8006634:	f107 0314 	add.w	r3, r7, #20
 8006638:	9301      	str	r3, [sp, #4]
 800663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	68b9      	ldr	r1, [r7, #8]
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f000 f851 	bl	80066ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800664a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800664c:	f000 f8f6 	bl	800683c <prvAddNewTaskToReadyList>
 8006650:	e001      	b.n	8006656 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006652:	2300      	movs	r3, #0
 8006654:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006656:	697b      	ldr	r3, [r7, #20]
	}
 8006658:	4618      	mov	r0, r3
 800665a:	3728      	adds	r7, #40	@ 0x28
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006660:	b580      	push	{r7, lr}
 8006662:	b08c      	sub	sp, #48	@ 0x30
 8006664:	af04      	add	r7, sp, #16
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	603b      	str	r3, [r7, #0]
 800666c:	4613      	mov	r3, r2
 800666e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006670:	88fb      	ldrh	r3, [r7, #6]
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4618      	mov	r0, r3
 8006676:	f001 fe31 	bl	80082dc <pvPortMalloc>
 800667a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00e      	beq.n	80066a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006682:	20a8      	movs	r0, #168	@ 0xa8
 8006684:	f001 fe2a 	bl	80082dc <pvPortMalloc>
 8006688:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d003      	beq.n	8006698 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	631a      	str	r2, [r3, #48]	@ 0x30
 8006696:	e005      	b.n	80066a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006698:	6978      	ldr	r0, [r7, #20]
 800669a:	f001 feed 	bl	8008478 <vPortFree>
 800669e:	e001      	b.n	80066a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80066a0:	2300      	movs	r3, #0
 80066a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d017      	beq.n	80066da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80066b2:	88fa      	ldrh	r2, [r7, #6]
 80066b4:	2300      	movs	r3, #0
 80066b6:	9303      	str	r3, [sp, #12]
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	9302      	str	r3, [sp, #8]
 80066bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	68b9      	ldr	r1, [r7, #8]
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f000 f80f 	bl	80066ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066ce:	69f8      	ldr	r0, [r7, #28]
 80066d0:	f000 f8b4 	bl	800683c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80066d4:	2301      	movs	r3, #1
 80066d6:	61bb      	str	r3, [r7, #24]
 80066d8:	e002      	b.n	80066e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80066da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80066de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80066e0:	69bb      	ldr	r3, [r7, #24]
	}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3720      	adds	r7, #32
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
	...

080066ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b088      	sub	sp, #32
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
 80066f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80066fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	461a      	mov	r2, r3
 8006704:	21a5      	movs	r1, #165	@ 0xa5
 8006706:	f005 f8a1 	bl	800b84c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800670a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006714:	3b01      	subs	r3, #1
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	4413      	add	r3, r2
 800671a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	f023 0307 	bic.w	r3, r3, #7
 8006722:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	f003 0307 	and.w	r3, r3, #7
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00b      	beq.n	8006746 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800672e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006732:	f383 8811 	msr	BASEPRI, r3
 8006736:	f3bf 8f6f 	isb	sy
 800673a:	f3bf 8f4f 	dsb	sy
 800673e:	617b      	str	r3, [r7, #20]
}
 8006740:	bf00      	nop
 8006742:	bf00      	nop
 8006744:	e7fd      	b.n	8006742 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d01f      	beq.n	800678c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800674c:	2300      	movs	r3, #0
 800674e:	61fb      	str	r3, [r7, #28]
 8006750:	e012      	b.n	8006778 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	4413      	add	r3, r2
 8006758:	7819      	ldrb	r1, [r3, #0]
 800675a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	4413      	add	r3, r2
 8006760:	3334      	adds	r3, #52	@ 0x34
 8006762:	460a      	mov	r2, r1
 8006764:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006766:	68ba      	ldr	r2, [r7, #8]
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	4413      	add	r3, r2
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d006      	beq.n	8006780 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	3301      	adds	r3, #1
 8006776:	61fb      	str	r3, [r7, #28]
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	2b0f      	cmp	r3, #15
 800677c:	d9e9      	bls.n	8006752 <prvInitialiseNewTask+0x66>
 800677e:	e000      	b.n	8006782 <prvInitialiseNewTask+0x96>
			{
				break;
 8006780:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006784:	2200      	movs	r2, #0
 8006786:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800678a:	e003      	b.n	8006794 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800678c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006796:	2b37      	cmp	r3, #55	@ 0x37
 8006798:	d901      	bls.n	800679e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800679a:	2337      	movs	r3, #55	@ 0x37
 800679c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800679e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80067a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067a8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80067aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ac:	2200      	movs	r2, #0
 80067ae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80067b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b2:	3304      	adds	r3, #4
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7fe ff49 	bl	800564c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80067ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067bc:	3318      	adds	r3, #24
 80067be:	4618      	mov	r0, r3
 80067c0:	f7fe ff44 	bl	800564c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80067c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80067d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80067d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	2200      	movs	r2, #0
 80067de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80067e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	3354      	adds	r3, #84	@ 0x54
 80067ee:	224c      	movs	r2, #76	@ 0x4c
 80067f0:	2100      	movs	r1, #0
 80067f2:	4618      	mov	r0, r3
 80067f4:	f005 f82a 	bl	800b84c <memset>
 80067f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fa:	4a0d      	ldr	r2, [pc, #52]	@ (8006830 <prvInitialiseNewTask+0x144>)
 80067fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80067fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006800:	4a0c      	ldr	r2, [pc, #48]	@ (8006834 <prvInitialiseNewTask+0x148>)
 8006802:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006806:	4a0c      	ldr	r2, [pc, #48]	@ (8006838 <prvInitialiseNewTask+0x14c>)
 8006808:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800680a:	683a      	ldr	r2, [r7, #0]
 800680c:	68f9      	ldr	r1, [r7, #12]
 800680e:	69b8      	ldr	r0, [r7, #24]
 8006810:	f001 fb0e 	bl	8007e30 <pxPortInitialiseStack>
 8006814:	4602      	mov	r2, r0
 8006816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006818:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800681a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800681c:	2b00      	cmp	r3, #0
 800681e:	d002      	beq.n	8006826 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006826:	bf00      	nop
 8006828:	3720      	adds	r7, #32
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	2000b1f8 	.word	0x2000b1f8
 8006834:	2000b260 	.word	0x2000b260
 8006838:	2000b2c8 	.word	0x2000b2c8

0800683c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006844:	f001 fc28 	bl	8008098 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006848:	4b2d      	ldr	r3, [pc, #180]	@ (8006900 <prvAddNewTaskToReadyList+0xc4>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3301      	adds	r3, #1
 800684e:	4a2c      	ldr	r2, [pc, #176]	@ (8006900 <prvAddNewTaskToReadyList+0xc4>)
 8006850:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006852:	4b2c      	ldr	r3, [pc, #176]	@ (8006904 <prvAddNewTaskToReadyList+0xc8>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d109      	bne.n	800686e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800685a:	4a2a      	ldr	r2, [pc, #168]	@ (8006904 <prvAddNewTaskToReadyList+0xc8>)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006860:	4b27      	ldr	r3, [pc, #156]	@ (8006900 <prvAddNewTaskToReadyList+0xc4>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d110      	bne.n	800688a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006868:	f000 fc9a 	bl	80071a0 <prvInitialiseTaskLists>
 800686c:	e00d      	b.n	800688a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800686e:	4b26      	ldr	r3, [pc, #152]	@ (8006908 <prvAddNewTaskToReadyList+0xcc>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d109      	bne.n	800688a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006876:	4b23      	ldr	r3, [pc, #140]	@ (8006904 <prvAddNewTaskToReadyList+0xc8>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006880:	429a      	cmp	r2, r3
 8006882:	d802      	bhi.n	800688a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006884:	4a1f      	ldr	r2, [pc, #124]	@ (8006904 <prvAddNewTaskToReadyList+0xc8>)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800688a:	4b20      	ldr	r3, [pc, #128]	@ (800690c <prvAddNewTaskToReadyList+0xd0>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3301      	adds	r3, #1
 8006890:	4a1e      	ldr	r2, [pc, #120]	@ (800690c <prvAddNewTaskToReadyList+0xd0>)
 8006892:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006894:	4b1d      	ldr	r3, [pc, #116]	@ (800690c <prvAddNewTaskToReadyList+0xd0>)
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006910 <prvAddNewTaskToReadyList+0xd4>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d903      	bls.n	80068b0 <prvAddNewTaskToReadyList+0x74>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ac:	4a18      	ldr	r2, [pc, #96]	@ (8006910 <prvAddNewTaskToReadyList+0xd4>)
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b4:	4613      	mov	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4a15      	ldr	r2, [pc, #84]	@ (8006914 <prvAddNewTaskToReadyList+0xd8>)
 80068be:	441a      	add	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	3304      	adds	r3, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	4610      	mov	r0, r2
 80068c8:	f7fe fecd 	bl	8005666 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80068cc:	f001 fc16 	bl	80080fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80068d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006908 <prvAddNewTaskToReadyList+0xcc>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00e      	beq.n	80068f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80068d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006904 <prvAddNewTaskToReadyList+0xc8>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d207      	bcs.n	80068f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80068e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006918 <prvAddNewTaskToReadyList+0xdc>)
 80068e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068f6:	bf00      	nop
 80068f8:	3708      	adds	r7, #8
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	20007424 	.word	0x20007424
 8006904:	20006f50 	.word	0x20006f50
 8006908:	20007430 	.word	0x20007430
 800690c:	20007440 	.word	0x20007440
 8006910:	2000742c 	.word	0x2000742c
 8006914:	20006f54 	.word	0x20006f54
 8006918:	e000ed04 	.word	0xe000ed04

0800691c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b08a      	sub	sp, #40	@ 0x28
 8006920:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006922:	2300      	movs	r3, #0
 8006924:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006926:	2300      	movs	r3, #0
 8006928:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800692a:	463a      	mov	r2, r7
 800692c:	1d39      	adds	r1, r7, #4
 800692e:	f107 0308 	add.w	r3, r7, #8
 8006932:	4618      	mov	r0, r3
 8006934:	f7fe fc40 	bl	80051b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006938:	6839      	ldr	r1, [r7, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	9202      	str	r2, [sp, #8]
 8006940:	9301      	str	r3, [sp, #4]
 8006942:	2300      	movs	r3, #0
 8006944:	9300      	str	r3, [sp, #0]
 8006946:	2300      	movs	r3, #0
 8006948:	460a      	mov	r2, r1
 800694a:	4924      	ldr	r1, [pc, #144]	@ (80069dc <vTaskStartScheduler+0xc0>)
 800694c:	4824      	ldr	r0, [pc, #144]	@ (80069e0 <vTaskStartScheduler+0xc4>)
 800694e:	f7ff fe27 	bl	80065a0 <xTaskCreateStatic>
 8006952:	4603      	mov	r3, r0
 8006954:	4a23      	ldr	r2, [pc, #140]	@ (80069e4 <vTaskStartScheduler+0xc8>)
 8006956:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006958:	4b22      	ldr	r3, [pc, #136]	@ (80069e4 <vTaskStartScheduler+0xc8>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d002      	beq.n	8006966 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006960:	2301      	movs	r3, #1
 8006962:	617b      	str	r3, [r7, #20]
 8006964:	e001      	b.n	800696a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006966:	2300      	movs	r3, #0
 8006968:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d102      	bne.n	8006976 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006970:	f000 fee4 	bl	800773c <xTimerCreateTimerTask>
 8006974:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d11b      	bne.n	80069b4 <vTaskStartScheduler+0x98>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	613b      	str	r3, [r7, #16]
}
 800698e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006990:	4b15      	ldr	r3, [pc, #84]	@ (80069e8 <vTaskStartScheduler+0xcc>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3354      	adds	r3, #84	@ 0x54
 8006996:	4a15      	ldr	r2, [pc, #84]	@ (80069ec <vTaskStartScheduler+0xd0>)
 8006998:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800699a:	4b15      	ldr	r3, [pc, #84]	@ (80069f0 <vTaskStartScheduler+0xd4>)
 800699c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80069a2:	4b14      	ldr	r3, [pc, #80]	@ (80069f4 <vTaskStartScheduler+0xd8>)
 80069a4:	2201      	movs	r2, #1
 80069a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80069a8:	4b13      	ldr	r3, [pc, #76]	@ (80069f8 <vTaskStartScheduler+0xdc>)
 80069aa:	2200      	movs	r2, #0
 80069ac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80069ae:	f001 facf 	bl	8007f50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80069b2:	e00f      	b.n	80069d4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069ba:	d10b      	bne.n	80069d4 <vTaskStartScheduler+0xb8>
	__asm volatile
 80069bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c0:	f383 8811 	msr	BASEPRI, r3
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	f3bf 8f4f 	dsb	sy
 80069cc:	60fb      	str	r3, [r7, #12]
}
 80069ce:	bf00      	nop
 80069d0:	bf00      	nop
 80069d2:	e7fd      	b.n	80069d0 <vTaskStartScheduler+0xb4>
}
 80069d4:	bf00      	nop
 80069d6:	3718      	adds	r7, #24
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	0800cf90 	.word	0x0800cf90
 80069e0:	08007171 	.word	0x08007171
 80069e4:	20007448 	.word	0x20007448
 80069e8:	20006f50 	.word	0x20006f50
 80069ec:	20000410 	.word	0x20000410
 80069f0:	20007444 	.word	0x20007444
 80069f4:	20007430 	.word	0x20007430
 80069f8:	20007428 	.word	0x20007428

080069fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80069fc:	b480      	push	{r7}
 80069fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006a00:	4b04      	ldr	r3, [pc, #16]	@ (8006a14 <vTaskSuspendAll+0x18>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	3301      	adds	r3, #1
 8006a06:	4a03      	ldr	r2, [pc, #12]	@ (8006a14 <vTaskSuspendAll+0x18>)
 8006a08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a0a:	bf00      	nop
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr
 8006a14:	2000744c 	.word	0x2000744c

08006a18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006a22:	2300      	movs	r3, #0
 8006a24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006a26:	4b42      	ldr	r3, [pc, #264]	@ (8006b30 <xTaskResumeAll+0x118>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10b      	bne.n	8006a46 <xTaskResumeAll+0x2e>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	603b      	str	r3, [r7, #0]
}
 8006a40:	bf00      	nop
 8006a42:	bf00      	nop
 8006a44:	e7fd      	b.n	8006a42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006a46:	f001 fb27 	bl	8008098 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006a4a:	4b39      	ldr	r3, [pc, #228]	@ (8006b30 <xTaskResumeAll+0x118>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	4a37      	ldr	r2, [pc, #220]	@ (8006b30 <xTaskResumeAll+0x118>)
 8006a52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a54:	4b36      	ldr	r3, [pc, #216]	@ (8006b30 <xTaskResumeAll+0x118>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d162      	bne.n	8006b22 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a5c:	4b35      	ldr	r3, [pc, #212]	@ (8006b34 <xTaskResumeAll+0x11c>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d05e      	beq.n	8006b22 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a64:	e02f      	b.n	8006ac6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a66:	4b34      	ldr	r3, [pc, #208]	@ (8006b38 <xTaskResumeAll+0x120>)
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	3318      	adds	r3, #24
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7fe fe54 	bl	8005720 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7fe fe4f 	bl	8005720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a86:	4b2d      	ldr	r3, [pc, #180]	@ (8006b3c <xTaskResumeAll+0x124>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d903      	bls.n	8006a96 <xTaskResumeAll+0x7e>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a92:	4a2a      	ldr	r2, [pc, #168]	@ (8006b3c <xTaskResumeAll+0x124>)
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4a27      	ldr	r2, [pc, #156]	@ (8006b40 <xTaskResumeAll+0x128>)
 8006aa4:	441a      	add	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4610      	mov	r0, r2
 8006aae:	f7fe fdda 	bl	8005666 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab6:	4b23      	ldr	r3, [pc, #140]	@ (8006b44 <xTaskResumeAll+0x12c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d302      	bcc.n	8006ac6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006ac0:	4b21      	ldr	r3, [pc, #132]	@ (8006b48 <xTaskResumeAll+0x130>)
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8006b38 <xTaskResumeAll+0x120>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1cb      	bne.n	8006a66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ad4:	f000 fc08 	bl	80072e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8006b4c <xTaskResumeAll+0x134>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d010      	beq.n	8006b06 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ae4:	f000 f846 	bl	8006b74 <xTaskIncrementTick>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006aee:	4b16      	ldr	r3, [pc, #88]	@ (8006b48 <xTaskResumeAll+0x130>)
 8006af0:	2201      	movs	r2, #1
 8006af2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1f1      	bne.n	8006ae4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006b00:	4b12      	ldr	r3, [pc, #72]	@ (8006b4c <xTaskResumeAll+0x134>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b06:	4b10      	ldr	r3, [pc, #64]	@ (8006b48 <xTaskResumeAll+0x130>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d009      	beq.n	8006b22 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b12:	4b0f      	ldr	r3, [pc, #60]	@ (8006b50 <xTaskResumeAll+0x138>)
 8006b14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	f3bf 8f4f 	dsb	sy
 8006b1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b22:	f001 faeb 	bl	80080fc <vPortExitCritical>

	return xAlreadyYielded;
 8006b26:	68bb      	ldr	r3, [r7, #8]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	2000744c 	.word	0x2000744c
 8006b34:	20007424 	.word	0x20007424
 8006b38:	200073e4 	.word	0x200073e4
 8006b3c:	2000742c 	.word	0x2000742c
 8006b40:	20006f54 	.word	0x20006f54
 8006b44:	20006f50 	.word	0x20006f50
 8006b48:	20007438 	.word	0x20007438
 8006b4c:	20007434 	.word	0x20007434
 8006b50:	e000ed04 	.word	0xe000ed04

08006b54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006b5a:	4b05      	ldr	r3, [pc, #20]	@ (8006b70 <xTaskGetTickCount+0x1c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006b60:	687b      	ldr	r3, [r7, #4]
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	20007428 	.word	0x20007428

08006b74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b7e:	4b4f      	ldr	r3, [pc, #316]	@ (8006cbc <xTaskIncrementTick+0x148>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f040 8090 	bne.w	8006ca8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b88:	4b4d      	ldr	r3, [pc, #308]	@ (8006cc0 <xTaskIncrementTick+0x14c>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b90:	4a4b      	ldr	r2, [pc, #300]	@ (8006cc0 <xTaskIncrementTick+0x14c>)
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d121      	bne.n	8006be0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b9c:	4b49      	ldr	r3, [pc, #292]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00b      	beq.n	8006bbe <xTaskIncrementTick+0x4a>
	__asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	603b      	str	r3, [r7, #0]
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	e7fd      	b.n	8006bba <xTaskIncrementTick+0x46>
 8006bbe:	4b41      	ldr	r3, [pc, #260]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	4b40      	ldr	r3, [pc, #256]	@ (8006cc8 <xTaskIncrementTick+0x154>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006bca:	6013      	str	r3, [r2, #0]
 8006bcc:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc8 <xTaskIncrementTick+0x154>)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6013      	str	r3, [r2, #0]
 8006bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8006ccc <xTaskIncrementTick+0x158>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	4a3c      	ldr	r2, [pc, #240]	@ (8006ccc <xTaskIncrementTick+0x158>)
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	f000 fb84 	bl	80072e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006be0:	4b3b      	ldr	r3, [pc, #236]	@ (8006cd0 <xTaskIncrementTick+0x15c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d349      	bcc.n	8006c7e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bea:	4b36      	ldr	r3, [pc, #216]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d104      	bne.n	8006bfe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bf4:	4b36      	ldr	r3, [pc, #216]	@ (8006cd0 <xTaskIncrementTick+0x15c>)
 8006bf6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006bfa:	601a      	str	r2, [r3, #0]
					break;
 8006bfc:	e03f      	b.n	8006c7e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bfe:	4b31      	ldr	r3, [pc, #196]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d203      	bcs.n	8006c1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006c16:	4a2e      	ldr	r2, [pc, #184]	@ (8006cd0 <xTaskIncrementTick+0x15c>)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006c1c:	e02f      	b.n	8006c7e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	3304      	adds	r3, #4
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7fe fd7c 	bl	8005720 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d004      	beq.n	8006c3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	3318      	adds	r3, #24
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7fe fd73 	bl	8005720 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c3e:	4b25      	ldr	r3, [pc, #148]	@ (8006cd4 <xTaskIncrementTick+0x160>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d903      	bls.n	8006c4e <xTaskIncrementTick+0xda>
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4a:	4a22      	ldr	r2, [pc, #136]	@ (8006cd4 <xTaskIncrementTick+0x160>)
 8006c4c:	6013      	str	r3, [r2, #0]
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c52:	4613      	mov	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd8 <xTaskIncrementTick+0x164>)
 8006c5c:	441a      	add	r2, r3
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	3304      	adds	r3, #4
 8006c62:	4619      	mov	r1, r3
 8006c64:	4610      	mov	r0, r2
 8006c66:	f7fe fcfe 	bl	8005666 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006cdc <xTaskIncrementTick+0x168>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d3b8      	bcc.n	8006bea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c7c:	e7b5      	b.n	8006bea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c7e:	4b17      	ldr	r3, [pc, #92]	@ (8006cdc <xTaskIncrementTick+0x168>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c84:	4914      	ldr	r1, [pc, #80]	@ (8006cd8 <xTaskIncrementTick+0x164>)
 8006c86:	4613      	mov	r3, r2
 8006c88:	009b      	lsls	r3, r3, #2
 8006c8a:	4413      	add	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	440b      	add	r3, r1
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d901      	bls.n	8006c9a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006c96:	2301      	movs	r3, #1
 8006c98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c9a:	4b11      	ldr	r3, [pc, #68]	@ (8006ce0 <xTaskIncrementTick+0x16c>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d007      	beq.n	8006cb2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	617b      	str	r3, [r7, #20]
 8006ca6:	e004      	b.n	8006cb2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8006ce4 <xTaskIncrementTick+0x170>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3301      	adds	r3, #1
 8006cae:	4a0d      	ldr	r2, [pc, #52]	@ (8006ce4 <xTaskIncrementTick+0x170>)
 8006cb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006cb2:	697b      	ldr	r3, [r7, #20]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	2000744c 	.word	0x2000744c
 8006cc0:	20007428 	.word	0x20007428
 8006cc4:	200073dc 	.word	0x200073dc
 8006cc8:	200073e0 	.word	0x200073e0
 8006ccc:	2000743c 	.word	0x2000743c
 8006cd0:	20007444 	.word	0x20007444
 8006cd4:	2000742c 	.word	0x2000742c
 8006cd8:	20006f54 	.word	0x20006f54
 8006cdc:	20006f50 	.word	0x20006f50
 8006ce0:	20007438 	.word	0x20007438
 8006ce4:	20007434 	.word	0x20007434

08006ce8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006cee:	4b2b      	ldr	r3, [pc, #172]	@ (8006d9c <vTaskSwitchContext+0xb4>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8006da0 <vTaskSwitchContext+0xb8>)
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006cfc:	e047      	b.n	8006d8e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006cfe:	4b28      	ldr	r3, [pc, #160]	@ (8006da0 <vTaskSwitchContext+0xb8>)
 8006d00:	2200      	movs	r2, #0
 8006d02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d04:	4b27      	ldr	r3, [pc, #156]	@ (8006da4 <vTaskSwitchContext+0xbc>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	60fb      	str	r3, [r7, #12]
 8006d0a:	e011      	b.n	8006d30 <vTaskSwitchContext+0x48>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10b      	bne.n	8006d2a <vTaskSwitchContext+0x42>
	__asm volatile
 8006d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	607b      	str	r3, [r7, #4]
}
 8006d24:	bf00      	nop
 8006d26:	bf00      	nop
 8006d28:	e7fd      	b.n	8006d26 <vTaskSwitchContext+0x3e>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	60fb      	str	r3, [r7, #12]
 8006d30:	491d      	ldr	r1, [pc, #116]	@ (8006da8 <vTaskSwitchContext+0xc0>)
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	4613      	mov	r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	440b      	add	r3, r1
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d0e3      	beq.n	8006d0c <vTaskSwitchContext+0x24>
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4a16      	ldr	r2, [pc, #88]	@ (8006da8 <vTaskSwitchContext+0xc0>)
 8006d50:	4413      	add	r3, r2
 8006d52:	60bb      	str	r3, [r7, #8]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	605a      	str	r2, [r3, #4]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	685a      	ldr	r2, [r3, #4]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	3308      	adds	r3, #8
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d104      	bne.n	8006d74 <vTaskSwitchContext+0x8c>
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	605a      	str	r2, [r3, #4]
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8006dac <vTaskSwitchContext+0xc4>)
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	4a09      	ldr	r2, [pc, #36]	@ (8006da4 <vTaskSwitchContext+0xbc>)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d84:	4b09      	ldr	r3, [pc, #36]	@ (8006dac <vTaskSwitchContext+0xc4>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3354      	adds	r3, #84	@ 0x54
 8006d8a:	4a09      	ldr	r2, [pc, #36]	@ (8006db0 <vTaskSwitchContext+0xc8>)
 8006d8c:	6013      	str	r3, [r2, #0]
}
 8006d8e:	bf00      	nop
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	2000744c 	.word	0x2000744c
 8006da0:	20007438 	.word	0x20007438
 8006da4:	2000742c 	.word	0x2000742c
 8006da8:	20006f54 	.word	0x20006f54
 8006dac:	20006f50 	.word	0x20006f50
 8006db0:	20000410 	.word	0x20000410

08006db4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10b      	bne.n	8006ddc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	60fb      	str	r3, [r7, #12]
}
 8006dd6:	bf00      	nop
 8006dd8:	bf00      	nop
 8006dda:	e7fd      	b.n	8006dd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ddc:	4b07      	ldr	r3, [pc, #28]	@ (8006dfc <vTaskPlaceOnEventList+0x48>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	3318      	adds	r3, #24
 8006de2:	4619      	mov	r1, r3
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f7fe fc62 	bl	80056ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006dea:	2101      	movs	r1, #1
 8006dec:	6838      	ldr	r0, [r7, #0]
 8006dee:	f000 fc51 	bl	8007694 <prvAddCurrentTaskToDelayedList>
}
 8006df2:	bf00      	nop
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	20006f50 	.word	0x20006f50

08006e00 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b086      	sub	sp, #24
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10b      	bne.n	8006e2a <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8006e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	617b      	str	r3, [r7, #20]
}
 8006e24:	bf00      	nop
 8006e26:	bf00      	nop
 8006e28:	e7fd      	b.n	8006e26 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8006e2a:	4b12      	ldr	r3, [pc, #72]	@ (8006e74 <vTaskPlaceOnUnorderedEventList+0x74>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10b      	bne.n	8006e4a <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8006e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	613b      	str	r3, [r7, #16]
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	e7fd      	b.n	8006e46 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006e78 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8006e54:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e56:	4b08      	ldr	r3, [pc, #32]	@ (8006e78 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3318      	adds	r3, #24
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f7fe fc01 	bl	8005666 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e64:	2101      	movs	r1, #1
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fc14 	bl	8007694 <prvAddCurrentTaskToDelayedList>
}
 8006e6c:	bf00      	nop
 8006e6e:	3718      	adds	r7, #24
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	2000744c 	.word	0x2000744c
 8006e78:	20006f50 	.word	0x20006f50

08006e7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10b      	bne.n	8006ea6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e92:	f383 8811 	msr	BASEPRI, r3
 8006e96:	f3bf 8f6f 	isb	sy
 8006e9a:	f3bf 8f4f 	dsb	sy
 8006e9e:	617b      	str	r3, [r7, #20]
}
 8006ea0:	bf00      	nop
 8006ea2:	bf00      	nop
 8006ea4:	e7fd      	b.n	8006ea2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed0 <vTaskPlaceOnEventListRestricted+0x54>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3318      	adds	r3, #24
 8006eac:	4619      	mov	r1, r3
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f7fe fbd9 	bl	8005666 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006eba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006ebe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006ec0:	6879      	ldr	r1, [r7, #4]
 8006ec2:	68b8      	ldr	r0, [r7, #8]
 8006ec4:	f000 fbe6 	bl	8007694 <prvAddCurrentTaskToDelayedList>
	}
 8006ec8:	bf00      	nop
 8006eca:	3718      	adds	r7, #24
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	20006f50 	.word	0x20006f50

08006ed4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10b      	bne.n	8006f02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eee:	f383 8811 	msr	BASEPRI, r3
 8006ef2:	f3bf 8f6f 	isb	sy
 8006ef6:	f3bf 8f4f 	dsb	sy
 8006efa:	60fb      	str	r3, [r7, #12]
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	e7fd      	b.n	8006efe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	3318      	adds	r3, #24
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fe fc0a 	bl	8005720 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8006f84 <xTaskRemoveFromEventList+0xb0>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11d      	bne.n	8006f50 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	3304      	adds	r3, #4
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7fe fc01 	bl	8005720 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f22:	4b19      	ldr	r3, [pc, #100]	@ (8006f88 <xTaskRemoveFromEventList+0xb4>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d903      	bls.n	8006f32 <xTaskRemoveFromEventList+0x5e>
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2e:	4a16      	ldr	r2, [pc, #88]	@ (8006f88 <xTaskRemoveFromEventList+0xb4>)
 8006f30:	6013      	str	r3, [r2, #0]
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f36:	4613      	mov	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	4a13      	ldr	r2, [pc, #76]	@ (8006f8c <xTaskRemoveFromEventList+0xb8>)
 8006f40:	441a      	add	r2, r3
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	3304      	adds	r3, #4
 8006f46:	4619      	mov	r1, r3
 8006f48:	4610      	mov	r0, r2
 8006f4a:	f7fe fb8c 	bl	8005666 <vListInsertEnd>
 8006f4e:	e005      	b.n	8006f5c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	3318      	adds	r3, #24
 8006f54:	4619      	mov	r1, r3
 8006f56:	480e      	ldr	r0, [pc, #56]	@ (8006f90 <xTaskRemoveFromEventList+0xbc>)
 8006f58:	f7fe fb85 	bl	8005666 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f60:	4b0c      	ldr	r3, [pc, #48]	@ (8006f94 <xTaskRemoveFromEventList+0xc0>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d905      	bls.n	8006f76 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <xTaskRemoveFromEventList+0xc4>)
 8006f70:	2201      	movs	r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	e001      	b.n	8006f7a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006f76:	2300      	movs	r3, #0
 8006f78:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006f7a:	697b      	ldr	r3, [r7, #20]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	2000744c 	.word	0x2000744c
 8006f88:	2000742c 	.word	0x2000742c
 8006f8c:	20006f54 	.word	0x20006f54
 8006f90:	200073e4 	.word	0x200073e4
 8006f94:	20006f50 	.word	0x20006f50
 8006f98:	20007438 	.word	0x20007438

08006f9c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8007050 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10b      	bne.n	8006fc6 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8006fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb2:	f383 8811 	msr	BASEPRI, r3
 8006fb6:	f3bf 8f6f 	isb	sy
 8006fba:	f3bf 8f4f 	dsb	sy
 8006fbe:	613b      	str	r3, [r7, #16]
}
 8006fc0:	bf00      	nop
 8006fc2:	bf00      	nop
 8006fc4:	e7fd      	b.n	8006fc2 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d10b      	bne.n	8006ff4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8006fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe0:	f383 8811 	msr	BASEPRI, r3
 8006fe4:	f3bf 8f6f 	isb	sy
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	60fb      	str	r3, [r7, #12]
}
 8006fee:	bf00      	nop
 8006ff0:	bf00      	nop
 8006ff2:	e7fd      	b.n	8006ff0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f7fe fb93 	bl	8005720 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7fe fb8e 	bl	8005720 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007008:	4b12      	ldr	r3, [pc, #72]	@ (8007054 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	429a      	cmp	r2, r3
 800700e:	d903      	bls.n	8007018 <vTaskRemoveFromUnorderedEventList+0x7c>
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007014:	4a0f      	ldr	r2, [pc, #60]	@ (8007054 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007016:	6013      	str	r3, [r2, #0]
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701c:	4613      	mov	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4a0c      	ldr	r2, [pc, #48]	@ (8007058 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007026:	441a      	add	r2, r3
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	3304      	adds	r3, #4
 800702c:	4619      	mov	r1, r3
 800702e:	4610      	mov	r0, r2
 8007030:	f7fe fb19 	bl	8005666 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007038:	4b08      	ldr	r3, [pc, #32]	@ (800705c <vTaskRemoveFromUnorderedEventList+0xc0>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703e:	429a      	cmp	r2, r3
 8007040:	d902      	bls.n	8007048 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8007042:	4b07      	ldr	r3, [pc, #28]	@ (8007060 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8007044:	2201      	movs	r2, #1
 8007046:	601a      	str	r2, [r3, #0]
	}
}
 8007048:	bf00      	nop
 800704a:	3718      	adds	r7, #24
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	2000744c 	.word	0x2000744c
 8007054:	2000742c 	.word	0x2000742c
 8007058:	20006f54 	.word	0x20006f54
 800705c:	20006f50 	.word	0x20006f50
 8007060:	20007438 	.word	0x20007438

08007064 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800706c:	4b06      	ldr	r3, [pc, #24]	@ (8007088 <vTaskInternalSetTimeOutState+0x24>)
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007074:	4b05      	ldr	r3, [pc, #20]	@ (800708c <vTaskInternalSetTimeOutState+0x28>)
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	605a      	str	r2, [r3, #4]
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr
 8007088:	2000743c 	.word	0x2000743c
 800708c:	20007428 	.word	0x20007428

08007090 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b088      	sub	sp, #32
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10b      	bne.n	80070b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80070a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	613b      	str	r3, [r7, #16]
}
 80070b2:	bf00      	nop
 80070b4:	bf00      	nop
 80070b6:	e7fd      	b.n	80070b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	60fb      	str	r3, [r7, #12]
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	e7fd      	b.n	80070d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80070d6:	f000 ffdf 	bl	8008098 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80070da:	4b1d      	ldr	r3, [pc, #116]	@ (8007150 <xTaskCheckForTimeOut+0xc0>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	69ba      	ldr	r2, [r7, #24]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070f2:	d102      	bne.n	80070fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80070f4:	2300      	movs	r3, #0
 80070f6:	61fb      	str	r3, [r7, #28]
 80070f8:	e023      	b.n	8007142 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	4b15      	ldr	r3, [pc, #84]	@ (8007154 <xTaskCheckForTimeOut+0xc4>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	429a      	cmp	r2, r3
 8007104:	d007      	beq.n	8007116 <xTaskCheckForTimeOut+0x86>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	429a      	cmp	r2, r3
 800710e:	d302      	bcc.n	8007116 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007110:	2301      	movs	r3, #1
 8007112:	61fb      	str	r3, [r7, #28]
 8007114:	e015      	b.n	8007142 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	697a      	ldr	r2, [r7, #20]
 800711c:	429a      	cmp	r2, r3
 800711e:	d20b      	bcs.n	8007138 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	1ad2      	subs	r2, r2, r3
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f7ff ff99 	bl	8007064 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007132:	2300      	movs	r3, #0
 8007134:	61fb      	str	r3, [r7, #28]
 8007136:	e004      	b.n	8007142 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	2200      	movs	r2, #0
 800713c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800713e:	2301      	movs	r3, #1
 8007140:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007142:	f000 ffdb 	bl	80080fc <vPortExitCritical>

	return xReturn;
 8007146:	69fb      	ldr	r3, [r7, #28]
}
 8007148:	4618      	mov	r0, r3
 800714a:	3720      	adds	r7, #32
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	20007428 	.word	0x20007428
 8007154:	2000743c 	.word	0x2000743c

08007158 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007158:	b480      	push	{r7}
 800715a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800715c:	4b03      	ldr	r3, [pc, #12]	@ (800716c <vTaskMissedYield+0x14>)
 800715e:	2201      	movs	r2, #1
 8007160:	601a      	str	r2, [r3, #0]
}
 8007162:	bf00      	nop
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	20007438 	.word	0x20007438

08007170 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007178:	f000 f852 	bl	8007220 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800717c:	4b06      	ldr	r3, [pc, #24]	@ (8007198 <prvIdleTask+0x28>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2b01      	cmp	r3, #1
 8007182:	d9f9      	bls.n	8007178 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007184:	4b05      	ldr	r3, [pc, #20]	@ (800719c <prvIdleTask+0x2c>)
 8007186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007194:	e7f0      	b.n	8007178 <prvIdleTask+0x8>
 8007196:	bf00      	nop
 8007198:	20006f54 	.word	0x20006f54
 800719c:	e000ed04 	.word	0xe000ed04

080071a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071a6:	2300      	movs	r3, #0
 80071a8:	607b      	str	r3, [r7, #4]
 80071aa:	e00c      	b.n	80071c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	4613      	mov	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4413      	add	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4a12      	ldr	r2, [pc, #72]	@ (8007200 <prvInitialiseTaskLists+0x60>)
 80071b8:	4413      	add	r3, r2
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7fe fa26 	bl	800560c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3301      	adds	r3, #1
 80071c4:	607b      	str	r3, [r7, #4]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b37      	cmp	r3, #55	@ 0x37
 80071ca:	d9ef      	bls.n	80071ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80071cc:	480d      	ldr	r0, [pc, #52]	@ (8007204 <prvInitialiseTaskLists+0x64>)
 80071ce:	f7fe fa1d 	bl	800560c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80071d2:	480d      	ldr	r0, [pc, #52]	@ (8007208 <prvInitialiseTaskLists+0x68>)
 80071d4:	f7fe fa1a 	bl	800560c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80071d8:	480c      	ldr	r0, [pc, #48]	@ (800720c <prvInitialiseTaskLists+0x6c>)
 80071da:	f7fe fa17 	bl	800560c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80071de:	480c      	ldr	r0, [pc, #48]	@ (8007210 <prvInitialiseTaskLists+0x70>)
 80071e0:	f7fe fa14 	bl	800560c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80071e4:	480b      	ldr	r0, [pc, #44]	@ (8007214 <prvInitialiseTaskLists+0x74>)
 80071e6:	f7fe fa11 	bl	800560c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80071ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007218 <prvInitialiseTaskLists+0x78>)
 80071ec:	4a05      	ldr	r2, [pc, #20]	@ (8007204 <prvInitialiseTaskLists+0x64>)
 80071ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80071f0:	4b0a      	ldr	r3, [pc, #40]	@ (800721c <prvInitialiseTaskLists+0x7c>)
 80071f2:	4a05      	ldr	r2, [pc, #20]	@ (8007208 <prvInitialiseTaskLists+0x68>)
 80071f4:	601a      	str	r2, [r3, #0]
}
 80071f6:	bf00      	nop
 80071f8:	3708      	adds	r7, #8
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	20006f54 	.word	0x20006f54
 8007204:	200073b4 	.word	0x200073b4
 8007208:	200073c8 	.word	0x200073c8
 800720c:	200073e4 	.word	0x200073e4
 8007210:	200073f8 	.word	0x200073f8
 8007214:	20007410 	.word	0x20007410
 8007218:	200073dc 	.word	0x200073dc
 800721c:	200073e0 	.word	0x200073e0

08007220 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007226:	e019      	b.n	800725c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007228:	f000 ff36 	bl	8008098 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800722c:	4b10      	ldr	r3, [pc, #64]	@ (8007270 <prvCheckTasksWaitingTermination+0x50>)
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	3304      	adds	r3, #4
 8007238:	4618      	mov	r0, r3
 800723a:	f7fe fa71 	bl	8005720 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800723e:	4b0d      	ldr	r3, [pc, #52]	@ (8007274 <prvCheckTasksWaitingTermination+0x54>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	3b01      	subs	r3, #1
 8007244:	4a0b      	ldr	r2, [pc, #44]	@ (8007274 <prvCheckTasksWaitingTermination+0x54>)
 8007246:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007248:	4b0b      	ldr	r3, [pc, #44]	@ (8007278 <prvCheckTasksWaitingTermination+0x58>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	3b01      	subs	r3, #1
 800724e:	4a0a      	ldr	r2, [pc, #40]	@ (8007278 <prvCheckTasksWaitingTermination+0x58>)
 8007250:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007252:	f000 ff53 	bl	80080fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f810 	bl	800727c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800725c:	4b06      	ldr	r3, [pc, #24]	@ (8007278 <prvCheckTasksWaitingTermination+0x58>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1e1      	bne.n	8007228 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007264:	bf00      	nop
 8007266:	bf00      	nop
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	200073f8 	.word	0x200073f8
 8007274:	20007424 	.word	0x20007424
 8007278:	2000740c 	.word	0x2000740c

0800727c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	3354      	adds	r3, #84	@ 0x54
 8007288:	4618      	mov	r0, r3
 800728a:	f004 fae7 	bl	800b85c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007294:	2b00      	cmp	r3, #0
 8007296:	d108      	bne.n	80072aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729c:	4618      	mov	r0, r3
 800729e:	f001 f8eb 	bl	8008478 <vPortFree>
				vPortFree( pxTCB );
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f001 f8e8 	bl	8008478 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072a8:	e019      	b.n	80072de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d103      	bne.n	80072bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f001 f8df 	bl	8008478 <vPortFree>
	}
 80072ba:	e010      	b.n	80072de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d00b      	beq.n	80072de <prvDeleteTCB+0x62>
	__asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	60fb      	str	r3, [r7, #12]
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	e7fd      	b.n	80072da <prvDeleteTCB+0x5e>
	}
 80072de:	bf00      	nop
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
	...

080072e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007320 <prvResetNextTaskUnblockTime+0x38>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d104      	bne.n	8007302 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80072f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007324 <prvResetNextTaskUnblockTime+0x3c>)
 80072fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007300:	e008      	b.n	8007314 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007302:	4b07      	ldr	r3, [pc, #28]	@ (8007320 <prvResetNextTaskUnblockTime+0x38>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	4a04      	ldr	r2, [pc, #16]	@ (8007324 <prvResetNextTaskUnblockTime+0x3c>)
 8007312:	6013      	str	r3, [r2, #0]
}
 8007314:	bf00      	nop
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr
 8007320:	200073dc 	.word	0x200073dc
 8007324:	20007444 	.word	0x20007444

08007328 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800732e:	4b05      	ldr	r3, [pc, #20]	@ (8007344 <xTaskGetCurrentTaskHandle+0x1c>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007334:	687b      	ldr	r3, [r7, #4]
	}
 8007336:	4618      	mov	r0, r3
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	20006f50 	.word	0x20006f50

08007348 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800734e:	4b0b      	ldr	r3, [pc, #44]	@ (800737c <xTaskGetSchedulerState+0x34>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d102      	bne.n	800735c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007356:	2301      	movs	r3, #1
 8007358:	607b      	str	r3, [r7, #4]
 800735a:	e008      	b.n	800736e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800735c:	4b08      	ldr	r3, [pc, #32]	@ (8007380 <xTaskGetSchedulerState+0x38>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d102      	bne.n	800736a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007364:	2302      	movs	r3, #2
 8007366:	607b      	str	r3, [r7, #4]
 8007368:	e001      	b.n	800736e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800736a:	2300      	movs	r3, #0
 800736c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800736e:	687b      	ldr	r3, [r7, #4]
	}
 8007370:	4618      	mov	r0, r3
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	20007430 	.word	0x20007430
 8007380:	2000744c 	.word	0x2000744c

08007384 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007390:	2300      	movs	r3, #0
 8007392:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d051      	beq.n	800743e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800739e:	4b2a      	ldr	r3, [pc, #168]	@ (8007448 <xTaskPriorityInherit+0xc4>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d241      	bcs.n	800742c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	699b      	ldr	r3, [r3, #24]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	db06      	blt.n	80073be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073b0:	4b25      	ldr	r3, [pc, #148]	@ (8007448 <xTaskPriorityInherit+0xc4>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	6959      	ldr	r1, [r3, #20]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c6:	4613      	mov	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	4413      	add	r3, r2
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	4a1f      	ldr	r2, [pc, #124]	@ (800744c <xTaskPriorityInherit+0xc8>)
 80073d0:	4413      	add	r3, r2
 80073d2:	4299      	cmp	r1, r3
 80073d4:	d122      	bne.n	800741c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	3304      	adds	r3, #4
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fe f9a0 	bl	8005720 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80073e0:	4b19      	ldr	r3, [pc, #100]	@ (8007448 <xTaskPriorityInherit+0xc4>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ee:	4b18      	ldr	r3, [pc, #96]	@ (8007450 <xTaskPriorityInherit+0xcc>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d903      	bls.n	80073fe <xTaskPriorityInherit+0x7a>
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fa:	4a15      	ldr	r2, [pc, #84]	@ (8007450 <xTaskPriorityInherit+0xcc>)
 80073fc:	6013      	str	r3, [r2, #0]
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007402:	4613      	mov	r3, r2
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4413      	add	r3, r2
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	4a10      	ldr	r2, [pc, #64]	@ (800744c <xTaskPriorityInherit+0xc8>)
 800740c:	441a      	add	r2, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	3304      	adds	r3, #4
 8007412:	4619      	mov	r1, r3
 8007414:	4610      	mov	r0, r2
 8007416:	f7fe f926 	bl	8005666 <vListInsertEnd>
 800741a:	e004      	b.n	8007426 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800741c:	4b0a      	ldr	r3, [pc, #40]	@ (8007448 <xTaskPriorityInherit+0xc4>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007426:	2301      	movs	r3, #1
 8007428:	60fb      	str	r3, [r7, #12]
 800742a:	e008      	b.n	800743e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007430:	4b05      	ldr	r3, [pc, #20]	@ (8007448 <xTaskPriorityInherit+0xc4>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007436:	429a      	cmp	r2, r3
 8007438:	d201      	bcs.n	800743e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800743a:	2301      	movs	r3, #1
 800743c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800743e:	68fb      	ldr	r3, [r7, #12]
	}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}
 8007448:	20006f50 	.word	0x20006f50
 800744c:	20006f54 	.word	0x20006f54
 8007450:	2000742c 	.word	0x2000742c

08007454 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007460:	2300      	movs	r3, #0
 8007462:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d058      	beq.n	800751c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800746a:	4b2f      	ldr	r3, [pc, #188]	@ (8007528 <xTaskPriorityDisinherit+0xd4>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	693a      	ldr	r2, [r7, #16]
 8007470:	429a      	cmp	r2, r3
 8007472:	d00b      	beq.n	800748c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	60fb      	str	r3, [r7, #12]
}
 8007486:	bf00      	nop
 8007488:	bf00      	nop
 800748a:	e7fd      	b.n	8007488 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10b      	bne.n	80074ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007498:	f383 8811 	msr	BASEPRI, r3
 800749c:	f3bf 8f6f 	isb	sy
 80074a0:	f3bf 8f4f 	dsb	sy
 80074a4:	60bb      	str	r3, [r7, #8]
}
 80074a6:	bf00      	nop
 80074a8:	bf00      	nop
 80074aa:	e7fd      	b.n	80074a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074b0:	1e5a      	subs	r2, r3, #1
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074be:	429a      	cmp	r2, r3
 80074c0:	d02c      	beq.n	800751c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d128      	bne.n	800751c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	3304      	adds	r3, #4
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7fe f926 	bl	8005720 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ec:	4b0f      	ldr	r3, [pc, #60]	@ (800752c <xTaskPriorityDisinherit+0xd8>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d903      	bls.n	80074fc <xTaskPriorityDisinherit+0xa8>
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f8:	4a0c      	ldr	r2, [pc, #48]	@ (800752c <xTaskPriorityDisinherit+0xd8>)
 80074fa:	6013      	str	r3, [r2, #0]
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007500:	4613      	mov	r3, r2
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	4413      	add	r3, r2
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	4a09      	ldr	r2, [pc, #36]	@ (8007530 <xTaskPriorityDisinherit+0xdc>)
 800750a:	441a      	add	r2, r3
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	3304      	adds	r3, #4
 8007510:	4619      	mov	r1, r3
 8007512:	4610      	mov	r0, r2
 8007514:	f7fe f8a7 	bl	8005666 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007518:	2301      	movs	r3, #1
 800751a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800751c:	697b      	ldr	r3, [r7, #20]
	}
 800751e:	4618      	mov	r0, r3
 8007520:	3718      	adds	r7, #24
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	20006f50 	.word	0x20006f50
 800752c:	2000742c 	.word	0x2000742c
 8007530:	20006f54 	.word	0x20006f54

08007534 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007534:	b580      	push	{r7, lr}
 8007536:	b088      	sub	sp, #32
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007542:	2301      	movs	r3, #1
 8007544:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d06c      	beq.n	8007626 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10b      	bne.n	800756c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007558:	f383 8811 	msr	BASEPRI, r3
 800755c:	f3bf 8f6f 	isb	sy
 8007560:	f3bf 8f4f 	dsb	sy
 8007564:	60fb      	str	r3, [r7, #12]
}
 8007566:	bf00      	nop
 8007568:	bf00      	nop
 800756a:	e7fd      	b.n	8007568 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007570:	683a      	ldr	r2, [r7, #0]
 8007572:	429a      	cmp	r2, r3
 8007574:	d902      	bls.n	800757c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	61fb      	str	r3, [r7, #28]
 800757a:	e002      	b.n	8007582 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007580:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007586:	69fa      	ldr	r2, [r7, #28]
 8007588:	429a      	cmp	r2, r3
 800758a:	d04c      	beq.n	8007626 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	429a      	cmp	r2, r3
 8007594:	d147      	bne.n	8007626 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007596:	4b26      	ldr	r3, [pc, #152]	@ (8007630 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	429a      	cmp	r2, r3
 800759e:	d10b      	bne.n	80075b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80075a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a4:	f383 8811 	msr	BASEPRI, r3
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	f3bf 8f4f 	dsb	sy
 80075b0:	60bb      	str	r3, [r7, #8]
}
 80075b2:	bf00      	nop
 80075b4:	bf00      	nop
 80075b6:	e7fd      	b.n	80075b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	69fa      	ldr	r2, [r7, #28]
 80075c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	db04      	blt.n	80075d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	6959      	ldr	r1, [r3, #20]
 80075da:	693a      	ldr	r2, [r7, #16]
 80075dc:	4613      	mov	r3, r2
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	4413      	add	r3, r2
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4a13      	ldr	r2, [pc, #76]	@ (8007634 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80075e6:	4413      	add	r3, r2
 80075e8:	4299      	cmp	r1, r3
 80075ea:	d11c      	bne.n	8007626 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	3304      	adds	r3, #4
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fe f895 	bl	8005720 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007638 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	429a      	cmp	r2, r3
 8007600:	d903      	bls.n	800760a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007606:	4a0c      	ldr	r2, [pc, #48]	@ (8007638 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800760e:	4613      	mov	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	4a07      	ldr	r2, [pc, #28]	@ (8007634 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007618:	441a      	add	r2, r3
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	3304      	adds	r3, #4
 800761e:	4619      	mov	r1, r3
 8007620:	4610      	mov	r0, r2
 8007622:	f7fe f820 	bl	8005666 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007626:	bf00      	nop
 8007628:	3720      	adds	r7, #32
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	20006f50 	.word	0x20006f50
 8007634:	20006f54 	.word	0x20006f54
 8007638:	2000742c 	.word	0x2000742c

0800763c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007642:	4b09      	ldr	r3, [pc, #36]	@ (8007668 <uxTaskResetEventItemValue+0x2c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800764a:	4b07      	ldr	r3, [pc, #28]	@ (8007668 <uxTaskResetEventItemValue+0x2c>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007650:	4b05      	ldr	r3, [pc, #20]	@ (8007668 <uxTaskResetEventItemValue+0x2c>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8007658:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800765a:	687b      	ldr	r3, [r7, #4]
}
 800765c:	4618      	mov	r0, r3
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr
 8007668:	20006f50 	.word	0x20006f50

0800766c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800766c:	b480      	push	{r7}
 800766e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007670:	4b07      	ldr	r3, [pc, #28]	@ (8007690 <pvTaskIncrementMutexHeldCount+0x24>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d004      	beq.n	8007682 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007678:	4b05      	ldr	r3, [pc, #20]	@ (8007690 <pvTaskIncrementMutexHeldCount+0x24>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800767e:	3201      	adds	r2, #1
 8007680:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007682:	4b03      	ldr	r3, [pc, #12]	@ (8007690 <pvTaskIncrementMutexHeldCount+0x24>)
 8007684:	681b      	ldr	r3, [r3, #0]
	}
 8007686:	4618      	mov	r0, r3
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	20006f50 	.word	0x20006f50

08007694 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800769e:	4b21      	ldr	r3, [pc, #132]	@ (8007724 <prvAddCurrentTaskToDelayedList+0x90>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076a4:	4b20      	ldr	r3, [pc, #128]	@ (8007728 <prvAddCurrentTaskToDelayedList+0x94>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3304      	adds	r3, #4
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7fe f838 	bl	8005720 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076b6:	d10a      	bne.n	80076ce <prvAddCurrentTaskToDelayedList+0x3a>
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d007      	beq.n	80076ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076be:	4b1a      	ldr	r3, [pc, #104]	@ (8007728 <prvAddCurrentTaskToDelayedList+0x94>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	3304      	adds	r3, #4
 80076c4:	4619      	mov	r1, r3
 80076c6:	4819      	ldr	r0, [pc, #100]	@ (800772c <prvAddCurrentTaskToDelayedList+0x98>)
 80076c8:	f7fd ffcd 	bl	8005666 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80076cc:	e026      	b.n	800771c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4413      	add	r3, r2
 80076d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076d6:	4b14      	ldr	r3, [pc, #80]	@ (8007728 <prvAddCurrentTaskToDelayedList+0x94>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d209      	bcs.n	80076fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076e6:	4b12      	ldr	r3, [pc, #72]	@ (8007730 <prvAddCurrentTaskToDelayedList+0x9c>)
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007728 <prvAddCurrentTaskToDelayedList+0x94>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3304      	adds	r3, #4
 80076f0:	4619      	mov	r1, r3
 80076f2:	4610      	mov	r0, r2
 80076f4:	f7fd ffdb 	bl	80056ae <vListInsert>
}
 80076f8:	e010      	b.n	800771c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007734 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007728 <prvAddCurrentTaskToDelayedList+0x94>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	3304      	adds	r3, #4
 8007704:	4619      	mov	r1, r3
 8007706:	4610      	mov	r0, r2
 8007708:	f7fd ffd1 	bl	80056ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800770c:	4b0a      	ldr	r3, [pc, #40]	@ (8007738 <prvAddCurrentTaskToDelayedList+0xa4>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68ba      	ldr	r2, [r7, #8]
 8007712:	429a      	cmp	r2, r3
 8007714:	d202      	bcs.n	800771c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007716:	4a08      	ldr	r2, [pc, #32]	@ (8007738 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	6013      	str	r3, [r2, #0]
}
 800771c:	bf00      	nop
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	20007428 	.word	0x20007428
 8007728:	20006f50 	.word	0x20006f50
 800772c:	20007410 	.word	0x20007410
 8007730:	200073e0 	.word	0x200073e0
 8007734:	200073dc 	.word	0x200073dc
 8007738:	20007444 	.word	0x20007444

0800773c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b08a      	sub	sp, #40	@ 0x28
 8007740:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007742:	2300      	movs	r3, #0
 8007744:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007746:	f000 fb13 	bl	8007d70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800774a:	4b1d      	ldr	r3, [pc, #116]	@ (80077c0 <xTimerCreateTimerTask+0x84>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d021      	beq.n	8007796 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007752:	2300      	movs	r3, #0
 8007754:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007756:	2300      	movs	r3, #0
 8007758:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800775a:	1d3a      	adds	r2, r7, #4
 800775c:	f107 0108 	add.w	r1, r7, #8
 8007760:	f107 030c 	add.w	r3, r7, #12
 8007764:	4618      	mov	r0, r3
 8007766:	f7fd fd41 	bl	80051ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800776a:	6879      	ldr	r1, [r7, #4]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	9202      	str	r2, [sp, #8]
 8007772:	9301      	str	r3, [sp, #4]
 8007774:	2302      	movs	r3, #2
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	2300      	movs	r3, #0
 800777a:	460a      	mov	r2, r1
 800777c:	4911      	ldr	r1, [pc, #68]	@ (80077c4 <xTimerCreateTimerTask+0x88>)
 800777e:	4812      	ldr	r0, [pc, #72]	@ (80077c8 <xTimerCreateTimerTask+0x8c>)
 8007780:	f7fe ff0e 	bl	80065a0 <xTaskCreateStatic>
 8007784:	4603      	mov	r3, r0
 8007786:	4a11      	ldr	r2, [pc, #68]	@ (80077cc <xTimerCreateTimerTask+0x90>)
 8007788:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800778a:	4b10      	ldr	r3, [pc, #64]	@ (80077cc <xTimerCreateTimerTask+0x90>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d001      	beq.n	8007796 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007792:	2301      	movs	r3, #1
 8007794:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10b      	bne.n	80077b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800779c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a0:	f383 8811 	msr	BASEPRI, r3
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	613b      	str	r3, [r7, #16]
}
 80077ae:	bf00      	nop
 80077b0:	bf00      	nop
 80077b2:	e7fd      	b.n	80077b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80077b4:	697b      	ldr	r3, [r7, #20]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3718      	adds	r7, #24
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	20007480 	.word	0x20007480
 80077c4:	0800cf98 	.word	0x0800cf98
 80077c8:	08007909 	.word	0x08007909
 80077cc:	20007484 	.word	0x20007484

080077d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b08a      	sub	sp, #40	@ 0x28
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]
 80077dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077de:	2300      	movs	r3, #0
 80077e0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10b      	bne.n	8007800 <xTimerGenericCommand+0x30>
	__asm volatile
 80077e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ec:	f383 8811 	msr	BASEPRI, r3
 80077f0:	f3bf 8f6f 	isb	sy
 80077f4:	f3bf 8f4f 	dsb	sy
 80077f8:	623b      	str	r3, [r7, #32]
}
 80077fa:	bf00      	nop
 80077fc:	bf00      	nop
 80077fe:	e7fd      	b.n	80077fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007800:	4b19      	ldr	r3, [pc, #100]	@ (8007868 <xTimerGenericCommand+0x98>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d02a      	beq.n	800785e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2b05      	cmp	r3, #5
 8007818:	dc18      	bgt.n	800784c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800781a:	f7ff fd95 	bl	8007348 <xTaskGetSchedulerState>
 800781e:	4603      	mov	r3, r0
 8007820:	2b02      	cmp	r3, #2
 8007822:	d109      	bne.n	8007838 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007824:	4b10      	ldr	r3, [pc, #64]	@ (8007868 <xTimerGenericCommand+0x98>)
 8007826:	6818      	ldr	r0, [r3, #0]
 8007828:	f107 0110 	add.w	r1, r7, #16
 800782c:	2300      	movs	r3, #0
 800782e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007830:	f7fe f99e 	bl	8005b70 <xQueueGenericSend>
 8007834:	6278      	str	r0, [r7, #36]	@ 0x24
 8007836:	e012      	b.n	800785e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007838:	4b0b      	ldr	r3, [pc, #44]	@ (8007868 <xTimerGenericCommand+0x98>)
 800783a:	6818      	ldr	r0, [r3, #0]
 800783c:	f107 0110 	add.w	r1, r7, #16
 8007840:	2300      	movs	r3, #0
 8007842:	2200      	movs	r2, #0
 8007844:	f7fe f994 	bl	8005b70 <xQueueGenericSend>
 8007848:	6278      	str	r0, [r7, #36]	@ 0x24
 800784a:	e008      	b.n	800785e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800784c:	4b06      	ldr	r3, [pc, #24]	@ (8007868 <xTimerGenericCommand+0x98>)
 800784e:	6818      	ldr	r0, [r3, #0]
 8007850:	f107 0110 	add.w	r1, r7, #16
 8007854:	2300      	movs	r3, #0
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	f7fe fa8c 	bl	8005d74 <xQueueGenericSendFromISR>
 800785c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007860:	4618      	mov	r0, r3
 8007862:	3728      	adds	r7, #40	@ 0x28
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	20007480 	.word	0x20007480

0800786c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b088      	sub	sp, #32
 8007870:	af02      	add	r7, sp, #8
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007876:	4b23      	ldr	r3, [pc, #140]	@ (8007904 <prvProcessExpiredTimer+0x98>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	3304      	adds	r3, #4
 8007884:	4618      	mov	r0, r3
 8007886:	f7fd ff4b 	bl	8005720 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007890:	f003 0304 	and.w	r3, r3, #4
 8007894:	2b00      	cmp	r3, #0
 8007896:	d023      	beq.n	80078e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	699a      	ldr	r2, [r3, #24]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	18d1      	adds	r1, r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	6978      	ldr	r0, [r7, #20]
 80078a6:	f000 f8d5 	bl	8007a54 <prvInsertTimerInActiveList>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d020      	beq.n	80078f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078b0:	2300      	movs	r3, #0
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	2300      	movs	r3, #0
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	2100      	movs	r1, #0
 80078ba:	6978      	ldr	r0, [r7, #20]
 80078bc:	f7ff ff88 	bl	80077d0 <xTimerGenericCommand>
 80078c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d114      	bne.n	80078f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80078c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078cc:	f383 8811 	msr	BASEPRI, r3
 80078d0:	f3bf 8f6f 	isb	sy
 80078d4:	f3bf 8f4f 	dsb	sy
 80078d8:	60fb      	str	r3, [r7, #12]
}
 80078da:	bf00      	nop
 80078dc:	bf00      	nop
 80078de:	e7fd      	b.n	80078dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078e6:	f023 0301 	bic.w	r3, r3, #1
 80078ea:	b2da      	uxtb	r2, r3
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	6978      	ldr	r0, [r7, #20]
 80078f8:	4798      	blx	r3
}
 80078fa:	bf00      	nop
 80078fc:	3718      	adds	r7, #24
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20007478 	.word	0x20007478

08007908 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007910:	f107 0308 	add.w	r3, r7, #8
 8007914:	4618      	mov	r0, r3
 8007916:	f000 f859 	bl	80079cc <prvGetNextExpireTime>
 800791a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	4619      	mov	r1, r3
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 f805 	bl	8007930 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007926:	f000 f8d7 	bl	8007ad8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800792a:	bf00      	nop
 800792c:	e7f0      	b.n	8007910 <prvTimerTask+0x8>
	...

08007930 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800793a:	f7ff f85f 	bl	80069fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800793e:	f107 0308 	add.w	r3, r7, #8
 8007942:	4618      	mov	r0, r3
 8007944:	f000 f866 	bl	8007a14 <prvSampleTimeNow>
 8007948:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d130      	bne.n	80079b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10a      	bne.n	800796c <prvProcessTimerOrBlockTask+0x3c>
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	429a      	cmp	r2, r3
 800795c:	d806      	bhi.n	800796c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800795e:	f7ff f85b 	bl	8006a18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007962:	68f9      	ldr	r1, [r7, #12]
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff ff81 	bl	800786c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800796a:	e024      	b.n	80079b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d008      	beq.n	8007984 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007972:	4b13      	ldr	r3, [pc, #76]	@ (80079c0 <prvProcessTimerOrBlockTask+0x90>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <prvProcessTimerOrBlockTask+0x50>
 800797c:	2301      	movs	r3, #1
 800797e:	e000      	b.n	8007982 <prvProcessTimerOrBlockTask+0x52>
 8007980:	2300      	movs	r3, #0
 8007982:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007984:	4b0f      	ldr	r3, [pc, #60]	@ (80079c4 <prvProcessTimerOrBlockTask+0x94>)
 8007986:	6818      	ldr	r0, [r3, #0]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	4619      	mov	r1, r3
 8007992:	f7fe fdd1 	bl	8006538 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007996:	f7ff f83f 	bl	8006a18 <xTaskResumeAll>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10a      	bne.n	80079b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80079a0:	4b09      	ldr	r3, [pc, #36]	@ (80079c8 <prvProcessTimerOrBlockTask+0x98>)
 80079a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	f3bf 8f6f 	isb	sy
}
 80079b0:	e001      	b.n	80079b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80079b2:	f7ff f831 	bl	8006a18 <xTaskResumeAll>
}
 80079b6:	bf00      	nop
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	2000747c 	.word	0x2000747c
 80079c4:	20007480 	.word	0x20007480
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007a10 <prvGetNextExpireTime+0x44>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <prvGetNextExpireTime+0x16>
 80079de:	2201      	movs	r2, #1
 80079e0:	e000      	b.n	80079e4 <prvGetNextExpireTime+0x18>
 80079e2:	2200      	movs	r2, #0
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d105      	bne.n	80079fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079f0:	4b07      	ldr	r3, [pc, #28]	@ (8007a10 <prvGetNextExpireTime+0x44>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60fb      	str	r3, [r7, #12]
 80079fa:	e001      	b.n	8007a00 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079fc:	2300      	movs	r3, #0
 80079fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007a00:	68fb      	ldr	r3, [r7, #12]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3714      	adds	r7, #20
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	20007478 	.word	0x20007478

08007a14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007a1c:	f7ff f89a 	bl	8006b54 <xTaskGetTickCount>
 8007a20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007a22:	4b0b      	ldr	r3, [pc, #44]	@ (8007a50 <prvSampleTimeNow+0x3c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d205      	bcs.n	8007a38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a2c:	f000 f93a 	bl	8007ca4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	601a      	str	r2, [r3, #0]
 8007a36:	e002      	b.n	8007a3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a3e:	4a04      	ldr	r2, [pc, #16]	@ (8007a50 <prvSampleTimeNow+0x3c>)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a44:	68fb      	ldr	r3, [r7, #12]
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3710      	adds	r7, #16
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	20007488 	.word	0x20007488

08007a54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b086      	sub	sp, #24
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a62:	2300      	movs	r3, #0
 8007a64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	68ba      	ldr	r2, [r7, #8]
 8007a6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a72:	68ba      	ldr	r2, [r7, #8]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d812      	bhi.n	8007aa0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	1ad2      	subs	r2, r2, r3
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d302      	bcc.n	8007a8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	e01b      	b.n	8007ac6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a8e:	4b10      	ldr	r3, [pc, #64]	@ (8007ad0 <prvInsertTimerInActiveList+0x7c>)
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3304      	adds	r3, #4
 8007a96:	4619      	mov	r1, r3
 8007a98:	4610      	mov	r0, r2
 8007a9a:	f7fd fe08 	bl	80056ae <vListInsert>
 8007a9e:	e012      	b.n	8007ac6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d206      	bcs.n	8007ab6 <prvInsertTimerInActiveList+0x62>
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d302      	bcc.n	8007ab6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	617b      	str	r3, [r7, #20]
 8007ab4:	e007      	b.n	8007ac6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ab6:	4b07      	ldr	r3, [pc, #28]	@ (8007ad4 <prvInsertTimerInActiveList+0x80>)
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	3304      	adds	r3, #4
 8007abe:	4619      	mov	r1, r3
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	f7fd fdf4 	bl	80056ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007ac6:	697b      	ldr	r3, [r7, #20]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3718      	adds	r7, #24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	2000747c 	.word	0x2000747c
 8007ad4:	20007478 	.word	0x20007478

08007ad8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b08e      	sub	sp, #56	@ 0x38
 8007adc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ade:	e0ce      	b.n	8007c7e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	da19      	bge.n	8007b1a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ae6:	1d3b      	adds	r3, r7, #4
 8007ae8:	3304      	adds	r3, #4
 8007aea:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d10b      	bne.n	8007b0a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af6:	f383 8811 	msr	BASEPRI, r3
 8007afa:	f3bf 8f6f 	isb	sy
 8007afe:	f3bf 8f4f 	dsb	sy
 8007b02:	61fb      	str	r3, [r7, #28]
}
 8007b04:	bf00      	nop
 8007b06:	bf00      	nop
 8007b08:	e7fd      	b.n	8007b06 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b10:	6850      	ldr	r0, [r2, #4]
 8007b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b14:	6892      	ldr	r2, [r2, #8]
 8007b16:	4611      	mov	r1, r2
 8007b18:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f2c0 80ae 	blt.w	8007c7e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d004      	beq.n	8007b38 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	3304      	adds	r3, #4
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7fd fdf4 	bl	8005720 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b38:	463b      	mov	r3, r7
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7ff ff6a 	bl	8007a14 <prvSampleTimeNow>
 8007b40:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2b09      	cmp	r3, #9
 8007b46:	f200 8097 	bhi.w	8007c78 <prvProcessReceivedCommands+0x1a0>
 8007b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b50 <prvProcessReceivedCommands+0x78>)
 8007b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b50:	08007b79 	.word	0x08007b79
 8007b54:	08007b79 	.word	0x08007b79
 8007b58:	08007b79 	.word	0x08007b79
 8007b5c:	08007bef 	.word	0x08007bef
 8007b60:	08007c03 	.word	0x08007c03
 8007b64:	08007c4f 	.word	0x08007c4f
 8007b68:	08007b79 	.word	0x08007b79
 8007b6c:	08007b79 	.word	0x08007b79
 8007b70:	08007bef 	.word	0x08007bef
 8007b74:	08007c03 	.word	0x08007c03
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b7e:	f043 0301 	orr.w	r3, r3, #1
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b8a:	68ba      	ldr	r2, [r7, #8]
 8007b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8e:	699b      	ldr	r3, [r3, #24]
 8007b90:	18d1      	adds	r1, r2, r3
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b98:	f7ff ff5c 	bl	8007a54 <prvInsertTimerInActiveList>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d06c      	beq.n	8007c7c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba4:	6a1b      	ldr	r3, [r3, #32]
 8007ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ba8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bb0:	f003 0304 	and.w	r3, r3, #4
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d061      	beq.n	8007c7c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	441a      	add	r2, r3
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	2100      	movs	r1, #0
 8007bc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bca:	f7ff fe01 	bl	80077d0 <xTimerGenericCommand>
 8007bce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007bd0:	6a3b      	ldr	r3, [r7, #32]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d152      	bne.n	8007c7c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bda:	f383 8811 	msr	BASEPRI, r3
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	61bb      	str	r3, [r7, #24]
}
 8007be8:	bf00      	nop
 8007bea:	bf00      	nop
 8007bec:	e7fd      	b.n	8007bea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bf4:	f023 0301 	bic.w	r3, r3, #1
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bfc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007c00:	e03d      	b.n	8007c7e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c08:	f043 0301 	orr.w	r3, r3, #1
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c14:	68ba      	ldr	r2, [r7, #8]
 8007c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c18:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d10b      	bne.n	8007c3a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c26:	f383 8811 	msr	BASEPRI, r3
 8007c2a:	f3bf 8f6f 	isb	sy
 8007c2e:	f3bf 8f4f 	dsb	sy
 8007c32:	617b      	str	r3, [r7, #20]
}
 8007c34:	bf00      	nop
 8007c36:	bf00      	nop
 8007c38:	e7fd      	b.n	8007c36 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3c:	699a      	ldr	r2, [r3, #24]
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c40:	18d1      	adds	r1, r2, r3
 8007c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c48:	f7ff ff04 	bl	8007a54 <prvInsertTimerInActiveList>
					break;
 8007c4c:	e017      	b.n	8007c7e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d103      	bne.n	8007c64 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007c5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c5e:	f000 fc0b 	bl	8008478 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007c62:	e00c      	b.n	8007c7e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c6a:	f023 0301 	bic.w	r3, r3, #1
 8007c6e:	b2da      	uxtb	r2, r3
 8007c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007c76:	e002      	b.n	8007c7e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007c78:	bf00      	nop
 8007c7a:	e000      	b.n	8007c7e <prvProcessReceivedCommands+0x1a6>
					break;
 8007c7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c7e:	4b08      	ldr	r3, [pc, #32]	@ (8007ca0 <prvProcessReceivedCommands+0x1c8>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	1d39      	adds	r1, r7, #4
 8007c84:	2200      	movs	r2, #0
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7fe f912 	bl	8005eb0 <xQueueReceive>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f47f af26 	bne.w	8007ae0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop
 8007c98:	3730      	adds	r7, #48	@ 0x30
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	20007480 	.word	0x20007480

08007ca4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b088      	sub	sp, #32
 8007ca8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007caa:	e049      	b.n	8007d40 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007cac:	4b2e      	ldr	r3, [pc, #184]	@ (8007d68 <prvSwitchTimerLists+0xc4>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8007d68 <prvSwitchTimerLists+0xc4>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f7fd fd2b 	bl	8005720 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cd8:	f003 0304 	and.w	r3, r3, #4
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d02f      	beq.n	8007d40 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	699b      	ldr	r3, [r3, #24]
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d90e      	bls.n	8007d10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8007d68 <prvSwitchTimerLists+0xc4>)
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3304      	adds	r3, #4
 8007d06:	4619      	mov	r1, r3
 8007d08:	4610      	mov	r0, r2
 8007d0a:	f7fd fcd0 	bl	80056ae <vListInsert>
 8007d0e:	e017      	b.n	8007d40 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d10:	2300      	movs	r3, #0
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	2300      	movs	r3, #0
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	2100      	movs	r1, #0
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f7ff fd58 	bl	80077d0 <xTimerGenericCommand>
 8007d20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10b      	bne.n	8007d40 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2c:	f383 8811 	msr	BASEPRI, r3
 8007d30:	f3bf 8f6f 	isb	sy
 8007d34:	f3bf 8f4f 	dsb	sy
 8007d38:	603b      	str	r3, [r7, #0]
}
 8007d3a:	bf00      	nop
 8007d3c:	bf00      	nop
 8007d3e:	e7fd      	b.n	8007d3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d40:	4b09      	ldr	r3, [pc, #36]	@ (8007d68 <prvSwitchTimerLists+0xc4>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1b0      	bne.n	8007cac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007d4a:	4b07      	ldr	r3, [pc, #28]	@ (8007d68 <prvSwitchTimerLists+0xc4>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007d50:	4b06      	ldr	r3, [pc, #24]	@ (8007d6c <prvSwitchTimerLists+0xc8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a04      	ldr	r2, [pc, #16]	@ (8007d68 <prvSwitchTimerLists+0xc4>)
 8007d56:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007d58:	4a04      	ldr	r2, [pc, #16]	@ (8007d6c <prvSwitchTimerLists+0xc8>)
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	6013      	str	r3, [r2, #0]
}
 8007d5e:	bf00      	nop
 8007d60:	3718      	adds	r7, #24
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20007478 	.word	0x20007478
 8007d6c:	2000747c 	.word	0x2000747c

08007d70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007d76:	f000 f98f 	bl	8008098 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007d7a:	4b15      	ldr	r3, [pc, #84]	@ (8007dd0 <prvCheckForValidListAndQueue+0x60>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d120      	bne.n	8007dc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d82:	4814      	ldr	r0, [pc, #80]	@ (8007dd4 <prvCheckForValidListAndQueue+0x64>)
 8007d84:	f7fd fc42 	bl	800560c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d88:	4813      	ldr	r0, [pc, #76]	@ (8007dd8 <prvCheckForValidListAndQueue+0x68>)
 8007d8a:	f7fd fc3f 	bl	800560c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d8e:	4b13      	ldr	r3, [pc, #76]	@ (8007ddc <prvCheckForValidListAndQueue+0x6c>)
 8007d90:	4a10      	ldr	r2, [pc, #64]	@ (8007dd4 <prvCheckForValidListAndQueue+0x64>)
 8007d92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d94:	4b12      	ldr	r3, [pc, #72]	@ (8007de0 <prvCheckForValidListAndQueue+0x70>)
 8007d96:	4a10      	ldr	r2, [pc, #64]	@ (8007dd8 <prvCheckForValidListAndQueue+0x68>)
 8007d98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	4b11      	ldr	r3, [pc, #68]	@ (8007de4 <prvCheckForValidListAndQueue+0x74>)
 8007da0:	4a11      	ldr	r2, [pc, #68]	@ (8007de8 <prvCheckForValidListAndQueue+0x78>)
 8007da2:	2110      	movs	r1, #16
 8007da4:	200a      	movs	r0, #10
 8007da6:	f7fd fd4f 	bl	8005848 <xQueueGenericCreateStatic>
 8007daa:	4603      	mov	r3, r0
 8007dac:	4a08      	ldr	r2, [pc, #32]	@ (8007dd0 <prvCheckForValidListAndQueue+0x60>)
 8007dae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007db0:	4b07      	ldr	r3, [pc, #28]	@ (8007dd0 <prvCheckForValidListAndQueue+0x60>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d005      	beq.n	8007dc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007db8:	4b05      	ldr	r3, [pc, #20]	@ (8007dd0 <prvCheckForValidListAndQueue+0x60>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	490b      	ldr	r1, [pc, #44]	@ (8007dec <prvCheckForValidListAndQueue+0x7c>)
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f7fe fb90 	bl	80064e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007dc4:	f000 f99a 	bl	80080fc <vPortExitCritical>
}
 8007dc8:	bf00      	nop
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	20007480 	.word	0x20007480
 8007dd4:	20007450 	.word	0x20007450
 8007dd8:	20007464 	.word	0x20007464
 8007ddc:	20007478 	.word	0x20007478
 8007de0:	2000747c 	.word	0x2000747c
 8007de4:	2000752c 	.word	0x2000752c
 8007de8:	2000748c 	.word	0x2000748c
 8007dec:	0800cfa0 	.word	0x0800cfa0

08007df0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b08a      	sub	sp, #40	@ 0x28
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]
 8007dfc:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8007dfe:	f06f 0301 	mvn.w	r3, #1
 8007e02:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007e10:	4b06      	ldr	r3, [pc, #24]	@ (8007e2c <xTimerPendFunctionCallFromISR+0x3c>)
 8007e12:	6818      	ldr	r0, [r3, #0]
 8007e14:	f107 0114 	add.w	r1, r7, #20
 8007e18:	2300      	movs	r3, #0
 8007e1a:	683a      	ldr	r2, [r7, #0]
 8007e1c:	f7fd ffaa 	bl	8005d74 <xQueueGenericSendFromISR>
 8007e20:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8007e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3728      	adds	r7, #40	@ 0x28
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	20007480 	.word	0x20007480

08007e30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3b04      	subs	r3, #4
 8007e40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007e48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	3b04      	subs	r3, #4
 8007e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	f023 0201 	bic.w	r2, r3, #1
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3b04      	subs	r3, #4
 8007e5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e60:	4a0c      	ldr	r2, [pc, #48]	@ (8007e94 <pxPortInitialiseStack+0x64>)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	3b14      	subs	r3, #20
 8007e6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	3b04      	subs	r3, #4
 8007e76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f06f 0202 	mvn.w	r2, #2
 8007e7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3b20      	subs	r3, #32
 8007e84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e86:	68fb      	ldr	r3, [r7, #12]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr
 8007e94:	08007e99 	.word	0x08007e99

08007e98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ea2:	4b13      	ldr	r3, [pc, #76]	@ (8007ef0 <prvTaskExitError+0x58>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007eaa:	d00b      	beq.n	8007ec4 <prvTaskExitError+0x2c>
	__asm volatile
 8007eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	60fb      	str	r3, [r7, #12]
}
 8007ebe:	bf00      	nop
 8007ec0:	bf00      	nop
 8007ec2:	e7fd      	b.n	8007ec0 <prvTaskExitError+0x28>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	60bb      	str	r3, [r7, #8]
}
 8007ed6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ed8:	bf00      	nop
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d0fc      	beq.n	8007eda <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ee0:	bf00      	nop
 8007ee2:	bf00      	nop
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	2000000c 	.word	0x2000000c
	...

08007f00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f00:	4b07      	ldr	r3, [pc, #28]	@ (8007f20 <pxCurrentTCBConst2>)
 8007f02:	6819      	ldr	r1, [r3, #0]
 8007f04:	6808      	ldr	r0, [r1, #0]
 8007f06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f0a:	f380 8809 	msr	PSP, r0
 8007f0e:	f3bf 8f6f 	isb	sy
 8007f12:	f04f 0000 	mov.w	r0, #0
 8007f16:	f380 8811 	msr	BASEPRI, r0
 8007f1a:	4770      	bx	lr
 8007f1c:	f3af 8000 	nop.w

08007f20 <pxCurrentTCBConst2>:
 8007f20:	20006f50 	.word	0x20006f50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop

08007f28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f28:	4808      	ldr	r0, [pc, #32]	@ (8007f4c <prvPortStartFirstTask+0x24>)
 8007f2a:	6800      	ldr	r0, [r0, #0]
 8007f2c:	6800      	ldr	r0, [r0, #0]
 8007f2e:	f380 8808 	msr	MSP, r0
 8007f32:	f04f 0000 	mov.w	r0, #0
 8007f36:	f380 8814 	msr	CONTROL, r0
 8007f3a:	b662      	cpsie	i
 8007f3c:	b661      	cpsie	f
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	f3bf 8f6f 	isb	sy
 8007f46:	df00      	svc	0
 8007f48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f4a:	bf00      	nop
 8007f4c:	e000ed08 	.word	0xe000ed08

08007f50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b086      	sub	sp, #24
 8007f54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f56:	4b47      	ldr	r3, [pc, #284]	@ (8008074 <xPortStartScheduler+0x124>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a47      	ldr	r2, [pc, #284]	@ (8008078 <xPortStartScheduler+0x128>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d10b      	bne.n	8007f78 <xPortStartScheduler+0x28>
	__asm volatile
 8007f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f64:	f383 8811 	msr	BASEPRI, r3
 8007f68:	f3bf 8f6f 	isb	sy
 8007f6c:	f3bf 8f4f 	dsb	sy
 8007f70:	60fb      	str	r3, [r7, #12]
}
 8007f72:	bf00      	nop
 8007f74:	bf00      	nop
 8007f76:	e7fd      	b.n	8007f74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f78:	4b3e      	ldr	r3, [pc, #248]	@ (8008074 <xPortStartScheduler+0x124>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a3f      	ldr	r2, [pc, #252]	@ (800807c <xPortStartScheduler+0x12c>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d10b      	bne.n	8007f9a <xPortStartScheduler+0x4a>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	613b      	str	r3, [r7, #16]
}
 8007f94:	bf00      	nop
 8007f96:	bf00      	nop
 8007f98:	e7fd      	b.n	8007f96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f9a:	4b39      	ldr	r3, [pc, #228]	@ (8008080 <xPortStartScheduler+0x130>)
 8007f9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	22ff      	movs	r2, #255	@ 0xff
 8007faa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007fb4:	78fb      	ldrb	r3, [r7, #3]
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	4b31      	ldr	r3, [pc, #196]	@ (8008084 <xPortStartScheduler+0x134>)
 8007fc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007fc2:	4b31      	ldr	r3, [pc, #196]	@ (8008088 <xPortStartScheduler+0x138>)
 8007fc4:	2207      	movs	r2, #7
 8007fc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fc8:	e009      	b.n	8007fde <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007fca:	4b2f      	ldr	r3, [pc, #188]	@ (8008088 <xPortStartScheduler+0x138>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	4a2d      	ldr	r2, [pc, #180]	@ (8008088 <xPortStartScheduler+0x138>)
 8007fd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fd4:	78fb      	ldrb	r3, [r7, #3]
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	005b      	lsls	r3, r3, #1
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fde:	78fb      	ldrb	r3, [r7, #3]
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe6:	2b80      	cmp	r3, #128	@ 0x80
 8007fe8:	d0ef      	beq.n	8007fca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007fea:	4b27      	ldr	r3, [pc, #156]	@ (8008088 <xPortStartScheduler+0x138>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f1c3 0307 	rsb	r3, r3, #7
 8007ff2:	2b04      	cmp	r3, #4
 8007ff4:	d00b      	beq.n	800800e <xPortStartScheduler+0xbe>
	__asm volatile
 8007ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffa:	f383 8811 	msr	BASEPRI, r3
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f3bf 8f4f 	dsb	sy
 8008006:	60bb      	str	r3, [r7, #8]
}
 8008008:	bf00      	nop
 800800a:	bf00      	nop
 800800c:	e7fd      	b.n	800800a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800800e:	4b1e      	ldr	r3, [pc, #120]	@ (8008088 <xPortStartScheduler+0x138>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	021b      	lsls	r3, r3, #8
 8008014:	4a1c      	ldr	r2, [pc, #112]	@ (8008088 <xPortStartScheduler+0x138>)
 8008016:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008018:	4b1b      	ldr	r3, [pc, #108]	@ (8008088 <xPortStartScheduler+0x138>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008020:	4a19      	ldr	r2, [pc, #100]	@ (8008088 <xPortStartScheduler+0x138>)
 8008022:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	b2da      	uxtb	r2, r3
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800802c:	4b17      	ldr	r3, [pc, #92]	@ (800808c <xPortStartScheduler+0x13c>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a16      	ldr	r2, [pc, #88]	@ (800808c <xPortStartScheduler+0x13c>)
 8008032:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008036:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008038:	4b14      	ldr	r3, [pc, #80]	@ (800808c <xPortStartScheduler+0x13c>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a13      	ldr	r2, [pc, #76]	@ (800808c <xPortStartScheduler+0x13c>)
 800803e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008042:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008044:	f000 f8da 	bl	80081fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008048:	4b11      	ldr	r3, [pc, #68]	@ (8008090 <xPortStartScheduler+0x140>)
 800804a:	2200      	movs	r2, #0
 800804c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800804e:	f000 f8f9 	bl	8008244 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008052:	4b10      	ldr	r3, [pc, #64]	@ (8008094 <xPortStartScheduler+0x144>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a0f      	ldr	r2, [pc, #60]	@ (8008094 <xPortStartScheduler+0x144>)
 8008058:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800805c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800805e:	f7ff ff63 	bl	8007f28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008062:	f7fe fe41 	bl	8006ce8 <vTaskSwitchContext>
	prvTaskExitError();
 8008066:	f7ff ff17 	bl	8007e98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	e000ed00 	.word	0xe000ed00
 8008078:	410fc271 	.word	0x410fc271
 800807c:	410fc270 	.word	0x410fc270
 8008080:	e000e400 	.word	0xe000e400
 8008084:	2000757c 	.word	0x2000757c
 8008088:	20007580 	.word	0x20007580
 800808c:	e000ed20 	.word	0xe000ed20
 8008090:	2000000c 	.word	0x2000000c
 8008094:	e000ef34 	.word	0xe000ef34

08008098 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
	__asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	607b      	str	r3, [r7, #4]
}
 80080b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080b2:	4b10      	ldr	r3, [pc, #64]	@ (80080f4 <vPortEnterCritical+0x5c>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	3301      	adds	r3, #1
 80080b8:	4a0e      	ldr	r2, [pc, #56]	@ (80080f4 <vPortEnterCritical+0x5c>)
 80080ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80080bc:	4b0d      	ldr	r3, [pc, #52]	@ (80080f4 <vPortEnterCritical+0x5c>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d110      	bne.n	80080e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80080c4:	4b0c      	ldr	r3, [pc, #48]	@ (80080f8 <vPortEnterCritical+0x60>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00b      	beq.n	80080e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	603b      	str	r3, [r7, #0]
}
 80080e0:	bf00      	nop
 80080e2:	bf00      	nop
 80080e4:	e7fd      	b.n	80080e2 <vPortEnterCritical+0x4a>
	}
}
 80080e6:	bf00      	nop
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	2000000c 	.word	0x2000000c
 80080f8:	e000ed04 	.word	0xe000ed04

080080fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008102:	4b12      	ldr	r3, [pc, #72]	@ (800814c <vPortExitCritical+0x50>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10b      	bne.n	8008122 <vPortExitCritical+0x26>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	607b      	str	r3, [r7, #4]
}
 800811c:	bf00      	nop
 800811e:	bf00      	nop
 8008120:	e7fd      	b.n	800811e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008122:	4b0a      	ldr	r3, [pc, #40]	@ (800814c <vPortExitCritical+0x50>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	3b01      	subs	r3, #1
 8008128:	4a08      	ldr	r2, [pc, #32]	@ (800814c <vPortExitCritical+0x50>)
 800812a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800812c:	4b07      	ldr	r3, [pc, #28]	@ (800814c <vPortExitCritical+0x50>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d105      	bne.n	8008140 <vPortExitCritical+0x44>
 8008134:	2300      	movs	r3, #0
 8008136:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	f383 8811 	msr	BASEPRI, r3
}
 800813e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr
 800814c:	2000000c 	.word	0x2000000c

08008150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008150:	f3ef 8009 	mrs	r0, PSP
 8008154:	f3bf 8f6f 	isb	sy
 8008158:	4b15      	ldr	r3, [pc, #84]	@ (80081b0 <pxCurrentTCBConst>)
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	f01e 0f10 	tst.w	lr, #16
 8008160:	bf08      	it	eq
 8008162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800816a:	6010      	str	r0, [r2, #0]
 800816c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008170:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008174:	f380 8811 	msr	BASEPRI, r0
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f7fe fdb2 	bl	8006ce8 <vTaskSwitchContext>
 8008184:	f04f 0000 	mov.w	r0, #0
 8008188:	f380 8811 	msr	BASEPRI, r0
 800818c:	bc09      	pop	{r0, r3}
 800818e:	6819      	ldr	r1, [r3, #0]
 8008190:	6808      	ldr	r0, [r1, #0]
 8008192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008196:	f01e 0f10 	tst.w	lr, #16
 800819a:	bf08      	it	eq
 800819c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80081a0:	f380 8809 	msr	PSP, r0
 80081a4:	f3bf 8f6f 	isb	sy
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	f3af 8000 	nop.w

080081b0 <pxCurrentTCBConst>:
 80081b0:	20006f50 	.word	0x20006f50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80081b4:	bf00      	nop
 80081b6:	bf00      	nop

080081b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b082      	sub	sp, #8
 80081bc:	af00      	add	r7, sp, #0
	__asm volatile
 80081be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c2:	f383 8811 	msr	BASEPRI, r3
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	607b      	str	r3, [r7, #4]
}
 80081d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80081d2:	f7fe fccf 	bl	8006b74 <xTaskIncrementTick>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d003      	beq.n	80081e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081dc:	4b06      	ldr	r3, [pc, #24]	@ (80081f8 <xPortSysTickHandler+0x40>)
 80081de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081e2:	601a      	str	r2, [r3, #0]
 80081e4:	2300      	movs	r3, #0
 80081e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	f383 8811 	msr	BASEPRI, r3
}
 80081ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80081f0:	bf00      	nop
 80081f2:	3708      	adds	r7, #8
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	e000ed04 	.word	0xe000ed04

080081fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80081fc:	b480      	push	{r7}
 80081fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008200:	4b0b      	ldr	r3, [pc, #44]	@ (8008230 <vPortSetupTimerInterrupt+0x34>)
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008206:	4b0b      	ldr	r3, [pc, #44]	@ (8008234 <vPortSetupTimerInterrupt+0x38>)
 8008208:	2200      	movs	r2, #0
 800820a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800820c:	4b0a      	ldr	r3, [pc, #40]	@ (8008238 <vPortSetupTimerInterrupt+0x3c>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a0a      	ldr	r2, [pc, #40]	@ (800823c <vPortSetupTimerInterrupt+0x40>)
 8008212:	fba2 2303 	umull	r2, r3, r2, r3
 8008216:	099b      	lsrs	r3, r3, #6
 8008218:	4a09      	ldr	r2, [pc, #36]	@ (8008240 <vPortSetupTimerInterrupt+0x44>)
 800821a:	3b01      	subs	r3, #1
 800821c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800821e:	4b04      	ldr	r3, [pc, #16]	@ (8008230 <vPortSetupTimerInterrupt+0x34>)
 8008220:	2207      	movs	r2, #7
 8008222:	601a      	str	r2, [r3, #0]
}
 8008224:	bf00      	nop
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	e000e010 	.word	0xe000e010
 8008234:	e000e018 	.word	0xe000e018
 8008238:	20000000 	.word	0x20000000
 800823c:	10624dd3 	.word	0x10624dd3
 8008240:	e000e014 	.word	0xe000e014

08008244 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008244:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008254 <vPortEnableVFP+0x10>
 8008248:	6801      	ldr	r1, [r0, #0]
 800824a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800824e:	6001      	str	r1, [r0, #0]
 8008250:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008252:	bf00      	nop
 8008254:	e000ed88 	.word	0xe000ed88

08008258 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008258:	b480      	push	{r7}
 800825a:	b085      	sub	sp, #20
 800825c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800825e:	f3ef 8305 	mrs	r3, IPSR
 8008262:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2b0f      	cmp	r3, #15
 8008268:	d915      	bls.n	8008296 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800826a:	4a18      	ldr	r2, [pc, #96]	@ (80082cc <vPortValidateInterruptPriority+0x74>)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4413      	add	r3, r2
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008274:	4b16      	ldr	r3, [pc, #88]	@ (80082d0 <vPortValidateInterruptPriority+0x78>)
 8008276:	781b      	ldrb	r3, [r3, #0]
 8008278:	7afa      	ldrb	r2, [r7, #11]
 800827a:	429a      	cmp	r2, r3
 800827c:	d20b      	bcs.n	8008296 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	607b      	str	r3, [r7, #4]
}
 8008290:	bf00      	nop
 8008292:	bf00      	nop
 8008294:	e7fd      	b.n	8008292 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008296:	4b0f      	ldr	r3, [pc, #60]	@ (80082d4 <vPortValidateInterruptPriority+0x7c>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800829e:	4b0e      	ldr	r3, [pc, #56]	@ (80082d8 <vPortValidateInterruptPriority+0x80>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d90b      	bls.n	80082be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80082a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	603b      	str	r3, [r7, #0]
}
 80082b8:	bf00      	nop
 80082ba:	bf00      	nop
 80082bc:	e7fd      	b.n	80082ba <vPortValidateInterruptPriority+0x62>
	}
 80082be:	bf00      	nop
 80082c0:	3714      	adds	r7, #20
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr
 80082ca:	bf00      	nop
 80082cc:	e000e3f0 	.word	0xe000e3f0
 80082d0:	2000757c 	.word	0x2000757c
 80082d4:	e000ed0c 	.word	0xe000ed0c
 80082d8:	20007580 	.word	0x20007580

080082dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08a      	sub	sp, #40	@ 0x28
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80082e4:	2300      	movs	r3, #0
 80082e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80082e8:	f7fe fb88 	bl	80069fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80082ec:	4b5c      	ldr	r3, [pc, #368]	@ (8008460 <pvPortMalloc+0x184>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d101      	bne.n	80082f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80082f4:	f000 f924 	bl	8008540 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008464 <pvPortMalloc+0x188>)
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	4013      	ands	r3, r2
 8008300:	2b00      	cmp	r3, #0
 8008302:	f040 8095 	bne.w	8008430 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d01e      	beq.n	800834a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800830c:	2208      	movs	r2, #8
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	4413      	add	r3, r2
 8008312:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	2b00      	cmp	r3, #0
 800831c:	d015      	beq.n	800834a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f023 0307 	bic.w	r3, r3, #7
 8008324:	3308      	adds	r3, #8
 8008326:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f003 0307 	and.w	r3, r3, #7
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00b      	beq.n	800834a <pvPortMalloc+0x6e>
	__asm volatile
 8008332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008336:	f383 8811 	msr	BASEPRI, r3
 800833a:	f3bf 8f6f 	isb	sy
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	617b      	str	r3, [r7, #20]
}
 8008344:	bf00      	nop
 8008346:	bf00      	nop
 8008348:	e7fd      	b.n	8008346 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d06f      	beq.n	8008430 <pvPortMalloc+0x154>
 8008350:	4b45      	ldr	r3, [pc, #276]	@ (8008468 <pvPortMalloc+0x18c>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	429a      	cmp	r2, r3
 8008358:	d86a      	bhi.n	8008430 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800835a:	4b44      	ldr	r3, [pc, #272]	@ (800846c <pvPortMalloc+0x190>)
 800835c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800835e:	4b43      	ldr	r3, [pc, #268]	@ (800846c <pvPortMalloc+0x190>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008364:	e004      	b.n	8008370 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	429a      	cmp	r2, r3
 8008378:	d903      	bls.n	8008382 <pvPortMalloc+0xa6>
 800837a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1f1      	bne.n	8008366 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008382:	4b37      	ldr	r3, [pc, #220]	@ (8008460 <pvPortMalloc+0x184>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008388:	429a      	cmp	r2, r3
 800838a:	d051      	beq.n	8008430 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800838c:	6a3b      	ldr	r3, [r7, #32]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2208      	movs	r2, #8
 8008392:	4413      	add	r3, r2
 8008394:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	6a3b      	ldr	r3, [r7, #32]
 800839c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800839e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	1ad2      	subs	r2, r2, r3
 80083a6:	2308      	movs	r3, #8
 80083a8:	005b      	lsls	r3, r3, #1
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d920      	bls.n	80083f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80083ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4413      	add	r3, r2
 80083b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	f003 0307 	and.w	r3, r3, #7
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00b      	beq.n	80083d8 <pvPortMalloc+0xfc>
	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	613b      	str	r3, [r7, #16]
}
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	e7fd      	b.n	80083d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083da:	685a      	ldr	r2, [r3, #4]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	1ad2      	subs	r2, r2, r3
 80083e0:	69bb      	ldr	r3, [r7, #24]
 80083e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80083e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083ea:	69b8      	ldr	r0, [r7, #24]
 80083ec:	f000 f90a 	bl	8008604 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083f0:	4b1d      	ldr	r3, [pc, #116]	@ (8008468 <pvPortMalloc+0x18c>)
 80083f2:	681a      	ldr	r2, [r3, #0]
 80083f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	1ad3      	subs	r3, r2, r3
 80083fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008468 <pvPortMalloc+0x18c>)
 80083fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083fe:	4b1a      	ldr	r3, [pc, #104]	@ (8008468 <pvPortMalloc+0x18c>)
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	4b1b      	ldr	r3, [pc, #108]	@ (8008470 <pvPortMalloc+0x194>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d203      	bcs.n	8008412 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800840a:	4b17      	ldr	r3, [pc, #92]	@ (8008468 <pvPortMalloc+0x18c>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a18      	ldr	r2, [pc, #96]	@ (8008470 <pvPortMalloc+0x194>)
 8008410:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	685a      	ldr	r2, [r3, #4]
 8008416:	4b13      	ldr	r3, [pc, #76]	@ (8008464 <pvPortMalloc+0x188>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	431a      	orrs	r2, r3
 800841c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008426:	4b13      	ldr	r3, [pc, #76]	@ (8008474 <pvPortMalloc+0x198>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	3301      	adds	r3, #1
 800842c:	4a11      	ldr	r2, [pc, #68]	@ (8008474 <pvPortMalloc+0x198>)
 800842e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008430:	f7fe faf2 	bl	8006a18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	f003 0307 	and.w	r3, r3, #7
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00b      	beq.n	8008456 <pvPortMalloc+0x17a>
	__asm volatile
 800843e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008442:	f383 8811 	msr	BASEPRI, r3
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	f3bf 8f4f 	dsb	sy
 800844e:	60fb      	str	r3, [r7, #12]
}
 8008450:	bf00      	nop
 8008452:	bf00      	nop
 8008454:	e7fd      	b.n	8008452 <pvPortMalloc+0x176>
	return pvReturn;
 8008456:	69fb      	ldr	r3, [r7, #28]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3728      	adds	r7, #40	@ 0x28
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	2000b18c 	.word	0x2000b18c
 8008464:	2000b1a0 	.word	0x2000b1a0
 8008468:	2000b190 	.word	0x2000b190
 800846c:	2000b184 	.word	0x2000b184
 8008470:	2000b194 	.word	0x2000b194
 8008474:	2000b198 	.word	0x2000b198

08008478 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b086      	sub	sp, #24
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d04f      	beq.n	800852a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800848a:	2308      	movs	r3, #8
 800848c:	425b      	negs	r3, r3
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	4413      	add	r3, r2
 8008492:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	685a      	ldr	r2, [r3, #4]
 800849c:	4b25      	ldr	r3, [pc, #148]	@ (8008534 <vPortFree+0xbc>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4013      	ands	r3, r2
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10b      	bne.n	80084be <vPortFree+0x46>
	__asm volatile
 80084a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084aa:	f383 8811 	msr	BASEPRI, r3
 80084ae:	f3bf 8f6f 	isb	sy
 80084b2:	f3bf 8f4f 	dsb	sy
 80084b6:	60fb      	str	r3, [r7, #12]
}
 80084b8:	bf00      	nop
 80084ba:	bf00      	nop
 80084bc:	e7fd      	b.n	80084ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00b      	beq.n	80084de <vPortFree+0x66>
	__asm volatile
 80084c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ca:	f383 8811 	msr	BASEPRI, r3
 80084ce:	f3bf 8f6f 	isb	sy
 80084d2:	f3bf 8f4f 	dsb	sy
 80084d6:	60bb      	str	r3, [r7, #8]
}
 80084d8:	bf00      	nop
 80084da:	bf00      	nop
 80084dc:	e7fd      	b.n	80084da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	4b14      	ldr	r3, [pc, #80]	@ (8008534 <vPortFree+0xbc>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4013      	ands	r3, r2
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d01e      	beq.n	800852a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d11a      	bne.n	800852a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	4b0e      	ldr	r3, [pc, #56]	@ (8008534 <vPortFree+0xbc>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	43db      	mvns	r3, r3
 80084fe:	401a      	ands	r2, r3
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008504:	f7fe fa7a 	bl	80069fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	685a      	ldr	r2, [r3, #4]
 800850c:	4b0a      	ldr	r3, [pc, #40]	@ (8008538 <vPortFree+0xc0>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4413      	add	r3, r2
 8008512:	4a09      	ldr	r2, [pc, #36]	@ (8008538 <vPortFree+0xc0>)
 8008514:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008516:	6938      	ldr	r0, [r7, #16]
 8008518:	f000 f874 	bl	8008604 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800851c:	4b07      	ldr	r3, [pc, #28]	@ (800853c <vPortFree+0xc4>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3301      	adds	r3, #1
 8008522:	4a06      	ldr	r2, [pc, #24]	@ (800853c <vPortFree+0xc4>)
 8008524:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008526:	f7fe fa77 	bl	8006a18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800852a:	bf00      	nop
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	2000b1a0 	.word	0x2000b1a0
 8008538:	2000b190 	.word	0x2000b190
 800853c:	2000b19c 	.word	0x2000b19c

08008540 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008540:	b480      	push	{r7}
 8008542:	b085      	sub	sp, #20
 8008544:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008546:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800854a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800854c:	4b27      	ldr	r3, [pc, #156]	@ (80085ec <prvHeapInit+0xac>)
 800854e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f003 0307 	and.w	r3, r3, #7
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00c      	beq.n	8008574 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	3307      	adds	r3, #7
 800855e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f023 0307 	bic.w	r3, r3, #7
 8008566:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	1ad3      	subs	r3, r2, r3
 800856e:	4a1f      	ldr	r2, [pc, #124]	@ (80085ec <prvHeapInit+0xac>)
 8008570:	4413      	add	r3, r2
 8008572:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008578:	4a1d      	ldr	r2, [pc, #116]	@ (80085f0 <prvHeapInit+0xb0>)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800857e:	4b1c      	ldr	r3, [pc, #112]	@ (80085f0 <prvHeapInit+0xb0>)
 8008580:	2200      	movs	r2, #0
 8008582:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68ba      	ldr	r2, [r7, #8]
 8008588:	4413      	add	r3, r2
 800858a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800858c:	2208      	movs	r2, #8
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	1a9b      	subs	r3, r3, r2
 8008592:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f023 0307 	bic.w	r3, r3, #7
 800859a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	4a15      	ldr	r2, [pc, #84]	@ (80085f4 <prvHeapInit+0xb4>)
 80085a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80085a2:	4b14      	ldr	r3, [pc, #80]	@ (80085f4 <prvHeapInit+0xb4>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	2200      	movs	r2, #0
 80085a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80085aa:	4b12      	ldr	r3, [pc, #72]	@ (80085f4 <prvHeapInit+0xb4>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2200      	movs	r2, #0
 80085b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	1ad2      	subs	r2, r2, r3
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085c0:	4b0c      	ldr	r3, [pc, #48]	@ (80085f4 <prvHeapInit+0xb4>)
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	4a0a      	ldr	r2, [pc, #40]	@ (80085f8 <prvHeapInit+0xb8>)
 80085ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	4a09      	ldr	r2, [pc, #36]	@ (80085fc <prvHeapInit+0xbc>)
 80085d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085d8:	4b09      	ldr	r3, [pc, #36]	@ (8008600 <prvHeapInit+0xc0>)
 80085da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80085de:	601a      	str	r2, [r3, #0]
}
 80085e0:	bf00      	nop
 80085e2:	3714      	adds	r7, #20
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr
 80085ec:	20007584 	.word	0x20007584
 80085f0:	2000b184 	.word	0x2000b184
 80085f4:	2000b18c 	.word	0x2000b18c
 80085f8:	2000b194 	.word	0x2000b194
 80085fc:	2000b190 	.word	0x2000b190
 8008600:	2000b1a0 	.word	0x2000b1a0

08008604 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008604:	b480      	push	{r7}
 8008606:	b085      	sub	sp, #20
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800860c:	4b28      	ldr	r3, [pc, #160]	@ (80086b0 <prvInsertBlockIntoFreeList+0xac>)
 800860e:	60fb      	str	r3, [r7, #12]
 8008610:	e002      	b.n	8008618 <prvInsertBlockIntoFreeList+0x14>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	60fb      	str	r3, [r7, #12]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	429a      	cmp	r2, r3
 8008620:	d8f7      	bhi.n	8008612 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	68ba      	ldr	r2, [r7, #8]
 800862c:	4413      	add	r3, r2
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	429a      	cmp	r2, r3
 8008632:	d108      	bne.n	8008646 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	441a      	add	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	441a      	add	r2, r3
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	429a      	cmp	r2, r3
 8008658:	d118      	bne.n	800868c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	4b15      	ldr	r3, [pc, #84]	@ (80086b4 <prvInsertBlockIntoFreeList+0xb0>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	429a      	cmp	r2, r3
 8008664:	d00d      	beq.n	8008682 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685a      	ldr	r2, [r3, #4]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	441a      	add	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	601a      	str	r2, [r3, #0]
 8008680:	e008      	b.n	8008694 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008682:	4b0c      	ldr	r3, [pc, #48]	@ (80086b4 <prvInsertBlockIntoFreeList+0xb0>)
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	601a      	str	r2, [r3, #0]
 800868a:	e003      	b.n	8008694 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	429a      	cmp	r2, r3
 800869a:	d002      	beq.n	80086a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086a2:	bf00      	nop
 80086a4:	3714      	adds	r7, #20
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	2000b184 	.word	0x2000b184
 80086b4:	2000b18c 	.word	0x2000b18c

080086b8 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 80086bc:	4b10      	ldr	r3, [pc, #64]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086be:	2200      	movs	r2, #0
 80086c0:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 80086c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2122358088;
 80086c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086ca:	4a0e      	ldr	r2, [pc, #56]	@ (8008704 <MX_PDM2PCM_Init+0x4c>)
 80086cc:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 80086ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086d0:	2201      	movs	r2, #1
 80086d2:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 80086d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086d6:	2201      	movs	r2, #1
 80086d8:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 80086da:	4809      	ldr	r0, [pc, #36]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086dc:	f001 fd26 	bl	800a12c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 80086e0:	4b09      	ldr	r3, [pc, #36]	@ (8008708 <MX_PDM2PCM_Init+0x50>)
 80086e2:	2202      	movs	r2, #2
 80086e4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 80086e6:	4b08      	ldr	r3, [pc, #32]	@ (8008708 <MX_PDM2PCM_Init+0x50>)
 80086e8:	2210      	movs	r2, #16
 80086ea:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;
 80086ec:	4b06      	ldr	r3, [pc, #24]	@ (8008708 <MX_PDM2PCM_Init+0x50>)
 80086ee:	2218      	movs	r2, #24
 80086f0:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 80086f2:	4905      	ldr	r1, [pc, #20]	@ (8008708 <MX_PDM2PCM_Init+0x50>)
 80086f4:	4802      	ldr	r0, [pc, #8]	@ (8008700 <MX_PDM2PCM_Init+0x48>)
 80086f6:	f001 fde9 	bl	800a2cc <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 80086fa:	bf00      	nop
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	2000b1a4 	.word	0x2000b1a4
 8008704:	7e809d48 	.word	0x7e809d48
 8008708:	2000b1f0 	.word	0x2000b1f0

0800870c <D16_GENERIC>:
 800870c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	e9d2 6402 	ldrd	r6, r4, [r2, #8]
 8008714:	b089      	sub	sp, #36	@ 0x24
 8008716:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8008718:	6993      	ldr	r3, [r2, #24]
 800871a:	9406      	str	r4, [sp, #24]
 800871c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800871e:	9307      	str	r3, [sp, #28]
 8008720:	9402      	str	r4, [sp, #8]
 8008722:	e9d2 ab04 	ldrd	sl, fp, [r2, #16]
 8008726:	69d3      	ldr	r3, [r2, #28]
 8008728:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800872a:	9103      	str	r1, [sp, #12]
 800872c:	2d00      	cmp	r5, #0
 800872e:	d066      	beq.n	80087fe <D16_GENERIC+0xf2>
 8008730:	f004 0520 	and.w	r5, r4, #32
 8008734:	f004 0410 	and.w	r4, r4, #16
 8008738:	9505      	str	r5, [sp, #20]
 800873a:	4937      	ldr	r1, [pc, #220]	@ (8008818 <D16_GENERIC+0x10c>)
 800873c:	9404      	str	r4, [sp, #16]
 800873e:	f04f 0c00 	mov.w	ip, #0
 8008742:	4635      	mov	r5, r6
 8008744:	e04f      	b.n	80087e6 <D16_GENERIC+0xda>
 8008746:	5d87      	ldrb	r7, [r0, r6]
 8008748:	7804      	ldrb	r4, [r0, #0]
 800874a:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800874e:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8008752:	b2e6      	uxtb	r6, r4
 8008754:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8008758:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800875c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8008760:	4433      	add	r3, r6
 8008762:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8008766:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800876a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800876e:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8008772:	0aa3      	lsrs	r3, r4, #10
 8008774:	4c29      	ldr	r4, [pc, #164]	@ (800881c <D16_GENERIC+0x110>)
 8008776:	fb26 5404 	smlad	r4, r6, r4, r5
 800877a:	4d29      	ldr	r5, [pc, #164]	@ (8008820 <D16_GENERIC+0x114>)
 800877c:	fb26 f505 	smuad	r5, r6, r5
 8008780:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8008784:	eb04 080a 	add.w	r8, r4, sl
 8008788:	eba8 080b 	sub.w	r8, r8, fp
 800878c:	4646      	mov	r6, r8
 800878e:	17f7      	asrs	r7, r6, #31
 8008790:	e9cd 6700 	strd	r6, r7, [sp]
 8008794:	9e04      	ldr	r6, [sp, #16]
 8008796:	f10c 0e01 	add.w	lr, ip, #1
 800879a:	b16e      	cbz	r6, 80087b8 <D16_GENERIC+0xac>
 800879c:	6a16      	ldr	r6, [r2, #32]
 800879e:	9f01      	ldr	r7, [sp, #4]
 80087a0:	fba8 ab06 	umull	sl, fp, r8, r6
 80087a4:	fb06 bb07 	mla	fp, r6, r7, fp
 80087a8:	f11a 4800 	adds.w	r8, sl, #2147483648	@ 0x80000000
 80087ac:	f14b 0900 	adc.w	r9, fp, #0
 80087b0:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80087b4:	46a3      	mov	fp, r4
 80087b6:	4654      	mov	r4, sl
 80087b8:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 80087ba:	9f02      	ldr	r7, [sp, #8]
 80087bc:	0424      	lsls	r4, r4, #16
 80087be:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 80087c2:	f04f 0900 	mov.w	r9, #0
 80087c6:	fb0c fc06 	mul.w	ip, ip, r6
 80087ca:	fbc7 8904 	smlal	r8, r9, r7, r4
 80087ce:	9e03      	ldr	r6, [sp, #12]
 80087d0:	464f      	mov	r7, r9
 80087d2:	10bc      	asrs	r4, r7, #2
 80087d4:	f304 040f 	ssat	r4, #16, r4
 80087d8:	f826 401c 	strh.w	r4, [r6, ip, lsl #1]
 80087dc:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 80087de:	fa1f fc8e 	uxth.w	ip, lr
 80087e2:	4564      	cmp	r4, ip
 80087e4:	d90a      	bls.n	80087fc <D16_GENERIC+0xf0>
 80087e6:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 80087e8:	2c01      	cmp	r4, #1
 80087ea:	b2e6      	uxtb	r6, r4
 80087ec:	d1ab      	bne.n	8008746 <D16_GENERIC+0x3a>
 80087ee:	9e05      	ldr	r6, [sp, #20]
 80087f0:	f850 4b02 	ldr.w	r4, [r0], #2
 80087f4:	2e00      	cmp	r6, #0
 80087f6:	d0ac      	beq.n	8008752 <D16_GENERIC+0x46>
 80087f8:	ba64      	rev16	r4, r4
 80087fa:	e7aa      	b.n	8008752 <D16_GENERIC+0x46>
 80087fc:	462e      	mov	r6, r5
 80087fe:	9906      	ldr	r1, [sp, #24]
 8008800:	61d3      	str	r3, [r2, #28]
 8008802:	9b07      	ldr	r3, [sp, #28]
 8008804:	6096      	str	r6, [r2, #8]
 8008806:	2000      	movs	r0, #0
 8008808:	60d1      	str	r1, [r2, #12]
 800880a:	e9c2 ab04 	strd	sl, fp, [r2, #16]
 800880e:	6193      	str	r3, [r2, #24]
 8008810:	b009      	add	sp, #36	@ 0x24
 8008812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008816:	bf00      	nop
 8008818:	20000010 	.word	0x20000010
 800881c:	00030001 	.word	0x00030001
 8008820:	00010003 	.word	0x00010003

08008824 <D24_GENERIC>:
 8008824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 800882a:	6993      	ldr	r3, [r2, #24]
 800882c:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 800882e:	b089      	sub	sp, #36	@ 0x24
 8008830:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 8008834:	9307      	str	r3, [sp, #28]
 8008836:	9503      	str	r5, [sp, #12]
 8008838:	69d3      	ldr	r3, [r2, #28]
 800883a:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800883c:	9104      	str	r1, [sp, #16]
 800883e:	e9d2 4b02 	ldrd	r4, fp, [r2, #8]
 8008842:	2e00      	cmp	r6, #0
 8008844:	f000 808f 	beq.w	8008966 <D24_GENERIC+0x142>
 8008848:	f005 0620 	and.w	r6, r5, #32
 800884c:	f005 0510 	and.w	r5, r5, #16
 8008850:	4953      	ldr	r1, [pc, #332]	@ (80089a0 <D24_GENERIC+0x17c>)
 8008852:	9606      	str	r6, [sp, #24]
 8008854:	9505      	str	r5, [sp, #20]
 8008856:	f04f 0c00 	mov.w	ip, #0
 800885a:	f8cd 9008 	str.w	r9, [sp, #8]
 800885e:	e068      	b.n	8008932 <D24_GENERIC+0x10e>
 8008860:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8008864:	f810 8007 	ldrb.w	r8, [r0, r7]
 8008868:	042d      	lsls	r5, r5, #16
 800886a:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800886e:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8008872:	44ae      	add	lr, r5
 8008874:	4438      	add	r0, r7
 8008876:	fa5f f68e 	uxtb.w	r6, lr
 800887a:	f3ce 2507 	ubfx	r5, lr, #8, #8
 800887e:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8008882:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8008886:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 800888a:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800888e:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8008892:	f851 302e 	ldr.w	r3, [r1, lr, lsl #2]
 8008896:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800889a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800889e:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80088a2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80088a6:	4d3f      	ldr	r5, [pc, #252]	@ (80089a4 <D24_GENERIC+0x180>)
 80088a8:	fb26 b705 	smlad	r7, r6, r5, fp
 80088ac:	4d3e      	ldr	r5, [pc, #248]	@ (80089a8 <D24_GENERIC+0x184>)
 80088ae:	fb26 4b05 	smlad	fp, r6, r5, r4
 80088b2:	f3c3 0409 	ubfx	r4, r3, #0, #10
 80088b6:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 80088ba:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 80088be:	2401      	movs	r4, #1
 80088c0:	fb26 f604 	smuad	r6, r6, r4
 80088c4:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 80088c8:	9f02      	ldr	r7, [sp, #8]
 80088ca:	eb0c 0e04 	add.w	lr, ip, r4
 80088ce:	eb08 0406 	add.w	r4, r8, r6
 80088d2:	eb05 060a 	add.w	r6, r5, sl
 80088d6:	1bf6      	subs	r6, r6, r7
 80088d8:	4637      	mov	r7, r6
 80088da:	ea4f 78e6 	mov.w	r8, r6, asr #31
 80088de:	e9cd 7800 	strd	r7, r8, [sp]
 80088e2:	9f05      	ldr	r7, [sp, #20]
 80088e4:	b177      	cbz	r7, 8008904 <D24_GENERIC+0xe0>
 80088e6:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80088ea:	9502      	str	r5, [sp, #8]
 80088ec:	fba6 9a08 	umull	r9, sl, r6, r8
 80088f0:	9e01      	ldr	r6, [sp, #4]
 80088f2:	fb08 aa06 	mla	sl, r8, r6, sl
 80088f6:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 80088fa:	f14a 0700 	adc.w	r7, sl, #0
 80088fe:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8008902:	4655      	mov	r5, sl
 8008904:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8008906:	9f03      	ldr	r7, [sp, #12]
 8008908:	03ad      	lsls	r5, r5, #14
 800890a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800890e:	f04f 0900 	mov.w	r9, #0
 8008912:	fb0c fc06 	mul.w	ip, ip, r6
 8008916:	fbc7 8905 	smlal	r8, r9, r7, r5
 800891a:	9e04      	ldr	r6, [sp, #16]
 800891c:	464f      	mov	r7, r9
 800891e:	10bd      	asrs	r5, r7, #2
 8008920:	f305 050f 	ssat	r5, #16, r5
 8008924:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 8008928:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800892a:	fa1f fc8e 	uxth.w	ip, lr
 800892e:	4565      	cmp	r5, ip
 8008930:	d917      	bls.n	8008962 <D24_GENERIC+0x13e>
 8008932:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8008934:	f890 e000 	ldrb.w	lr, [r0]
 8008938:	b2ef      	uxtb	r7, r5
 800893a:	2d01      	cmp	r5, #1
 800893c:	b23e      	sxth	r6, r7
 800893e:	d18f      	bne.n	8008860 <D24_GENERIC+0x3c>
 8008940:	9d06      	ldr	r5, [sp, #24]
 8008942:	b1dd      	cbz	r5, 800897c <D24_GENERIC+0x158>
 8008944:	78c5      	ldrb	r5, [r0, #3]
 8008946:	ea4f 280e 	mov.w	r8, lr, lsl #8
 800894a:	f01c 0f01 	tst.w	ip, #1
 800894e:	ea4f 2605 	mov.w	r6, r5, lsl #8
 8008952:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 8008956:	d11b      	bne.n	8008990 <D24_GENERIC+0x16c>
 8008958:	f890 e001 	ldrb.w	lr, [r0, #1]
 800895c:	3002      	adds	r0, #2
 800895e:	44c6      	add	lr, r8
 8008960:	e789      	b.n	8008876 <D24_GENERIC+0x52>
 8008962:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8008966:	61d3      	str	r3, [r2, #28]
 8008968:	9b07      	ldr	r3, [sp, #28]
 800896a:	6193      	str	r3, [r2, #24]
 800896c:	2000      	movs	r0, #0
 800896e:	e9c2 4b02 	strd	r4, fp, [r2, #8]
 8008972:	e9c2 a904 	strd	sl, r9, [r2, #16]
 8008976:	b009      	add	sp, #36	@ 0x24
 8008978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897c:	f890 8001 	ldrb.w	r8, [r0, #1]
 8008980:	7885      	ldrb	r5, [r0, #2]
 8008982:	ea4f 2808 	mov.w	r8, r8, lsl #8
 8008986:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 800898a:	44c6      	add	lr, r8
 800898c:	3003      	adds	r0, #3
 800898e:	e772      	b.n	8008876 <D24_GENERIC+0x52>
 8008990:	f890 8002 	ldrb.w	r8, [r0, #2]
 8008994:	eb06 4808 	add.w	r8, r6, r8, lsl #16
 8008998:	44c6      	add	lr, r8
 800899a:	3004      	adds	r0, #4
 800899c:	e76b      	b.n	8008876 <D24_GENERIC+0x52>
 800899e:	bf00      	nop
 80089a0:	20000010 	.word	0x20000010
 80089a4:	00030001 	.word	0x00030001
 80089a8:	00060007 	.word	0x00060007

080089ac <D32_GENERIC>:
 80089ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b0:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80089b2:	6993      	ldr	r3, [r2, #24]
 80089b4:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 80089b6:	69d6      	ldr	r6, [r2, #28]
 80089b8:	b089      	sub	sp, #36	@ 0x24
 80089ba:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 80089be:	9307      	str	r3, [sp, #28]
 80089c0:	9403      	str	r4, [sp, #12]
 80089c2:	e9d2 3b02 	ldrd	r3, fp, [r2, #8]
 80089c6:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80089c8:	9104      	str	r1, [sp, #16]
 80089ca:	2d00      	cmp	r5, #0
 80089cc:	f000 809a 	beq.w	8008b04 <D32_GENERIC+0x158>
 80089d0:	f004 0520 	and.w	r5, r4, #32
 80089d4:	f004 0410 	and.w	r4, r4, #16
 80089d8:	9506      	str	r5, [sp, #24]
 80089da:	4951      	ldr	r1, [pc, #324]	@ (8008b20 <D32_GENERIC+0x174>)
 80089dc:	9405      	str	r4, [sp, #20]
 80089de:	f04f 0e00 	mov.w	lr, #0
 80089e2:	f8cd 9008 	str.w	r9, [sp, #8]
 80089e6:	461d      	mov	r5, r3
 80089e8:	4617      	mov	r7, r2
 80089ea:	e077      	b.n	8008adc <D32_GENERIC+0x130>
 80089ec:	7823      	ldrb	r3, [r4, #0]
 80089ee:	f810 800c 	ldrb.w	r8, [r0, ip]
 80089f2:	f810 c002 	ldrb.w	ip, [r0, r2]
 80089f6:	7800      	ldrb	r0, [r0, #0]
 80089f8:	041b      	lsls	r3, r3, #16
 80089fa:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 80089fe:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8008a02:	4403      	add	r3, r0
 8008a04:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8008a08:	b2dc      	uxtb	r4, r3
 8008a0a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8008a0e:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8008a12:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8008a16:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008a1a:	0e1b      	lsrs	r3, r3, #24
 8008a1c:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8008a20:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8008a24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008a28:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8008a2c:	eb06 2c92 	add.w	ip, r6, r2, lsr #10
 8008a30:	eb03 269c 	add.w	r6, r3, ip, lsr #10
 8008a34:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8008a38:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008a3c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008a40:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8008a44:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 8008a48:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a4c:	4b35      	ldr	r3, [pc, #212]	@ (8008b24 <D32_GENERIC+0x178>)
 8008a4e:	fb22 b403 	smlad	r4, r2, r3, fp
 8008a52:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8008a56:	fb2c 4803 	smlad	r8, ip, r3, r4
 8008a5a:	4b33      	ldr	r3, [pc, #204]	@ (8008b28 <D32_GENERIC+0x17c>)
 8008a5c:	fb22 5503 	smlad	r5, r2, r3, r5
 8008a60:	4b32      	ldr	r3, [pc, #200]	@ (8008b2c <D32_GENERIC+0x180>)
 8008a62:	fb2c 5b03 	smlad	fp, ip, r3, r5
 8008a66:	2301      	movs	r3, #1
 8008a68:	fb22 f203 	smuad	r2, r2, r3
 8008a6c:	4b30      	ldr	r3, [pc, #192]	@ (8008b30 <D32_GENERIC+0x184>)
 8008a6e:	fb2c 2503 	smlad	r5, ip, r3, r2
 8008a72:	9b02      	ldr	r3, [sp, #8]
 8008a74:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 8008a78:	eb04 080a 	add.w	r8, r4, sl
 8008a7c:	eba8 0803 	sub.w	r8, r8, r3
 8008a80:	4642      	mov	r2, r8
 8008a82:	17d3      	asrs	r3, r2, #31
 8008a84:	e9cd 2300 	strd	r2, r3, [sp]
 8008a88:	9b05      	ldr	r3, [sp, #20]
 8008a8a:	f10e 0c01 	add.w	ip, lr, #1
 8008a8e:	b173      	cbz	r3, 8008aae <D32_GENERIC+0x102>
 8008a90:	6a3a      	ldr	r2, [r7, #32]
 8008a92:	9b01      	ldr	r3, [sp, #4]
 8008a94:	9402      	str	r4, [sp, #8]
 8008a96:	fba8 8902 	umull	r8, r9, r8, r2
 8008a9a:	469a      	mov	sl, r3
 8008a9c:	fb02 930a 	mla	r3, r2, sl, r9
 8008aa0:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8008aa4:	f143 0900 	adc.w	r9, r3, #0
 8008aa8:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8008aac:	4654      	mov	r4, sl
 8008aae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008ab0:	9a04      	ldr	r2, [sp, #16]
 8008ab2:	fb0e fe03 	mul.w	lr, lr, r3
 8008ab6:	9b03      	ldr	r3, [sp, #12]
 8008ab8:	0364      	lsls	r4, r4, #13
 8008aba:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8008abe:	f04f 0900 	mov.w	r9, #0
 8008ac2:	fbc3 8904 	smlal	r8, r9, r3, r4
 8008ac6:	464b      	mov	r3, r9
 8008ac8:	109b      	asrs	r3, r3, #2
 8008aca:	f303 030f 	ssat	r3, #16, r3
 8008ace:	f822 301e 	strh.w	r3, [r2, lr, lsl #1]
 8008ad2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008ad4:	fa1f fe8c 	uxth.w	lr, ip
 8008ad8:	4573      	cmp	r3, lr
 8008ada:	d90f      	bls.n	8008afc <D32_GENERIC+0x150>
 8008adc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008ade:	b2da      	uxtb	r2, r3
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	eb00 0442 	add.w	r4, r0, r2, lsl #1
 8008ae6:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
 8008aea:	f47f af7f 	bne.w	80089ec <D32_GENERIC+0x40>
 8008aee:	1d02      	adds	r2, r0, #4
 8008af0:	6803      	ldr	r3, [r0, #0]
 8008af2:	9806      	ldr	r0, [sp, #24]
 8008af4:	b188      	cbz	r0, 8008b1a <D32_GENERIC+0x16e>
 8008af6:	ba5b      	rev16	r3, r3
 8008af8:	4610      	mov	r0, r2
 8008afa:	e785      	b.n	8008a08 <D32_GENERIC+0x5c>
 8008afc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8008b00:	462b      	mov	r3, r5
 8008b02:	463a      	mov	r2, r7
 8008b04:	e9c2 3b02 	strd	r3, fp, [r2, #8]
 8008b08:	9b07      	ldr	r3, [sp, #28]
 8008b0a:	61d6      	str	r6, [r2, #28]
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e9c2 a904 	strd	sl, r9, [r2, #16]
 8008b12:	6193      	str	r3, [r2, #24]
 8008b14:	b009      	add	sp, #36	@ 0x24
 8008b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b1a:	4610      	mov	r0, r2
 8008b1c:	e774      	b.n	8008a08 <D32_GENERIC+0x5c>
 8008b1e:	bf00      	nop
 8008b20:	20000010 	.word	0x20000010
 8008b24:	00060003 	.word	0x00060003
 8008b28:	000a000c 	.word	0x000a000c
 8008b2c:	000c000a 	.word	0x000c000a
 8008b30:	00030006 	.word	0x00030006

08008b34 <D48_GENERIC>:
 8008b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b38:	e9d2 a304 	ldrd	sl, r3, [r2, #16]
 8008b3c:	b08b      	sub	sp, #44	@ 0x2c
 8008b3e:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8008b40:	9304      	str	r3, [sp, #16]
 8008b42:	6993      	ldr	r3, [r2, #24]
 8008b44:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b46:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 8008b4a:	9401      	str	r4, [sp, #4]
 8008b4c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8008b4e:	9405      	str	r4, [sp, #20]
 8008b50:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 8008b54:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8008b56:	9106      	str	r1, [sp, #24]
 8008b58:	2d00      	cmp	r5, #0
 8008b5a:	f000 80c2 	beq.w	8008ce2 <D48_GENERIC+0x1ae>
 8008b5e:	f004 0520 	and.w	r5, r4, #32
 8008b62:	f04f 0900 	mov.w	r9, #0
 8008b66:	f004 0410 	and.w	r4, r4, #16
 8008b6a:	9508      	str	r5, [sp, #32]
 8008b6c:	4964      	ldr	r1, [pc, #400]	@ (8008d00 <D48_GENERIC+0x1cc>)
 8008b6e:	9407      	str	r4, [sp, #28]
 8008b70:	464d      	mov	r5, r9
 8008b72:	e09e      	b.n	8008cb2 <D48_GENERIC+0x17e>
 8008b74:	f81b 4007 	ldrb.w	r4, [fp, r7]
 8008b78:	f810 b008 	ldrb.w	fp, [r0, r8]
 8008b7c:	f819 8008 	ldrb.w	r8, [r9, r8]
 8008b80:	f810 9006 	ldrb.w	r9, [r0, r6]
 8008b84:	7800      	ldrb	r0, [r0, #0]
 8008b86:	0424      	lsls	r4, r4, #16
 8008b88:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8008b8c:	f81e 4007 	ldrb.w	r4, [lr, r7]
 8008b90:	eb0b 2b09 	add.w	fp, fp, r9, lsl #8
 8008b94:	44be      	add	lr, r7
 8008b96:	eb04 2408 	add.w	r4, r4, r8, lsl #8
 8008b9a:	eb0b 0700 	add.w	r7, fp, r0
 8008b9e:	eb0e 0046 	add.w	r0, lr, r6, lsl #1
 8008ba2:	fa5f fe87 	uxtb.w	lr, r7
 8008ba6:	f3c7 2607 	ubfx	r6, r7, #8, #8
 8008baa:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8008bae:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8008bb2:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8008bb6:	0e3f      	lsrs	r7, r7, #24
 8008bb8:	eb09 299c 	add.w	r9, r9, ip, lsr #10
 8008bbc:	f851 b027 	ldr.w	fp, [r1, r7, lsl #2]
 8008bc0:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 8008bc4:	b2e7      	uxtb	r7, r4
 8008bc6:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8008bca:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8008bce:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8008bd2:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8008bd6:	f851 c024 	ldr.w	ip, [r1, r4, lsl #2]
 8008bda:	eb0b 249e 	add.w	r4, fp, lr, lsr #10
 8008bde:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8008be2:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 8008be6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008bea:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008bee:	f3cc 0809 	ubfx	r8, ip, #0, #10
 8008bf2:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8008bf6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008bfa:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008bfe:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8008c02:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 8008c06:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8008c0a:	4c3e      	ldr	r4, [pc, #248]	@ (8008d04 <D48_GENERIC+0x1d0>)
 8008c0c:	9e01      	ldr	r6, [sp, #4]
 8008c0e:	fb29 6404 	smlad	r4, r9, r4, r6
 8008c12:	4e3d      	ldr	r6, [pc, #244]	@ (8008d08 <D48_GENERIC+0x1d4>)
 8008c14:	fb2e 4406 	smlad	r4, lr, r6, r4
 8008c18:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8008c1c:	fb27 4b06 	smlad	fp, r7, r6, r4
 8008c20:	4c3a      	ldr	r4, [pc, #232]	@ (8008d0c <D48_GENERIC+0x1d8>)
 8008c22:	fb29 3304 	smlad	r3, r9, r4, r3
 8008c26:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 8008c2a:	fb2e 3304 	smlad	r3, lr, r4, r3
 8008c2e:	4c38      	ldr	r4, [pc, #224]	@ (8008d10 <D48_GENERIC+0x1dc>)
 8008c30:	fb27 3304 	smlad	r3, r7, r4, r3
 8008c34:	2601      	movs	r6, #1
 8008c36:	9301      	str	r3, [sp, #4]
 8008c38:	fb29 f906 	smuad	r9, r9, r6
 8008c3c:	4b35      	ldr	r3, [pc, #212]	@ (8008d14 <D48_GENERIC+0x1e0>)
 8008c3e:	fb2e 9e03 	smlad	lr, lr, r3, r9
 8008c42:	4b35      	ldr	r3, [pc, #212]	@ (8008d18 <D48_GENERIC+0x1e4>)
 8008c44:	fb27 e303 	smlad	r3, r7, r3, lr
 8008c48:	9f04      	ldr	r7, [sp, #16]
 8008c4a:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 8008c4e:	eb05 0e06 	add.w	lr, r5, r6
 8008c52:	eb04 060a 	add.w	r6, r4, sl
 8008c56:	1bf6      	subs	r6, r6, r7
 8008c58:	4637      	mov	r7, r6
 8008c5a:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8008c5e:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8008c62:	9f07      	ldr	r7, [sp, #28]
 8008c64:	b177      	cbz	r7, 8008c84 <D48_GENERIC+0x150>
 8008c66:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8008c6a:	9404      	str	r4, [sp, #16]
 8008c6c:	fba6 9a08 	umull	r9, sl, r6, r8
 8008c70:	9e03      	ldr	r6, [sp, #12]
 8008c72:	fb08 aa06 	mla	sl, r8, r6, sl
 8008c76:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 8008c7a:	f14a 0700 	adc.w	r7, sl, #0
 8008c7e:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8008c82:	4654      	mov	r4, sl
 8008c84:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8008c86:	fb05 f606 	mul.w	r6, r5, r6
 8008c8a:	9d05      	ldr	r5, [sp, #20]
 8008c8c:	02e4      	lsls	r4, r4, #11
 8008c8e:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8008c92:	f04f 0800 	mov.w	r8, #0
 8008c96:	fbc5 7804 	smlal	r7, r8, r5, r4
 8008c9a:	4645      	mov	r5, r8
 8008c9c:	10ac      	asrs	r4, r5, #2
 8008c9e:	9d06      	ldr	r5, [sp, #24]
 8008ca0:	f304 040f 	ssat	r4, #16, r4
 8008ca4:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 8008ca8:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008caa:	fa1f f58e 	uxth.w	r5, lr
 8008cae:	42ac      	cmp	r4, r5
 8008cb0:	d917      	bls.n	8008ce2 <D48_GENERIC+0x1ae>
 8008cb2:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8008cb4:	b2e6      	uxtb	r6, r4
 8008cb6:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8008cba:	4277      	negs	r7, r6
 8008cbc:	eb00 0b08 	add.w	fp, r0, r8
 8008cc0:	eb0b 0907 	add.w	r9, fp, r7
 8008cc4:	2c01      	cmp	r4, #1
 8008cc6:	eb09 0e08 	add.w	lr, r9, r8
 8008cca:	f47f af53 	bne.w	8008b74 <D48_GENERIC+0x40>
 8008cce:	9e08      	ldr	r6, [sp, #32]
 8008cd0:	e9d0 7400 	ldrd	r7, r4, [r0]
 8008cd4:	3006      	adds	r0, #6
 8008cd6:	2e00      	cmp	r6, #0
 8008cd8:	f43f af63 	beq.w	8008ba2 <D48_GENERIC+0x6e>
 8008cdc:	ba7f      	rev16	r7, r7
 8008cde:	ba64      	rev16	r4, r4
 8008ce0:	e75f      	b.n	8008ba2 <D48_GENERIC+0x6e>
 8008ce2:	6093      	str	r3, [r2, #8]
 8008ce4:	9b01      	ldr	r3, [sp, #4]
 8008ce6:	60d3      	str	r3, [r2, #12]
 8008ce8:	9b04      	ldr	r3, [sp, #16]
 8008cea:	6153      	str	r3, [r2, #20]
 8008cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cee:	f8c2 c01c 	str.w	ip, [r2, #28]
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	f8c2 a010 	str.w	sl, [r2, #16]
 8008cf8:	6193      	str	r3, [r2, #24]
 8008cfa:	b00b      	add	sp, #44	@ 0x2c
 8008cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d00:	20000010 	.word	0x20000010
 8008d04:	000f000a 	.word	0x000f000a
 8008d08:	00060003 	.word	0x00060003
 8008d0c:	00150019 	.word	0x00150019
 8008d10:	00190015 	.word	0x00190015
 8008d14:	00030006 	.word	0x00030006
 8008d18:	000a000f 	.word	0x000a000f

08008d1c <D64_GENERIC>:
 8008d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d20:	b089      	sub	sp, #36	@ 0x24
 8008d22:	6895      	ldr	r5, [r2, #8]
 8008d24:	6913      	ldr	r3, [r2, #16]
 8008d26:	9501      	str	r5, [sp, #4]
 8008d28:	68d5      	ldr	r5, [r2, #12]
 8008d2a:	9302      	str	r3, [sp, #8]
 8008d2c:	9500      	str	r5, [sp, #0]
 8008d2e:	6953      	ldr	r3, [r2, #20]
 8008d30:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8008d32:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008d34:	9303      	str	r3, [sp, #12]
 8008d36:	6993      	ldr	r3, [r2, #24]
 8008d38:	9307      	str	r3, [sp, #28]
 8008d3a:	e9cd 5104 	strd	r5, r1, [sp, #16]
 8008d3e:	69d3      	ldr	r3, [r2, #28]
 8008d40:	2c00      	cmp	r4, #0
 8008d42:	f000 80d7 	beq.w	8008ef4 <D64_GENERIC+0x1d8>
 8008d46:	6a11      	ldr	r1, [r2, #32]
 8008d48:	9106      	str	r1, [sp, #24]
 8008d4a:	f04f 0e00 	mov.w	lr, #0
 8008d4e:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8008f34 <D64_GENERIC+0x218>
 8008d52:	4681      	mov	r9, r0
 8008d54:	e0bf      	b.n	8008ed6 <D64_GENERIC+0x1ba>
 8008d56:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 8008d5a:	426c      	negs	r4, r5
 8008d5c:	eb09 0708 	add.w	r7, r9, r8
 8008d60:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8008d64:	eb0a 0648 	add.w	r6, sl, r8, lsl #1
 8008d68:	5d38      	ldrb	r0, [r7, r4]
 8008d6a:	5d31      	ldrb	r1, [r6, r4]
 8008d6c:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8008d70:	f819 a008 	ldrb.w	sl, [r9, r8]
 8008d74:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8008d78:	f899 7000 	ldrb.w	r7, [r9]
 8008d7c:	f816 9014 	ldrb.w	r9, [r6, r4, lsl #1]
 8008d80:	4426      	add	r6, r4
 8008d82:	0409      	lsls	r1, r1, #16
 8008d84:	0400      	lsls	r0, r0, #16
 8008d86:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8008d8a:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8008d8e:	f816 b014 	ldrb.w	fp, [r6, r4, lsl #1]
 8008d92:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8008d96:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 8008d9a:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8008d9e:	4459      	add	r1, fp
 8008da0:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 8008da4:	4438      	add	r0, r7
 8008da6:	b2c5      	uxtb	r5, r0
 8008da8:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8008dac:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 8008db0:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8008db4:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8008db8:	0e00      	lsrs	r0, r0, #24
 8008dba:	eb03 0806 	add.w	r8, r3, r6
 8008dbe:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8008dc2:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 8008dc6:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8008dca:	b2c8      	uxtb	r0, r1
 8008dcc:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8008dd0:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8008dd4:	f85c 6020 	ldr.w	r6, [ip, r0, lsl #2]
 8008dd8:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 8008ddc:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8008de0:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8008de4:	0e09      	lsrs	r1, r1, #24
 8008de6:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8008dea:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8008dee:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8008df2:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8008df6:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8008dfa:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8008dfe:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8008e02:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008e06:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008e0a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008e0e:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8008e12:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008e16:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008e1a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008e1e:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8008e22:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8008e26:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8008e2a:	0a8b      	lsrs	r3, r1, #10
 8008e2c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008e30:	4938      	ldr	r1, [pc, #224]	@ (8008f14 <D64_GENERIC+0x1f8>)
 8008e32:	9c00      	ldr	r4, [sp, #0]
 8008e34:	fb28 4101 	smlad	r1, r8, r1, r4
 8008e38:	4c37      	ldr	r4, [pc, #220]	@ (8008f18 <D64_GENERIC+0x1fc>)
 8008e3a:	fb27 1104 	smlad	r1, r7, r4, r1
 8008e3e:	4c37      	ldr	r4, [pc, #220]	@ (8008f1c <D64_GENERIC+0x200>)
 8008e40:	fb20 1104 	smlad	r1, r0, r4, r1
 8008e44:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8008e48:	fb2a 1106 	smlad	r1, sl, r6, r1
 8008e4c:	4d34      	ldr	r5, [pc, #208]	@ (8008f20 <D64_GENERIC+0x204>)
 8008e4e:	9c01      	ldr	r4, [sp, #4]
 8008e50:	fb28 4405 	smlad	r4, r8, r5, r4
 8008e54:	fb2a 4415 	smladx	r4, sl, r5, r4
 8008e58:	4d32      	ldr	r5, [pc, #200]	@ (8008f24 <D64_GENERIC+0x208>)
 8008e5a:	fb27 4405 	smlad	r4, r7, r5, r4
 8008e5e:	fb20 4415 	smladx	r4, r0, r5, r4
 8008e62:	2501      	movs	r5, #1
 8008e64:	9400      	str	r4, [sp, #0]
 8008e66:	fb28 f805 	smuad	r8, r8, r5
 8008e6a:	4c2f      	ldr	r4, [pc, #188]	@ (8008f28 <D64_GENERIC+0x20c>)
 8008e6c:	fb27 8704 	smlad	r7, r7, r4, r8
 8008e70:	4c2e      	ldr	r4, [pc, #184]	@ (8008f2c <D64_GENERIC+0x210>)
 8008e72:	fb20 7004 	smlad	r0, r0, r4, r7
 8008e76:	4c2e      	ldr	r4, [pc, #184]	@ (8008f30 <D64_GENERIC+0x214>)
 8008e78:	fb2a 0004 	smlad	r0, sl, r4, r0
 8008e7c:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 8008e80:	9906      	ldr	r1, [sp, #24]
 8008e82:	9001      	str	r0, [sp, #4]
 8008e84:	b181      	cbz	r1, 8008ea8 <D64_GENERIC+0x18c>
 8008e86:	9802      	ldr	r0, [sp, #8]
 8008e88:	9c03      	ldr	r4, [sp, #12]
 8008e8a:	4430      	add	r0, r6
 8008e8c:	1b00      	subs	r0, r0, r4
 8008e8e:	fba0 7801 	umull	r7, r8, r0, r1
 8008e92:	17c5      	asrs	r5, r0, #31
 8008e94:	fb01 8805 	mla	r8, r1, r5, r8
 8008e98:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 8008e9c:	f148 0100 	adc.w	r1, r8, #0
 8008ea0:	0049      	lsls	r1, r1, #1
 8008ea2:	e9cd 1602 	strd	r1, r6, [sp, #8]
 8008ea6:	460e      	mov	r6, r1
 8008ea8:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 8008eaa:	9904      	ldr	r1, [sp, #16]
 8008eac:	9805      	ldr	r0, [sp, #20]
 8008eae:	02b6      	lsls	r6, r6, #10
 8008eb0:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8008eb4:	f04f 0800 	mov.w	r8, #0
 8008eb8:	fb0e f404 	mul.w	r4, lr, r4
 8008ebc:	fbc1 7806 	smlal	r7, r8, r1, r6
 8008ec0:	4641      	mov	r1, r8
 8008ec2:	1089      	asrs	r1, r1, #2
 8008ec4:	f301 010f 	ssat	r1, #16, r1
 8008ec8:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8008ecc:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 8008ece:	f10e 0e01 	add.w	lr, lr, #1
 8008ed2:	4571      	cmp	r1, lr
 8008ed4:	dd0e      	ble.n	8008ef4 <D64_GENERIC+0x1d8>
 8008ed6:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8008ed8:	2d01      	cmp	r5, #1
 8008eda:	f47f af3c 	bne.w	8008d56 <D64_GENERIC+0x3a>
 8008ede:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8008ee0:	06ac      	lsls	r4, r5, #26
 8008ee2:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008ee6:	f109 0908 	add.w	r9, r9, #8
 8008eea:	f57f af5c 	bpl.w	8008da6 <D64_GENERIC+0x8a>
 8008eee:	ba40      	rev16	r0, r0
 8008ef0:	ba49      	rev16	r1, r1
 8008ef2:	e758      	b.n	8008da6 <D64_GENERIC+0x8a>
 8008ef4:	61d3      	str	r3, [r2, #28]
 8008ef6:	9b02      	ldr	r3, [sp, #8]
 8008ef8:	9901      	ldr	r1, [sp, #4]
 8008efa:	6113      	str	r3, [r2, #16]
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	6091      	str	r1, [r2, #8]
 8008f00:	6153      	str	r3, [r2, #20]
 8008f02:	9900      	ldr	r1, [sp, #0]
 8008f04:	9b07      	ldr	r3, [sp, #28]
 8008f06:	60d1      	str	r1, [r2, #12]
 8008f08:	2000      	movs	r0, #0
 8008f0a:	6193      	str	r3, [r2, #24]
 8008f0c:	b009      	add	sp, #36	@ 0x24
 8008f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f12:	bf00      	nop
 8008f14:	001c0015 	.word	0x001c0015
 8008f18:	000f000a 	.word	0x000f000a
 8008f1c:	00060003 	.word	0x00060003
 8008f20:	0024002a 	.word	0x0024002a
 8008f24:	002e0030 	.word	0x002e0030
 8008f28:	00030006 	.word	0x00030006
 8008f2c:	000a000f 	.word	0x000a000f
 8008f30:	0015001c 	.word	0x0015001c
 8008f34:	20000010 	.word	0x20000010

08008f38 <D80_GENERIC>:
 8008f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f3c:	b08b      	sub	sp, #44	@ 0x2c
 8008f3e:	6914      	ldr	r4, [r2, #16]
 8008f40:	9405      	str	r4, [sp, #20]
 8008f42:	6954      	ldr	r4, [r2, #20]
 8008f44:	9406      	str	r4, [sp, #24]
 8008f46:	6994      	ldr	r4, [r2, #24]
 8008f48:	9409      	str	r4, [sp, #36]	@ 0x24
 8008f4a:	6894      	ldr	r4, [r2, #8]
 8008f4c:	9402      	str	r4, [sp, #8]
 8008f4e:	68d4      	ldr	r4, [r2, #12]
 8008f50:	9401      	str	r4, [sp, #4]
 8008f52:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8008f54:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8008f56:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8008f5a:	e9cd 4107 	strd	r4, r1, [sp, #28]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f000 810a 	beq.w	8009178 <D80_GENERIC+0x240>
 8008f64:	2300      	movs	r3, #0
 8008f66:	f8df 9260 	ldr.w	r9, [pc, #608]	@ 80091c8 <D80_GENERIC+0x290>
 8008f6a:	e9cd b303 	strd	fp, r3, [sp, #12]
 8008f6e:	e0ee      	b.n	800914e <D80_GENERIC+0x216>
 8008f70:	fa5f fe8e 	uxtb.w	lr, lr
 8008f74:	fa0f f48e 	sxth.w	r4, lr
 8008f78:	0066      	lsls	r6, r4, #1
 8008f7a:	eb06 0804 	add.w	r8, r6, r4
 8008f7e:	f1ce 0500 	rsb	r5, lr, #0
 8008f82:	eb00 0108 	add.w	r1, r0, r8
 8008f86:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8008f8a:	194b      	adds	r3, r1, r5
 8008f8c:	5d49      	ldrb	r1, [r1, r5]
 8008f8e:	f810 a008 	ldrb.w	sl, [r0, r8]
 8008f92:	f813 b004 	ldrb.w	fp, [r3, r4]
 8008f96:	f810 e00e 	ldrb.w	lr, [r0, lr]
 8008f9a:	f890 8000 	ldrb.w	r8, [r0]
 8008f9e:	eb03 0c04 	add.w	ip, r3, r4
 8008fa2:	eb0c 0705 	add.w	r7, ip, r5
 8008fa6:	0409      	lsls	r1, r1, #16
 8008fa8:	f81c 3005 	ldrb.w	r3, [ip, r5]
 8008fac:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 8008fb0:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8008fb4:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8008fb8:	eb0a 0004 	add.w	r0, sl, r4
 8008fbc:	041b      	lsls	r3, r3, #16
 8008fbe:	f81a a004 	ldrb.w	sl, [sl, r4]
 8008fc2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 8008fc6:	5d44      	ldrb	r4, [r0, r5]
 8008fc8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8008fcc:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8008fd0:	4428      	add	r0, r5
 8008fd2:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8008fd6:	4441      	add	r1, r8
 8008fd8:	4430      	add	r0, r6
 8008fda:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8008fde:	441f      	add	r7, r3
 8008fe0:	b2cd      	uxtb	r5, r1
 8008fe2:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8008fe6:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8008fea:	f859 c023 	ldr.w	ip, [r9, r3, lsl #2]
 8008fee:	9b03      	ldr	r3, [sp, #12]
 8008ff0:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8008ff4:	0e09      	lsrs	r1, r1, #24
 8008ff6:	4433      	add	r3, r6
 8008ff8:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8008ffc:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8009000:	b2fd      	uxtb	r5, r7
 8009002:	eb0c 2193 	add.w	r1, ip, r3, lsr #10
 8009006:	469b      	mov	fp, r3
 8009008:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800900c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8009010:	f859 e025 	ldr.w	lr, [r9, r5, lsl #2]
 8009014:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8009018:	f3c7 4c07 	ubfx	ip, r7, #16, #8
 800901c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8009020:	0e3b      	lsrs	r3, r7, #24
 8009022:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8009026:	f859 702c 	ldr.w	r7, [r9, ip, lsl #2]
 800902a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800902e:	fa5f fc84 	uxtb.w	ip, r4
 8009032:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 8009036:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800903a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800903e:	f859 c02c 	ldr.w	ip, [r9, ip, lsl #2]
 8009042:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8009046:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800904a:	eb0c 2c93 	add.w	ip, ip, r3, lsr #10
 800904e:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8009052:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009056:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800905a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800905e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009062:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009066:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800906a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800906e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8009072:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8009076:	0aa3      	lsrs	r3, r4, #10
 8009078:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800907c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009080:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009084:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 8009088:	9303      	str	r3, [sp, #12]
 800908a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800908e:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 8009092:	4b41      	ldr	r3, [pc, #260]	@ (8009198 <D80_GENERIC+0x260>)
 8009094:	9901      	ldr	r1, [sp, #4]
 8009096:	fb2b 1303 	smlad	r3, fp, r3, r1
 800909a:	4940      	ldr	r1, [pc, #256]	@ (800919c <D80_GENERIC+0x264>)
 800909c:	fb28 3301 	smlad	r3, r8, r1, r3
 80090a0:	493f      	ldr	r1, [pc, #252]	@ (80091a0 <D80_GENERIC+0x268>)
 80090a2:	fb2e 3301 	smlad	r3, lr, r1, r3
 80090a6:	493f      	ldr	r1, [pc, #252]	@ (80091a4 <D80_GENERIC+0x26c>)
 80090a8:	fb27 3301 	smlad	r3, r7, r1, r3
 80090ac:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 80090b0:	fb2c 3404 	smlad	r4, ip, r4, r3
 80090b4:	4b3c      	ldr	r3, [pc, #240]	@ (80091a8 <D80_GENERIC+0x270>)
 80090b6:	9902      	ldr	r1, [sp, #8]
 80090b8:	fb2b 1303 	smlad	r3, fp, r3, r1
 80090bc:	493b      	ldr	r1, [pc, #236]	@ (80091ac <D80_GENERIC+0x274>)
 80090be:	fb28 3301 	smlad	r3, r8, r1, r3
 80090c2:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 80090c6:	fb2e 3101 	smlad	r1, lr, r1, r3
 80090ca:	4b39      	ldr	r3, [pc, #228]	@ (80091b0 <D80_GENERIC+0x278>)
 80090cc:	fb27 1103 	smlad	r1, r7, r3, r1
 80090d0:	4b38      	ldr	r3, [pc, #224]	@ (80091b4 <D80_GENERIC+0x27c>)
 80090d2:	fb2c 1303 	smlad	r3, ip, r3, r1
 80090d6:	2101      	movs	r1, #1
 80090d8:	9301      	str	r3, [sp, #4]
 80090da:	fb2b fb01 	smuad	fp, fp, r1
 80090de:	4b36      	ldr	r3, [pc, #216]	@ (80091b8 <D80_GENERIC+0x280>)
 80090e0:	fb28 b803 	smlad	r8, r8, r3, fp
 80090e4:	4d35      	ldr	r5, [pc, #212]	@ (80091bc <D80_GENERIC+0x284>)
 80090e6:	fb2e 8e05 	smlad	lr, lr, r5, r8
 80090ea:	4d35      	ldr	r5, [pc, #212]	@ (80091c0 <D80_GENERIC+0x288>)
 80090ec:	fb27 e705 	smlad	r7, r7, r5, lr
 80090f0:	4b34      	ldr	r3, [pc, #208]	@ (80091c4 <D80_GENERIC+0x28c>)
 80090f2:	fb2c 7303 	smlad	r3, ip, r3, r7
 80090f6:	6a11      	ldr	r1, [r2, #32]
 80090f8:	9302      	str	r3, [sp, #8]
 80090fa:	f5a4 337a 	sub.w	r3, r4, #256000	@ 0x3e800
 80090fe:	b181      	cbz	r1, 8009122 <D80_GENERIC+0x1ea>
 8009100:	9c05      	ldr	r4, [sp, #20]
 8009102:	9d06      	ldr	r5, [sp, #24]
 8009104:	441c      	add	r4, r3
 8009106:	1b64      	subs	r4, r4, r5
 8009108:	fba4 ab01 	umull	sl, fp, r4, r1
 800910c:	17e7      	asrs	r7, r4, #31
 800910e:	fb01 bb07 	mla	fp, r1, r7, fp
 8009112:	f11a 4400 	adds.w	r4, sl, #2147483648	@ 0x80000000
 8009116:	f14b 0500 	adc.w	r5, fp, #0
 800911a:	0069      	lsls	r1, r5, #1
 800911c:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8009120:	460b      	mov	r3, r1
 8009122:	9e04      	ldr	r6, [sp, #16]
 8009124:	8d11      	ldrh	r1, [r2, #40]	@ 0x28
 8009126:	9f07      	ldr	r7, [sp, #28]
 8009128:	025b      	lsls	r3, r3, #9
 800912a:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800912e:	2500      	movs	r5, #0
 8009130:	fb06 f101 	mul.w	r1, r6, r1
 8009134:	fbc7 4503 	smlal	r4, r5, r7, r3
 8009138:	9c08      	ldr	r4, [sp, #32]
 800913a:	10ab      	asrs	r3, r5, #2
 800913c:	f303 030f 	ssat	r3, #16, r3
 8009140:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8009144:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8009146:	1c71      	adds	r1, r6, #1
 8009148:	428b      	cmp	r3, r1
 800914a:	9104      	str	r1, [sp, #16]
 800914c:	dd12      	ble.n	8009174 <D80_GENERIC+0x23c>
 800914e:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	@ 0x2a
 8009152:	f1be 0f01 	cmp.w	lr, #1
 8009156:	f47f af0b 	bne.w	8008f70 <D80_GENERIC+0x38>
 800915a:	6801      	ldr	r1, [r0, #0]
 800915c:	6847      	ldr	r7, [r0, #4]
 800915e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009160:	6884      	ldr	r4, [r0, #8]
 8009162:	069b      	lsls	r3, r3, #26
 8009164:	f100 000a 	add.w	r0, r0, #10
 8009168:	f57f af3a 	bpl.w	8008fe0 <D80_GENERIC+0xa8>
 800916c:	ba49      	rev16	r1, r1
 800916e:	ba7f      	rev16	r7, r7
 8009170:	ba64      	rev16	r4, r4
 8009172:	e735      	b.n	8008fe0 <D80_GENERIC+0xa8>
 8009174:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009178:	9b02      	ldr	r3, [sp, #8]
 800917a:	6093      	str	r3, [r2, #8]
 800917c:	9b01      	ldr	r3, [sp, #4]
 800917e:	60d3      	str	r3, [r2, #12]
 8009180:	9b05      	ldr	r3, [sp, #20]
 8009182:	6113      	str	r3, [r2, #16]
 8009184:	9b06      	ldr	r3, [sp, #24]
 8009186:	6153      	str	r3, [r2, #20]
 8009188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800918a:	f8c2 b01c 	str.w	fp, [r2, #28]
 800918e:	2000      	movs	r0, #0
 8009190:	6193      	str	r3, [r2, #24]
 8009192:	b00b      	add	sp, #44	@ 0x2c
 8009194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009198:	002d0024 	.word	0x002d0024
 800919c:	001c0015 	.word	0x001c0015
 80091a0:	000f000a 	.word	0x000f000a
 80091a4:	00060003 	.word	0x00060003
 80091a8:	0037003f 	.word	0x0037003f
 80091ac:	00450049 	.word	0x00450049
 80091b0:	00490045 	.word	0x00490045
 80091b4:	003f0037 	.word	0x003f0037
 80091b8:	00030006 	.word	0x00030006
 80091bc:	000a000f 	.word	0x000a000f
 80091c0:	0015001c 	.word	0x0015001c
 80091c4:	0024002d 	.word	0x0024002d
 80091c8:	20000010 	.word	0x20000010

080091cc <D128_GENERIC>:
 80091cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d0:	b091      	sub	sp, #68	@ 0x44
 80091d2:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 80091d4:	9004      	str	r0, [sp, #16]
 80091d6:	6910      	ldr	r0, [r2, #16]
 80091d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80091da:	6950      	ldr	r0, [r2, #20]
 80091dc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80091de:	6990      	ldr	r0, [r2, #24]
 80091e0:	900f      	str	r0, [sp, #60]	@ 0x3c
 80091e2:	69d0      	ldr	r0, [r2, #28]
 80091e4:	9002      	str	r0, [sp, #8]
 80091e6:	6890      	ldr	r0, [r2, #8]
 80091e8:	9003      	str	r0, [sp, #12]
 80091ea:	68d0      	ldr	r0, [r2, #12]
 80091ec:	9001      	str	r0, [sp, #4]
 80091ee:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 80091f0:	9200      	str	r2, [sp, #0]
 80091f2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	f000 8196 	beq.w	8009528 <D128_GENERIC+0x35c>
 80091fc:	2300      	movs	r3, #0
 80091fe:	6a12      	ldr	r2, [r2, #32]
 8009200:	920e      	str	r2, [sp, #56]	@ 0x38
 8009202:	f8df 93a0 	ldr.w	r9, [pc, #928]	@ 80095a4 <D128_GENERIC+0x3d8>
 8009206:	9305      	str	r3, [sp, #20]
 8009208:	e177      	b.n	80094fa <D128_GENERIC+0x32e>
 800920a:	b2d2      	uxtb	r2, r2
 800920c:	9d04      	ldr	r5, [sp, #16]
 800920e:	b214      	sxth	r4, r2
 8009210:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8009214:	4250      	negs	r0, r2
 8009216:	eb05 010a 	add.w	r1, r5, sl
 800921a:	00a6      	lsls	r6, r4, #2
 800921c:	eb01 0800 	add.w	r8, r1, r0
 8009220:	eb06 0e04 	add.w	lr, r6, r4
 8009224:	eb08 070e 	add.w	r7, r8, lr
 8009228:	183b      	adds	r3, r7, r0
 800922a:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800922e:	eb03 0c40 	add.w	ip, r3, r0, lsl #1
 8009232:	9608      	str	r6, [sp, #32]
 8009234:	eb0c 0604 	add.w	r6, ip, r4
 8009238:	9304      	str	r3, [sp, #16]
 800923a:	1833      	adds	r3, r6, r0
 800923c:	f815 b00a 	ldrb.w	fp, [r5, sl]
 8009240:	9306      	str	r3, [sp, #24]
 8009242:	f818 a00e 	ldrb.w	sl, [r8, lr]
 8009246:	9b04      	ldr	r3, [sp, #16]
 8009248:	f815 e002 	ldrb.w	lr, [r5, r2]
 800924c:	782d      	ldrb	r5, [r5, #0]
 800924e:	5c3a      	ldrb	r2, [r7, r0]
 8009250:	9507      	str	r5, [sp, #28]
 8009252:	9d06      	ldr	r5, [sp, #24]
 8009254:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8009258:	f81c 8004 	ldrb.w	r8, [ip, r4]
 800925c:	9304      	str	r3, [sp, #16]
 800925e:	f817 c010 	ldrb.w	ip, [r7, r0, lsl #1]
 8009262:	5c33      	ldrb	r3, [r6, r0]
 8009264:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8009268:	5c09      	ldrb	r1, [r1, r0]
 800926a:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800926e:	0412      	lsls	r2, r2, #16
 8009270:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8009274:	eb06 0a04 	add.w	sl, r6, r4
 8009278:	5d36      	ldrb	r6, [r6, r4]
 800927a:	f815 4010 	ldrb.w	r4, [r5, r0, lsl #1]
 800927e:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8009282:	042d      	lsls	r5, r5, #16
 8009284:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8009288:	0409      	lsls	r1, r1, #16
 800928a:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800928e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8009292:	041b      	lsls	r3, r3, #16
 8009294:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8009298:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800929c:	eb0a 0e00 	add.w	lr, sl, r0
 80092a0:	9d07      	ldr	r5, [sp, #28]
 80092a2:	f81e b010 	ldrb.w	fp, [lr, r0, lsl #1]
 80092a6:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 80092aa:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 80092ae:	9f08      	ldr	r7, [sp, #32]
 80092b0:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 80092b4:	4429      	add	r1, r5
 80092b6:	9d04      	ldr	r5, [sp, #16]
 80092b8:	4438      	add	r0, r7
 80092ba:	eb02 220c 	add.w	r2, r2, ip, lsl #8
 80092be:	9004      	str	r0, [sp, #16]
 80092c0:	442a      	add	r2, r5
 80092c2:	eb06 0a0b 	add.w	sl, r6, fp
 80092c6:	1918      	adds	r0, r3, r4
 80092c8:	b2cb      	uxtb	r3, r1
 80092ca:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80092ce:	9e02      	ldr	r6, [sp, #8]
 80092d0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80092d4:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 80092d8:	f3c1 4407 	ubfx	r4, r1, #16, #8
 80092dc:	441e      	add	r6, r3
 80092de:	0e09      	lsrs	r1, r1, #24
 80092e0:	4633      	mov	r3, r6
 80092e2:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80092e6:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 80092ea:	b2d4      	uxtb	r4, r2
 80092ec:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80092f0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80092f4:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 80092f8:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80092fc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009300:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009304:	0e12      	lsrs	r2, r2, #24
 8009306:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800930a:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800930e:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009312:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8009316:	9702      	str	r7, [sp, #8]
 8009318:	b2c2      	uxtb	r2, r0
 800931a:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800931e:	eb06 2e91 	add.w	lr, r6, r1, lsr #10
 8009322:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8009326:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800932a:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800932e:	eb06 2c94 	add.w	ip, r6, r4, lsr #10
 8009332:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8009336:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800933a:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800933e:	0e00      	lsrs	r0, r0, #24
 8009340:	fa5f f68a 	uxtb.w	r6, sl
 8009344:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009348:	9308      	str	r3, [sp, #32]
 800934a:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800934e:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8009352:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8009356:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800935a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800935e:	9509      	str	r5, [sp, #36]	@ 0x24
 8009360:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8009364:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8009368:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800936c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009370:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8009374:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009378:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800937c:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009380:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8009384:	9306      	str	r3, [sp, #24]
 8009386:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800938a:	9b02      	ldr	r3, [sp, #8]
 800938c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009390:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009394:	f8cd a01c 	str.w	sl, [sp, #28]
 8009398:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800939c:	9b06      	ldr	r3, [sp, #24]
 800939e:	9506      	str	r5, [sp, #24]
 80093a0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80093a2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80093a6:	f8cd e008 	str.w	lr, [sp, #8]
 80093aa:	46ae      	mov	lr, r5
 80093ac:	9d08      	ldr	r5, [sp, #32]
 80093ae:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80093b2:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 80093b6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80093ba:	9d02      	ldr	r5, [sp, #8]
 80093bc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80093c0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80093c4:	9f07      	ldr	r7, [sp, #28]
 80093c6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80093ca:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80093ce:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80093d2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80093d6:	9d06      	ldr	r5, [sp, #24]
 80093d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093dc:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80093e0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80093e4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80093e8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80093ec:	f3c7 0c09 	ubfx	ip, r7, #0, #10
 80093f0:	0abe      	lsrs	r6, r7, #10
 80093f2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80093f6:	9602      	str	r6, [sp, #8]
 80093f8:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 80093fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8009400:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
 8009404:	4e52      	ldr	r6, [pc, #328]	@ (8009550 <D128_GENERIC+0x384>)
 8009406:	9f01      	ldr	r7, [sp, #4]
 8009408:	fb2e 7606 	smlad	r6, lr, r6, r7
 800940c:	4f51      	ldr	r7, [pc, #324]	@ (8009554 <D128_GENERIC+0x388>)
 800940e:	fb2a 6607 	smlad	r6, sl, r7, r6
 8009412:	4f51      	ldr	r7, [pc, #324]	@ (8009558 <D128_GENERIC+0x38c>)
 8009414:	fb21 6607 	smlad	r6, r1, r7, r6
 8009418:	4f50      	ldr	r7, [pc, #320]	@ (800955c <D128_GENERIC+0x390>)
 800941a:	fb24 6607 	smlad	r6, r4, r7, r6
 800941e:	4f50      	ldr	r7, [pc, #320]	@ (8009560 <D128_GENERIC+0x394>)
 8009420:	fb22 6607 	smlad	r6, r2, r7, r6
 8009424:	4f4f      	ldr	r7, [pc, #316]	@ (8009564 <D128_GENERIC+0x398>)
 8009426:	fb20 6607 	smlad	r6, r0, r7, r6
 800942a:	4f4f      	ldr	r7, [pc, #316]	@ (8009568 <D128_GENERIC+0x39c>)
 800942c:	fb23 6607 	smlad	r6, r3, r7, r6
 8009430:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 8009434:	fb25 6807 	smlad	r8, r5, r7, r6
 8009438:	4f4c      	ldr	r7, [pc, #304]	@ (800956c <D128_GENERIC+0x3a0>)
 800943a:	9e03      	ldr	r6, [sp, #12]
 800943c:	fb2e 6c07 	smlad	ip, lr, r7, r6
 8009440:	4e4b      	ldr	r6, [pc, #300]	@ (8009570 <D128_GENERIC+0x3a4>)
 8009442:	fb2a cc06 	smlad	ip, sl, r6, ip
 8009446:	4f4b      	ldr	r7, [pc, #300]	@ (8009574 <D128_GENERIC+0x3a8>)
 8009448:	fb21 cc07 	smlad	ip, r1, r7, ip
 800944c:	4f4a      	ldr	r7, [pc, #296]	@ (8009578 <D128_GENERIC+0x3ac>)
 800944e:	fb24 cc07 	smlad	ip, r4, r7, ip
 8009452:	4f4a      	ldr	r7, [pc, #296]	@ (800957c <D128_GENERIC+0x3b0>)
 8009454:	fb22 cc07 	smlad	ip, r2, r7, ip
 8009458:	4f49      	ldr	r7, [pc, #292]	@ (8009580 <D128_GENERIC+0x3b4>)
 800945a:	fb20 cc07 	smlad	ip, r0, r7, ip
 800945e:	4f49      	ldr	r7, [pc, #292]	@ (8009584 <D128_GENERIC+0x3b8>)
 8009460:	fb23 c707 	smlad	r7, r3, r7, ip
 8009464:	f8df c140 	ldr.w	ip, [pc, #320]	@ 80095a8 <D128_GENERIC+0x3dc>
 8009468:	fb25 760c 	smlad	r6, r5, ip, r7
 800946c:	f04f 0b01 	mov.w	fp, #1
 8009470:	9601      	str	r6, [sp, #4]
 8009472:	fb2e fb0b 	smuad	fp, lr, fp
 8009476:	4f44      	ldr	r7, [pc, #272]	@ (8009588 <D128_GENERIC+0x3bc>)
 8009478:	fb2a ba07 	smlad	sl, sl, r7, fp
 800947c:	4f43      	ldr	r7, [pc, #268]	@ (800958c <D128_GENERIC+0x3c0>)
 800947e:	fb21 aa07 	smlad	sl, r1, r7, sl
 8009482:	4f43      	ldr	r7, [pc, #268]	@ (8009590 <D128_GENERIC+0x3c4>)
 8009484:	fb24 aa07 	smlad	sl, r4, r7, sl
 8009488:	4f42      	ldr	r7, [pc, #264]	@ (8009594 <D128_GENERIC+0x3c8>)
 800948a:	fb22 a707 	smlad	r7, r2, r7, sl
 800948e:	4a42      	ldr	r2, [pc, #264]	@ (8009598 <D128_GENERIC+0x3cc>)
 8009490:	fb20 7702 	smlad	r7, r0, r2, r7
 8009494:	4a41      	ldr	r2, [pc, #260]	@ (800959c <D128_GENERIC+0x3d0>)
 8009496:	fb23 7702 	smlad	r7, r3, r2, r7
 800949a:	4b41      	ldr	r3, [pc, #260]	@ (80095a0 <D128_GENERIC+0x3d4>)
 800949c:	fb25 7303 	smlad	r3, r5, r3, r7
 80094a0:	9303      	str	r3, [sp, #12]
 80094a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094a4:	f5a8 1680 	sub.w	r6, r8, #1048576	@ 0x100000
 80094a8:	b183      	cbz	r3, 80094cc <D128_GENERIC+0x300>
 80094aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80094ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094ae:	4432      	add	r2, r6
 80094b0:	1a52      	subs	r2, r2, r1
 80094b2:	fba2 4503 	umull	r4, r5, r2, r3
 80094b6:	17d1      	asrs	r1, r2, #31
 80094b8:	fb03 5501 	mla	r5, r3, r1, r5
 80094bc:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 80094c0:	f145 0300 	adc.w	r3, r5, #0
 80094c4:	005b      	lsls	r3, r3, #1
 80094c6:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
 80094ca:	461e      	mov	r6, r3
 80094cc:	9800      	ldr	r0, [sp, #0]
 80094ce:	9c05      	ldr	r4, [sp, #20]
 80094d0:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 80094d2:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80094d4:	01f6      	lsls	r6, r6, #7
 80094d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80094da:	2300      	movs	r3, #0
 80094dc:	fbc5 2306 	smlal	r2, r3, r5, r6
 80094e0:	fb04 f101 	mul.w	r1, r4, r1
 80094e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80094e6:	109b      	asrs	r3, r3, #2
 80094e8:	f303 030f 	ssat	r3, #16, r3
 80094ec:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 80094f0:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 80094f2:	1c62      	adds	r2, r4, #1
 80094f4:	4293      	cmp	r3, r2
 80094f6:	9205      	str	r2, [sp, #20]
 80094f8:	dd16      	ble.n	8009528 <D128_GENERIC+0x35c>
 80094fa:	9b00      	ldr	r3, [sp, #0]
 80094fc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80094fe:	2a01      	cmp	r2, #1
 8009500:	f47f ae83 	bne.w	800920a <D128_GENERIC+0x3e>
 8009504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009506:	9c04      	ldr	r4, [sp, #16]
 8009508:	069b      	lsls	r3, r3, #26
 800950a:	e9d4 1200 	ldrd	r1, r2, [r4]
 800950e:	68a0      	ldr	r0, [r4, #8]
 8009510:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8009514:	f104 0410 	add.w	r4, r4, #16
 8009518:	d517      	bpl.n	800954a <D128_GENERIC+0x37e>
 800951a:	ba49      	rev16	r1, r1
 800951c:	ba52      	rev16	r2, r2
 800951e:	ba40      	rev16	r0, r0
 8009520:	fa9a fa9a 	rev16.w	sl, sl
 8009524:	9404      	str	r4, [sp, #16]
 8009526:	e6cf      	b.n	80092c8 <D128_GENERIC+0xfc>
 8009528:	9b00      	ldr	r3, [sp, #0]
 800952a:	9903      	ldr	r1, [sp, #12]
 800952c:	6099      	str	r1, [r3, #8]
 800952e:	9901      	ldr	r1, [sp, #4]
 8009530:	60d9      	str	r1, [r3, #12]
 8009532:	9902      	ldr	r1, [sp, #8]
 8009534:	61d9      	str	r1, [r3, #28]
 8009536:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009538:	6119      	str	r1, [r3, #16]
 800953a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800953c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800953e:	6159      	str	r1, [r3, #20]
 8009540:	2000      	movs	r0, #0
 8009542:	619a      	str	r2, [r3, #24]
 8009544:	b011      	add	sp, #68	@ 0x44
 8009546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954a:	9404      	str	r4, [sp, #16]
 800954c:	e6bc      	b.n	80092c8 <D128_GENERIC+0xfc>
 800954e:	bf00      	nop
 8009550:	00780069 	.word	0x00780069
 8009554:	005b004e 	.word	0x005b004e
 8009558:	00420037 	.word	0x00420037
 800955c:	002d0024 	.word	0x002d0024
 8009560:	001c0015 	.word	0x001c0015
 8009564:	000f000a 	.word	0x000f000a
 8009568:	00060003 	.word	0x00060003
 800956c:	00880096 	.word	0x00880096
 8009570:	00a200ac 	.word	0x00a200ac
 8009574:	00b400ba 	.word	0x00b400ba
 8009578:	00be00c0 	.word	0x00be00c0
 800957c:	00c000be 	.word	0x00c000be
 8009580:	00ba00b4 	.word	0x00ba00b4
 8009584:	00ac00a2 	.word	0x00ac00a2
 8009588:	00030006 	.word	0x00030006
 800958c:	000a000f 	.word	0x000a000f
 8009590:	0015001c 	.word	0x0015001c
 8009594:	0024002d 	.word	0x0024002d
 8009598:	00370042 	.word	0x00370042
 800959c:	004e005b 	.word	0x004e005b
 80095a0:	00690078 	.word	0x00690078
 80095a4:	20000010 	.word	0x20000010
 80095a8:	00960088 	.word	0x00960088

080095ac <D16_1CH_HTONS_VOL_HP>:
 80095ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 80095b4:	b085      	sub	sp, #20
 80095b6:	4681      	mov	r9, r0
 80095b8:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 80095ba:	6993      	ldr	r3, [r2, #24]
 80095bc:	9303      	str	r3, [sp, #12]
 80095be:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 80095c2:	69d3      	ldr	r3, [r2, #28]
 80095c4:	9402      	str	r4, [sp, #8]
 80095c6:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 80095ca:	f8d2 c020 	ldr.w	ip, [r2, #32]
 80095ce:	2800      	cmp	r0, #0
 80095d0:	d057      	beq.n	8009682 <D16_1CH_HTONS_VOL_HP+0xd6>
 80095d2:	eb09 0b40 	add.w	fp, r9, r0, lsl #1
 80095d6:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8009690 <D16_1CH_HTONS_VOL_HP+0xe4>
 80095da:	f1a1 0802 	sub.w	r8, r1, #2
 80095de:	4639      	mov	r1, r7
 80095e0:	465f      	mov	r7, fp
 80095e2:	46d3      	mov	fp, sl
 80095e4:	46ca      	mov	sl, r9
 80095e6:	4699      	mov	r9, r3
 80095e8:	4633      	mov	r3, r6
 80095ea:	4616      	mov	r6, r2
 80095ec:	f85a 2b02 	ldr.w	r2, [sl], #2
 80095f0:	ba52      	rev16	r2, r2
 80095f2:	b2d4      	uxtb	r4, r2
 80095f4:	f3c2 2007 	ubfx	r0, r2, #8, #8
 80095f8:	f85e 2024 	ldr.w	r2, [lr, r4, lsl #2]
 80095fc:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 8009600:	4491      	add	r9, r2
 8009602:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 8009606:	f3c0 0209 	ubfx	r2, r0, #0, #10
 800960a:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800960e:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8009612:	ea4f 2990 	mov.w	r9, r0, lsr #10
 8009616:	481c      	ldr	r0, [pc, #112]	@ (8009688 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8009618:	fb22 5400 	smlad	r4, r2, r0, r5
 800961c:	481b      	ldr	r0, [pc, #108]	@ (800968c <D16_1CH_HTONS_VOL_HP+0xe0>)
 800961e:	fb22 f500 	smuad	r5, r2, r0
 8009622:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8009626:	18e2      	adds	r2, r4, r3
 8009628:	1a52      	subs	r2, r2, r1
 800962a:	17d1      	asrs	r1, r2, #31
 800962c:	fba2 230c 	umull	r2, r3, r2, ip
 8009630:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 8009634:	fb0c 3301 	mla	r3, ip, r1, r3
 8009638:	f143 0100 	adc.w	r1, r3, #0
 800963c:	e9cd 0100 	strd	r0, r1, [sp]
 8009640:	044a      	lsls	r2, r1, #17
 8009642:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8009646:	2100      	movs	r1, #0
 8009648:	9b01      	ldr	r3, [sp, #4]
 800964a:	fbcb 0102 	smlal	r0, r1, fp, r2
 800964e:	45ba      	cmp	sl, r7
 8009650:	ea4f 02a1 	mov.w	r2, r1, asr #2
 8009654:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009658:	f302 020f 	ssat	r2, #16, r2
 800965c:	4621      	mov	r1, r4
 800965e:	f828 2f02 	strh.w	r2, [r8, #2]!
 8009662:	d1c3      	bne.n	80095ec <D16_1CH_HTONS_VOL_HP+0x40>
 8009664:	4632      	mov	r2, r6
 8009666:	461e      	mov	r6, r3
 8009668:	464b      	mov	r3, r9
 800966a:	9902      	ldr	r1, [sp, #8]
 800966c:	61d3      	str	r3, [r2, #28]
 800966e:	9b03      	ldr	r3, [sp, #12]
 8009670:	6095      	str	r5, [r2, #8]
 8009672:	2000      	movs	r0, #0
 8009674:	60d1      	str	r1, [r2, #12]
 8009676:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800967a:	6193      	str	r3, [r2, #24]
 800967c:	b005      	add	sp, #20
 800967e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009682:	463c      	mov	r4, r7
 8009684:	e7f1      	b.n	800966a <D16_1CH_HTONS_VOL_HP+0xbe>
 8009686:	bf00      	nop
 8009688:	00030001 	.word	0x00030001
 800968c:	00010003 	.word	0x00010003
 8009690:	20000010 	.word	0x20000010

08009694 <D24_1CH_HTONS_VOL_HP>:
 8009694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009698:	4696      	mov	lr, r2
 800969a:	b089      	sub	sp, #36	@ 0x24
 800969c:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 80096a0:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 80096a2:	f8de 3018 	ldr.w	r3, [lr, #24]
 80096a6:	9703      	str	r7, [sp, #12]
 80096a8:	f8de 7020 	ldr.w	r7, [lr, #32]
 80096ac:	9306      	str	r3, [sp, #24]
 80096ae:	9205      	str	r2, [sp, #20]
 80096b0:	e9de 5404 	ldrd	r5, r4, [lr, #16]
 80096b4:	f8de 601c 	ldr.w	r6, [lr, #28]
 80096b8:	9704      	str	r7, [sp, #16]
 80096ba:	e9de 3a02 	ldrd	r3, sl, [lr, #8]
 80096be:	2a00      	cmp	r2, #0
 80096c0:	f000 8081 	beq.w	80097c6 <D24_1CH_HTONS_VOL_HP+0x132>
 80096c4:	f1a1 0b02 	sub.w	fp, r1, #2
 80096c8:	2700      	movs	r7, #0
 80096ca:	46d9      	mov	r9, fp
 80096cc:	f8cd e01c 	str.w	lr, [sp, #28]
 80096d0:	46d3      	mov	fp, sl
 80096d2:	f8df c100 	ldr.w	ip, [pc, #256]	@ 80097d4 <D24_1CH_HTONS_VOL_HP+0x140>
 80096d6:	46a8      	mov	r8, r5
 80096d8:	46ba      	mov	sl, r7
 80096da:	469e      	mov	lr, r3
 80096dc:	e052      	b.n	8009784 <D24_1CH_HTONS_VOL_HP+0xf0>
 80096de:	7842      	ldrb	r2, [r0, #1]
 80096e0:	3002      	adds	r0, #2
 80096e2:	4413      	add	r3, r2
 80096e4:	b2d9      	uxtb	r1, r3
 80096e6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80096ea:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 80096ee:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 80096f2:	0c1b      	lsrs	r3, r3, #16
 80096f4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80096f8:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 80096fc:	f85c 6023 	ldr.w	r6, [ip, r3, lsl #2]
 8009700:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8009704:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8009708:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800970c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8009710:	4a2e      	ldr	r2, [pc, #184]	@ (80097cc <D24_1CH_HTONS_VOL_HP+0x138>)
 8009712:	fb23 b102 	smlad	r1, r3, r2, fp
 8009716:	4a2e      	ldr	r2, [pc, #184]	@ (80097d0 <D24_1CH_HTONS_VOL_HP+0x13c>)
 8009718:	fb23 eb02 	smlad	fp, r3, r2, lr
 800971c:	f3c6 0e09 	ubfx	lr, r6, #0, #10
 8009720:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 8009724:	eb0b 0b4e 	add.w	fp, fp, lr, lsl #1
 8009728:	2201      	movs	r2, #1
 800972a:	fb23 f702 	smuad	r7, r3, r2
 800972e:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 8009732:	eb01 0208 	add.w	r2, r1, r8
 8009736:	1b12      	subs	r2, r2, r4
 8009738:	17d4      	asrs	r4, r2, #31
 800973a:	4613      	mov	r3, r2
 800973c:	e9cd 3400 	strd	r3, r4, [sp]
 8009740:	9c04      	ldr	r4, [sp, #16]
 8009742:	9d01      	ldr	r5, [sp, #4]
 8009744:	fba2 2304 	umull	r2, r3, r2, r4
 8009748:	fb04 3305 	mla	r3, r4, r5, r3
 800974c:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8009750:	f143 0500 	adc.w	r5, r3, #0
 8009754:	9b03      	ldr	r3, [sp, #12]
 8009756:	e9cd 4500 	strd	r4, r5, [sp]
 800975a:	03ea      	lsls	r2, r5, #15
 800975c:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8009760:	2500      	movs	r5, #0
 8009762:	fbc3 4502 	smlal	r4, r5, r3, r2
 8009766:	9b01      	ldr	r3, [sp, #4]
 8009768:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800976c:	10ab      	asrs	r3, r5, #2
 800976e:	f303 030f 	ssat	r3, #16, r3
 8009772:	f829 3f02 	strh.w	r3, [r9, #2]!
 8009776:	9b05      	ldr	r3, [sp, #20]
 8009778:	f10a 0a01 	add.w	sl, sl, #1
 800977c:	459a      	cmp	sl, r3
 800977e:	44be      	add	lr, r7
 8009780:	460c      	mov	r4, r1
 8009782:	d00e      	beq.n	80097a2 <D24_1CH_HTONS_VOL_HP+0x10e>
 8009784:	7801      	ldrb	r1, [r0, #0]
 8009786:	78c2      	ldrb	r2, [r0, #3]
 8009788:	020b      	lsls	r3, r1, #8
 800978a:	f01a 0f01 	tst.w	sl, #1
 800978e:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8009792:	d0a4      	beq.n	80096de <D24_1CH_HTONS_VOL_HP+0x4a>
 8009794:	7885      	ldrb	r5, [r0, #2]
 8009796:	0212      	lsls	r2, r2, #8
 8009798:	eb02 4305 	add.w	r3, r2, r5, lsl #16
 800979c:	440b      	add	r3, r1
 800979e:	3004      	adds	r0, #4
 80097a0:	e7a0      	b.n	80096e4 <D24_1CH_HTONS_VOL_HP+0x50>
 80097a2:	4673      	mov	r3, lr
 80097a4:	f8dd e01c 	ldr.w	lr, [sp, #28]
 80097a8:	46da      	mov	sl, fp
 80097aa:	4645      	mov	r5, r8
 80097ac:	e9ce 3a02 	strd	r3, sl, [lr, #8]
 80097b0:	9b06      	ldr	r3, [sp, #24]
 80097b2:	f8ce 601c 	str.w	r6, [lr, #28]
 80097b6:	2000      	movs	r0, #0
 80097b8:	e9ce 5104 	strd	r5, r1, [lr, #16]
 80097bc:	f8ce 3018 	str.w	r3, [lr, #24]
 80097c0:	b009      	add	sp, #36	@ 0x24
 80097c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c6:	4621      	mov	r1, r4
 80097c8:	e7f0      	b.n	80097ac <D24_1CH_HTONS_VOL_HP+0x118>
 80097ca:	bf00      	nop
 80097cc:	00030001 	.word	0x00030001
 80097d0:	00060007 	.word	0x00060007
 80097d4:	20000010 	.word	0x20000010

080097d8 <D32_1CH_HTONS_VOL_HP>:
 80097d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097dc:	4682      	mov	sl, r0
 80097de:	b087      	sub	sp, #28
 80097e0:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 80097e2:	6993      	ldr	r3, [r2, #24]
 80097e4:	9304      	str	r3, [sp, #16]
 80097e6:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 80097ea:	69d5      	ldr	r5, [r2, #28]
 80097ec:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 80097ee:	f8d2 9020 	ldr.w	r9, [r2, #32]
 80097f2:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 80097f6:	2800      	cmp	r0, #0
 80097f8:	d070      	beq.n	80098dc <D32_1CH_HTONS_VOL_HP+0x104>
 80097fa:	468e      	mov	lr, r1
 80097fc:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 80098f0 <D32_1CH_HTONS_VOL_HP+0x118>
 8009800:	9205      	str	r2, [sp, #20]
 8009802:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8009806:	46d3      	mov	fp, sl
 8009808:	4638      	mov	r0, r7
 800980a:	46ca      	mov	sl, r9
 800980c:	9103      	str	r1, [sp, #12]
 800980e:	4627      	mov	r7, r4
 8009810:	4699      	mov	r9, r3
 8009812:	f85b 1b04 	ldr.w	r1, [fp], #4
 8009816:	ba49      	rev16	r1, r1
 8009818:	b2ca      	uxtb	r2, r1
 800981a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800981e:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8009822:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8009826:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800982a:	0e09      	lsrs	r1, r1, #24
 800982c:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 8009830:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8009834:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 8009838:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800983c:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8009840:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 8009844:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009848:	f3c5 0109 	ubfx	r1, r5, #0, #10
 800984c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009850:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009854:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009858:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800985c:	4a20      	ldr	r2, [pc, #128]	@ (80098e0 <D32_1CH_HTONS_VOL_HP+0x108>)
 800985e:	fb23 8802 	smlad	r8, r3, r2, r8
 8009862:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009866:	fb24 8102 	smlad	r1, r4, r2, r8
 800986a:	4a1e      	ldr	r2, [pc, #120]	@ (80098e4 <D32_1CH_HTONS_VOL_HP+0x10c>)
 800986c:	fb23 9802 	smlad	r8, r3, r2, r9
 8009870:	4a1d      	ldr	r2, [pc, #116]	@ (80098e8 <D32_1CH_HTONS_VOL_HP+0x110>)
 8009872:	fb24 8802 	smlad	r8, r4, r2, r8
 8009876:	2201      	movs	r2, #1
 8009878:	fb23 f302 	smuad	r3, r3, r2
 800987c:	4a1b      	ldr	r2, [pc, #108]	@ (80098ec <D32_1CH_HTONS_VOL_HP+0x114>)
 800987e:	fb24 3902 	smlad	r9, r4, r2, r3
 8009882:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 8009886:	19a2      	adds	r2, r4, r6
 8009888:	1a12      	subs	r2, r2, r0
 800988a:	17d1      	asrs	r1, r2, #31
 800988c:	fba2 230a 	umull	r2, r3, r2, sl
 8009890:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 8009894:	fb0a 3301 	mla	r3, sl, r1, r3
 8009898:	f143 0100 	adc.w	r1, r3, #0
 800989c:	e9cd 0100 	strd	r0, r1, [sp]
 80098a0:	038a      	lsls	r2, r1, #14
 80098a2:	9b01      	ldr	r3, [sp, #4]
 80098a4:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80098a8:	2100      	movs	r1, #0
 80098aa:	fbc7 0102 	smlal	r0, r1, r7, r2
 80098ae:	108a      	asrs	r2, r1, #2
 80098b0:	005e      	lsls	r6, r3, #1
 80098b2:	f302 020f 	ssat	r2, #16, r2
 80098b6:	9b03      	ldr	r3, [sp, #12]
 80098b8:	f82e 2b02 	strh.w	r2, [lr], #2
 80098bc:	459e      	cmp	lr, r3
 80098be:	4620      	mov	r0, r4
 80098c0:	d1a7      	bne.n	8009812 <D32_1CH_HTONS_VOL_HP+0x3a>
 80098c2:	9a05      	ldr	r2, [sp, #20]
 80098c4:	464b      	mov	r3, r9
 80098c6:	e9c2 3802 	strd	r3, r8, [r2, #8]
 80098ca:	9b04      	ldr	r3, [sp, #16]
 80098cc:	61d5      	str	r5, [r2, #28]
 80098ce:	2000      	movs	r0, #0
 80098d0:	e9c2 6404 	strd	r6, r4, [r2, #16]
 80098d4:	6193      	str	r3, [r2, #24]
 80098d6:	b007      	add	sp, #28
 80098d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098dc:	463c      	mov	r4, r7
 80098de:	e7f2      	b.n	80098c6 <D32_1CH_HTONS_VOL_HP+0xee>
 80098e0:	00060003 	.word	0x00060003
 80098e4:	000a000c 	.word	0x000a000c
 80098e8:	000c000a 	.word	0x000c000a
 80098ec:	00030006 	.word	0x00030006
 80098f0:	20000010 	.word	0x20000010

080098f4 <D48_1CH_HTONS_VOL_HP>:
 80098f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f8:	b087      	sub	sp, #28
 80098fa:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 80098fc:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80098fe:	6993      	ldr	r3, [r2, #24]
 8009900:	9702      	str	r7, [sp, #8]
 8009902:	6a17      	ldr	r7, [r2, #32]
 8009904:	9304      	str	r3, [sp, #16]
 8009906:	e9d2 4904 	ldrd	r4, r9, [r2, #16]
 800990a:	69d6      	ldr	r6, [r2, #28]
 800990c:	9705      	str	r7, [sp, #20]
 800990e:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8009912:	2d00      	cmp	r5, #0
 8009914:	f000 8093 	beq.w	8009a3e <D48_1CH_HTONS_VOL_HP+0x14a>
 8009918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800991c:	46ba      	mov	sl, r7
 800991e:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8009922:	3902      	subs	r1, #2
 8009924:	4f47      	ldr	r7, [pc, #284]	@ (8009a44 <D48_1CH_HTONS_VOL_HP+0x150>)
 8009926:	9503      	str	r5, [sp, #12]
 8009928:	9101      	str	r1, [sp, #4]
 800992a:	469e      	mov	lr, r3
 800992c:	9205      	str	r2, [sp, #20]
 800992e:	e9d0 3500 	ldrd	r3, r5, [r0]
 8009932:	3006      	adds	r0, #6
 8009934:	ba5b      	rev16	r3, r3
 8009936:	ba6d      	rev16	r5, r5
 8009938:	b2da      	uxtb	r2, r3
 800993a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800993e:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8009942:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8009946:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800994a:	0e1b      	lsrs	r3, r3, #24
 800994c:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 8009950:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 8009954:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8009958:	fa5f fb85 	uxtb.w	fp, r5
 800995c:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 8009960:	f3c5 2607 	ubfx	r6, r5, #8, #8
 8009964:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8009968:	f857 502b 	ldr.w	r5, [r7, fp, lsl #2]
 800996c:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 8009970:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 8009974:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009978:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800997c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009984:	f3c6 0b09 	ubfx	fp, r6, #0, #10
 8009988:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800998c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009990:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009994:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 8009998:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800999c:	ea4b 4505 	orr.w	r5, fp, r5, lsl #16
 80099a0:	4b29      	ldr	r3, [pc, #164]	@ (8009a48 <D48_1CH_HTONS_VOL_HP+0x154>)
 80099a2:	fb22 c103 	smlad	r1, r2, r3, ip
 80099a6:	4b29      	ldr	r3, [pc, #164]	@ (8009a4c <D48_1CH_HTONS_VOL_HP+0x158>)
 80099a8:	fb28 1103 	smlad	r1, r8, r3, r1
 80099ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80099b0:	fb25 1103 	smlad	r1, r5, r3, r1
 80099b4:	4b26      	ldr	r3, [pc, #152]	@ (8009a50 <D48_1CH_HTONS_VOL_HP+0x15c>)
 80099b6:	fb22 ec03 	smlad	ip, r2, r3, lr
 80099ba:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 80099be:	fb28 cc03 	smlad	ip, r8, r3, ip
 80099c2:	4b24      	ldr	r3, [pc, #144]	@ (8009a54 <D48_1CH_HTONS_VOL_HP+0x160>)
 80099c4:	fb25 cc03 	smlad	ip, r5, r3, ip
 80099c8:	f04f 0e01 	mov.w	lr, #1
 80099cc:	fb22 f20e 	smuad	r2, r2, lr
 80099d0:	4b21      	ldr	r3, [pc, #132]	@ (8009a58 <D48_1CH_HTONS_VOL_HP+0x164>)
 80099d2:	fb28 2803 	smlad	r8, r8, r3, r2
 80099d6:	4b21      	ldr	r3, [pc, #132]	@ (8009a5c <D48_1CH_HTONS_VOL_HP+0x168>)
 80099d8:	fb25 8e03 	smlad	lr, r5, r3, r8
 80099dc:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 80099e0:	190a      	adds	r2, r1, r4
 80099e2:	eba2 0209 	sub.w	r2, r2, r9
 80099e6:	17d5      	asrs	r5, r2, #31
 80099e8:	fba2 230a 	umull	r2, r3, r2, sl
 80099ec:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 80099f0:	fb0a 3305 	mla	r3, sl, r5, r3
 80099f4:	f143 0500 	adc.w	r5, r3, #0
 80099f8:	9b02      	ldr	r3, [sp, #8]
 80099fa:	032a      	lsls	r2, r5, #12
 80099fc:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8009a00:	f04f 0900 	mov.w	r9, #0
 8009a04:	fbc3 8902 	smlal	r8, r9, r3, r2
 8009a08:	9a01      	ldr	r2, [sp, #4]
 8009a0a:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8009a0e:	f303 030f 	ssat	r3, #16, r3
 8009a12:	f822 3f02 	strh.w	r3, [r2, #2]!
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	9201      	str	r2, [sp, #4]
 8009a1a:	4283      	cmp	r3, r0
 8009a1c:	ea4f 0445 	mov.w	r4, r5, lsl #1
 8009a20:	4689      	mov	r9, r1
 8009a22:	d184      	bne.n	800992e <D48_1CH_HTONS_VOL_HP+0x3a>
 8009a24:	9a05      	ldr	r2, [sp, #20]
 8009a26:	4673      	mov	r3, lr
 8009a28:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 8009a2c:	9b04      	ldr	r3, [sp, #16]
 8009a2e:	61d6      	str	r6, [r2, #28]
 8009a30:	2000      	movs	r0, #0
 8009a32:	e9c2 4104 	strd	r4, r1, [r2, #16]
 8009a36:	6193      	str	r3, [r2, #24]
 8009a38:	b007      	add	sp, #28
 8009a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a3e:	4649      	mov	r1, r9
 8009a40:	e7f2      	b.n	8009a28 <D48_1CH_HTONS_VOL_HP+0x134>
 8009a42:	bf00      	nop
 8009a44:	20000010 	.word	0x20000010
 8009a48:	000f000a 	.word	0x000f000a
 8009a4c:	00060003 	.word	0x00060003
 8009a50:	00150019 	.word	0x00150019
 8009a54:	00190015 	.word	0x00190015
 8009a58:	00030006 	.word	0x00030006
 8009a5c:	000a000f 	.word	0x000a000f

08009a60 <D64_1CH_HTONS_VOL_HP>:
 8009a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	b087      	sub	sp, #28
 8009a66:	6913      	ldr	r3, [r2, #16]
 8009a68:	9300      	str	r3, [sp, #0]
 8009a6a:	e9d2 4305 	ldrd	r4, r3, [r2, #20]
 8009a6e:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8009a70:	9601      	str	r6, [sp, #4]
 8009a72:	4681      	mov	r9, r0
 8009a74:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 8009a76:	6a16      	ldr	r6, [r2, #32]
 8009a78:	9304      	str	r3, [sp, #16]
 8009a7a:	e9d2 5802 	ldrd	r5, r8, [r2, #8]
 8009a7e:	69d3      	ldr	r3, [r2, #28]
 8009a80:	9602      	str	r6, [sp, #8]
 8009a82:	2800      	cmp	r0, #0
 8009a84:	f000 809d 	beq.w	8009bc2 <D64_1CH_HTONS_VOL_HP+0x162>
 8009a88:	468e      	mov	lr, r1
 8009a8a:	f8df c170 	ldr.w	ip, [pc, #368]	@ 8009bfc <D64_1CH_HTONS_VOL_HP+0x19c>
 8009a8e:	9205      	str	r2, [sp, #20]
 8009a90:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8009a94:	9103      	str	r1, [sp, #12]
 8009a96:	4622      	mov	r2, r4
 8009a98:	4619      	mov	r1, r3
 8009a9a:	f859 3b08 	ldr.w	r3, [r9], #8
 8009a9e:	f859 6c04 	ldr.w	r6, [r9, #-4]
 8009aa2:	ba5b      	rev16	r3, r3
 8009aa4:	ba76      	rev16	r6, r6
 8009aa6:	b2dc      	uxtb	r4, r3
 8009aa8:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8009aac:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8009ab0:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 8009ab4:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8009ab8:	0e1b      	lsrs	r3, r3, #24
 8009aba:	eb01 0b07 	add.w	fp, r1, r7
 8009abe:	f85c 7020 	ldr.w	r7, [ip, r0, lsl #2]
 8009ac2:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 8009ac6:	b2f1      	uxtb	r1, r6
 8009ac8:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 8009acc:	f3c6 2307 	ubfx	r3, r6, #8, #8
 8009ad0:	eb07 2a94 	add.w	sl, r7, r4, lsr #10
 8009ad4:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 8009ad8:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8009adc:	f3c6 4107 	ubfx	r1, r6, #16, #8
 8009ae0:	eb00 209a 	add.w	r0, r0, sl, lsr #10
 8009ae4:	0e36      	lsrs	r6, r6, #24
 8009ae6:	eb07 2790 	add.w	r7, r7, r0, lsr #10
 8009aea:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009aee:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 8009af2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8009af6:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 8009afa:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 8009afe:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009b02:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009b06:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b0e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009b12:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 8009b16:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009b1a:	f3c6 0409 	ubfx	r4, r6, #0, #10
 8009b1e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009b22:	ea40 4a0a 	orr.w	sl, r0, sl, lsl #16
 8009b26:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8009b2a:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 8009b2e:	4b2b      	ldr	r3, [pc, #172]	@ (8009bdc <D64_1CH_HTONS_VOL_HP+0x17c>)
 8009b30:	0ab1      	lsrs	r1, r6, #10
 8009b32:	fb2b 8803 	smlad	r8, fp, r3, r8
 8009b36:	4b2a      	ldr	r3, [pc, #168]	@ (8009be0 <D64_1CH_HTONS_VOL_HP+0x180>)
 8009b38:	fb2a 8803 	smlad	r8, sl, r3, r8
 8009b3c:	4b29      	ldr	r3, [pc, #164]	@ (8009be4 <D64_1CH_HTONS_VOL_HP+0x184>)
 8009b3e:	fb27 8803 	smlad	r8, r7, r3, r8
 8009b42:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 8009b46:	fb20 8604 	smlad	r6, r0, r4, r8
 8009b4a:	4b27      	ldr	r3, [pc, #156]	@ (8009be8 <D64_1CH_HTONS_VOL_HP+0x188>)
 8009b4c:	fb2b 5803 	smlad	r8, fp, r3, r5
 8009b50:	fb20 8813 	smladx	r8, r0, r3, r8
 8009b54:	4b25      	ldr	r3, [pc, #148]	@ (8009bec <D64_1CH_HTONS_VOL_HP+0x18c>)
 8009b56:	fb2a 8803 	smlad	r8, sl, r3, r8
 8009b5a:	fb27 8813 	smladx	r8, r7, r3, r8
 8009b5e:	2401      	movs	r4, #1
 8009b60:	fb2b fb04 	smuad	fp, fp, r4
 8009b64:	4b22      	ldr	r3, [pc, #136]	@ (8009bf0 <D64_1CH_HTONS_VOL_HP+0x190>)
 8009b66:	fb2a ba03 	smlad	sl, sl, r3, fp
 8009b6a:	4b22      	ldr	r3, [pc, #136]	@ (8009bf4 <D64_1CH_HTONS_VOL_HP+0x194>)
 8009b6c:	fb27 a703 	smlad	r7, r7, r3, sl
 8009b70:	4b21      	ldr	r3, [pc, #132]	@ (8009bf8 <D64_1CH_HTONS_VOL_HP+0x198>)
 8009b72:	fb20 7503 	smlad	r5, r0, r3, r7
 8009b76:	9b00      	ldr	r3, [sp, #0]
 8009b78:	9802      	ldr	r0, [sp, #8]
 8009b7a:	f5a6 3400 	sub.w	r4, r6, #131072	@ 0x20000
 8009b7e:	4423      	add	r3, r4
 8009b80:	1a9a      	subs	r2, r3, r2
 8009b82:	17d7      	asrs	r7, r2, #31
 8009b84:	fba2 2300 	umull	r2, r3, r2, r0
 8009b88:	fb00 3307 	mla	r3, r0, r7, r3
 8009b8c:	f112 4a00 	adds.w	sl, r2, #2147483648	@ 0x80000000
 8009b90:	f143 0b00 	adc.w	fp, r3, #0
 8009b94:	9b01      	ldr	r3, [sp, #4]
 8009b96:	ea4f 22cb 	mov.w	r2, fp, lsl #11
 8009b9a:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 8009b9e:	2700      	movs	r7, #0
 8009ba0:	fbc3 6702 	smlal	r6, r7, r3, r2
 8009ba4:	ea4f 034b 	mov.w	r3, fp, lsl #1
 8009ba8:	10ba      	asrs	r2, r7, #2
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	f302 020f 	ssat	r2, #16, r2
 8009bb0:	9b03      	ldr	r3, [sp, #12]
 8009bb2:	f82e 2b02 	strh.w	r2, [lr], #2
 8009bb6:	459e      	cmp	lr, r3
 8009bb8:	4622      	mov	r2, r4
 8009bba:	f47f af6e 	bne.w	8009a9a <D64_1CH_HTONS_VOL_HP+0x3a>
 8009bbe:	9a05      	ldr	r2, [sp, #20]
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	61d3      	str	r3, [r2, #28]
 8009bc4:	9b00      	ldr	r3, [sp, #0]
 8009bc6:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8009bca:	9b04      	ldr	r3, [sp, #16]
 8009bcc:	6193      	str	r3, [r2, #24]
 8009bce:	2000      	movs	r0, #0
 8009bd0:	e9c2 5802 	strd	r5, r8, [r2, #8]
 8009bd4:	b007      	add	sp, #28
 8009bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bda:	bf00      	nop
 8009bdc:	001c0015 	.word	0x001c0015
 8009be0:	000f000a 	.word	0x000f000a
 8009be4:	00060003 	.word	0x00060003
 8009be8:	0024002a 	.word	0x0024002a
 8009bec:	002e0030 	.word	0x002e0030
 8009bf0:	00030006 	.word	0x00030006
 8009bf4:	000a000f 	.word	0x000a000f
 8009bf8:	0015001c 	.word	0x0015001c
 8009bfc:	20000010 	.word	0x20000010

08009c00 <D80_1CH_HTONS_VOL_HP>:
 8009c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c04:	4615      	mov	r5, r2
 8009c06:	b089      	sub	sp, #36	@ 0x24
 8009c08:	e9d5 c402 	ldrd	ip, r4, [r5, #8]
 8009c0c:	692b      	ldr	r3, [r5, #16]
 8009c0e:	9301      	str	r3, [sp, #4]
 8009c10:	e9d5 6305 	ldrd	r6, r3, [r5, #20]
 8009c14:	9400      	str	r4, [sp, #0]
 8009c16:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8009c18:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8009c1a:	9403      	str	r4, [sp, #12]
 8009c1c:	6a2c      	ldr	r4, [r5, #32]
 8009c1e:	9306      	str	r3, [sp, #24]
 8009c20:	9404      	str	r4, [sp, #16]
 8009c22:	69eb      	ldr	r3, [r5, #28]
 8009c24:	2a00      	cmp	r2, #0
 8009c26:	f000 80d3 	beq.w	8009dd0 <D80_1CH_HTONS_VOL_HP+0x1d0>
 8009c2a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009c2e:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009c32:	9205      	str	r2, [sp, #20]
 8009c34:	4c67      	ldr	r4, [pc, #412]	@ (8009dd4 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 8009c36:	9507      	str	r5, [sp, #28]
 8009c38:	1e8a      	subs	r2, r1, #2
 8009c3a:	9202      	str	r2, [sp, #8]
 8009c3c:	469b      	mov	fp, r3
 8009c3e:	6807      	ldr	r7, [r0, #0]
 8009c40:	6842      	ldr	r2, [r0, #4]
 8009c42:	6883      	ldr	r3, [r0, #8]
 8009c44:	300a      	adds	r0, #10
 8009c46:	ba7f      	rev16	r7, r7
 8009c48:	ba52      	rev16	r2, r2
 8009c4a:	ba5b      	rev16	r3, r3
 8009c4c:	b2fd      	uxtb	r5, r7
 8009c4e:	f3c7 2107 	ubfx	r1, r7, #8, #8
 8009c52:	f854 e025 	ldr.w	lr, [r4, r5, lsl #2]
 8009c56:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8009c5a:	f3c7 4507 	ubfx	r5, r7, #16, #8
 8009c5e:	44f3      	add	fp, lr
 8009c60:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8009c64:	0e3f      	lsrs	r7, r7, #24
 8009c66:	fa5f fe82 	uxtb.w	lr, r2
 8009c6a:	eb01 219b 	add.w	r1, r1, fp, lsr #10
 8009c6e:	eb05 2a91 	add.w	sl, r5, r1, lsr #10
 8009c72:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 8009c76:	f854 902e 	ldr.w	r9, [r4, lr, lsl #2]
 8009c7a:	f3c2 2507 	ubfx	r5, r2, #8, #8
 8009c7e:	f3c2 4e07 	ubfx	lr, r2, #16, #8
 8009c82:	eb07 279a 	add.w	r7, r7, sl, lsr #10
 8009c86:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8009c8a:	f854 802e 	ldr.w	r8, [r4, lr, lsl #2]
 8009c8e:	0e12      	lsrs	r2, r2, #24
 8009c90:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 8009c94:	fa5f fe83 	uxtb.w	lr, r3
 8009c98:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 8009c9c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ca0:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 8009ca4:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8009ca8:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8009cac:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 8009cb0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009cb4:	eb0e 2e92 	add.w	lr, lr, r2, lsr #10
 8009cb8:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 8009cbc:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009cc0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009cc4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009cc8:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009ccc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009cd0:	ea41 410b 	orr.w	r1, r1, fp, lsl #16
 8009cd4:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009cd8:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 8009cdc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009ce0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009ce4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009ce8:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 8009cec:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 8009cf0:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 8009cf4:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 8009cf8:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8009cfc:	4b36      	ldr	r3, [pc, #216]	@ (8009dd8 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 8009cfe:	9a00      	ldr	r2, [sp, #0]
 8009d00:	fb21 2303 	smlad	r3, r1, r3, r2
 8009d04:	4a35      	ldr	r2, [pc, #212]	@ (8009ddc <D80_1CH_HTONS_VOL_HP+0x1dc>)
 8009d06:	fb27 3302 	smlad	r3, r7, r2, r3
 8009d0a:	4a35      	ldr	r2, [pc, #212]	@ (8009de0 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8009d0c:	fb25 3302 	smlad	r3, r5, r2, r3
 8009d10:	4a34      	ldr	r2, [pc, #208]	@ (8009de4 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8009d12:	fb28 3302 	smlad	r3, r8, r2, r3
 8009d16:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009d1a:	fb2e 3302 	smlad	r3, lr, r2, r3
 8009d1e:	4a32      	ldr	r2, [pc, #200]	@ (8009de8 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8009d20:	fb21 cc02 	smlad	ip, r1, r2, ip
 8009d24:	4a31      	ldr	r2, [pc, #196]	@ (8009dec <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8009d26:	fb27 cc02 	smlad	ip, r7, r2, ip
 8009d2a:	f04f 194b 	mov.w	r9, #4915275	@ 0x4b004b
 8009d2e:	fb25 c909 	smlad	r9, r5, r9, ip
 8009d32:	4a2f      	ldr	r2, [pc, #188]	@ (8009df0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8009d34:	fb28 9902 	smlad	r9, r8, r2, r9
 8009d38:	4a2e      	ldr	r2, [pc, #184]	@ (8009df4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8009d3a:	fb2e 9202 	smlad	r2, lr, r2, r9
 8009d3e:	f04f 0a01 	mov.w	sl, #1
 8009d42:	9200      	str	r2, [sp, #0]
 8009d44:	fb21 fa0a 	smuad	sl, r1, sl
 8009d48:	4a2b      	ldr	r2, [pc, #172]	@ (8009df8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8009d4a:	fb27 a702 	smlad	r7, r7, r2, sl
 8009d4e:	4a2b      	ldr	r2, [pc, #172]	@ (8009dfc <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8009d50:	fb25 7702 	smlad	r7, r5, r2, r7
 8009d54:	4a2a      	ldr	r2, [pc, #168]	@ (8009e00 <D80_1CH_HTONS_VOL_HP+0x200>)
 8009d56:	fb28 7202 	smlad	r2, r8, r2, r7
 8009d5a:	4d2a      	ldr	r5, [pc, #168]	@ (8009e04 <D80_1CH_HTONS_VOL_HP+0x204>)
 8009d5c:	fb2e 2c05 	smlad	ip, lr, r5, r2
 8009d60:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 8009d64:	9b01      	ldr	r3, [sp, #4]
 8009d66:	9903      	ldr	r1, [sp, #12]
 8009d68:	4413      	add	r3, r2
 8009d6a:	1b9e      	subs	r6, r3, r6
 8009d6c:	9b04      	ldr	r3, [sp, #16]
 8009d6e:	ea4f 79e6 	mov.w	r9, r6, asr #31
 8009d72:	fba6 5603 	umull	r5, r6, r6, r3
 8009d76:	fb03 6309 	mla	r3, r3, r9, r6
 8009d7a:	462e      	mov	r6, r5
 8009d7c:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 8009d80:	f143 0700 	adc.w	r7, r3, #0
 8009d84:	02bb      	lsls	r3, r7, #10
 8009d86:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8009d8a:	f04f 0900 	mov.w	r9, #0
 8009d8e:	fbc1 8903 	smlal	r8, r9, r1, r3
 8009d92:	9902      	ldr	r1, [sp, #8]
 8009d94:	007b      	lsls	r3, r7, #1
 8009d96:	9301      	str	r3, [sp, #4]
 8009d98:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8009d9c:	f303 030f 	ssat	r3, #16, r3
 8009da0:	f821 3f02 	strh.w	r3, [r1, #2]!
 8009da4:	9b05      	ldr	r3, [sp, #20]
 8009da6:	9102      	str	r1, [sp, #8]
 8009da8:	4283      	cmp	r3, r0
 8009daa:	4616      	mov	r6, r2
 8009dac:	f47f af47 	bne.w	8009c3e <D80_1CH_HTONS_VOL_HP+0x3e>
 8009db0:	9d07      	ldr	r5, [sp, #28]
 8009db2:	465b      	mov	r3, fp
 8009db4:	61eb      	str	r3, [r5, #28]
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	9900      	ldr	r1, [sp, #0]
 8009dba:	f8c5 c008 	str.w	ip, [r5, #8]
 8009dbe:	e9c5 3204 	strd	r3, r2, [r5, #16]
 8009dc2:	9b06      	ldr	r3, [sp, #24]
 8009dc4:	60e9      	str	r1, [r5, #12]
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	61ab      	str	r3, [r5, #24]
 8009dca:	b009      	add	sp, #36	@ 0x24
 8009dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd0:	4632      	mov	r2, r6
 8009dd2:	e7ef      	b.n	8009db4 <D80_1CH_HTONS_VOL_HP+0x1b4>
 8009dd4:	20000010 	.word	0x20000010
 8009dd8:	002d0024 	.word	0x002d0024
 8009ddc:	001c0015 	.word	0x001c0015
 8009de0:	000f000a 	.word	0x000f000a
 8009de4:	00060003 	.word	0x00060003
 8009de8:	0037003f 	.word	0x0037003f
 8009dec:	00450049 	.word	0x00450049
 8009df0:	00490045 	.word	0x00490045
 8009df4:	003f0037 	.word	0x003f0037
 8009df8:	00030006 	.word	0x00030006
 8009dfc:	000a000f 	.word	0x000a000f
 8009e00:	0015001c 	.word	0x0015001c
 8009e04:	0024002d 	.word	0x0024002d

08009e08 <D128_1CH_HTONS_VOL_HP>:
 8009e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0c:	b093      	sub	sp, #76	@ 0x4c
 8009e0e:	6914      	ldr	r4, [r2, #16]
 8009e10:	9404      	str	r4, [sp, #16]
 8009e12:	6954      	ldr	r4, [r2, #20]
 8009e14:	9406      	str	r4, [sp, #24]
 8009e16:	6994      	ldr	r4, [r2, #24]
 8009e18:	9410      	str	r4, [sp, #64]	@ 0x40
 8009e1a:	6894      	ldr	r4, [r2, #8]
 8009e1c:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8009e1e:	9403      	str	r4, [sp, #12]
 8009e20:	68d4      	ldr	r4, [r2, #12]
 8009e22:	9211      	str	r2, [sp, #68]	@ 0x44
 8009e24:	69d6      	ldr	r6, [r2, #28]
 8009e26:	9402      	str	r4, [sp, #8]
 8009e28:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8009e2a:	6a12      	ldr	r2, [r2, #32]
 8009e2c:	940d      	str	r4, [sp, #52]	@ 0x34
 8009e2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	f000 814a 	beq.w	800a0ca <D128_1CH_HTONS_VOL_HP+0x2c2>
 8009e36:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009e3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e3c:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 800a108 <D128_1CH_HTONS_VOL_HP+0x300>
 8009e40:	9107      	str	r1, [sp, #28]
 8009e42:	f100 0310 	add.w	r3, r0, #16
 8009e46:	469b      	mov	fp, r3
 8009e48:	9605      	str	r6, [sp, #20]
 8009e4a:	e95b 1204 	ldrd	r1, r2, [fp, #-16]
 8009e4e:	e95b 3002 	ldrd	r3, r0, [fp, #-8]
 8009e52:	ba49      	rev16	r1, r1
 8009e54:	ba52      	rev16	r2, r2
 8009e56:	ba5b      	rev16	r3, r3
 8009e58:	fa90 fa90 	rev16.w	sl, r0
 8009e5c:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8009e60:	b2cc      	uxtb	r4, r1
 8009e62:	9e05      	ldr	r6, [sp, #20]
 8009e64:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8009e68:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 8009e6c:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8009e70:	0e09      	lsrs	r1, r1, #24
 8009e72:	4426      	add	r6, r4
 8009e74:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8009e78:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 8009e7c:	b2d0      	uxtb	r0, r2
 8009e7e:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8009e82:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009e86:	f858 c020 	ldr.w	ip, [r8, r0, lsl #2]
 8009e8a:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8009e8e:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 8009e92:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8009e96:	0e12      	lsrs	r2, r2, #24
 8009e98:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8009e9c:	9401      	str	r4, [sp, #4]
 8009e9e:	eb0c 2997 	add.w	r9, ip, r7, lsr #10
 8009ea2:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8009ea6:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8009eaa:	9705      	str	r7, [sp, #20]
 8009eac:	b2da      	uxtb	r2, r3
 8009eae:	eb01 2199 	add.w	r1, r1, r9, lsr #10
 8009eb2:	eb00 2e91 	add.w	lr, r0, r1, lsr #10
 8009eb6:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8009eba:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8009ebe:	eb00 2c94 	add.w	ip, r0, r4, lsr #10
 8009ec2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009ec6:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8009eca:	0e1b      	lsrs	r3, r3, #24
 8009ecc:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8009ed0:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 8009ed4:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8009ed8:	fa5f f38a 	uxtb.w	r3, sl
 8009edc:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009ee0:	960a      	str	r6, [sp, #40]	@ 0x28
 8009ee2:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8009ee6:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8009eea:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009eee:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8009ef2:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009ef4:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8009ef8:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8009efc:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8009f00:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8009f04:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8009f08:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009f0c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8009f10:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009f14:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8009f18:	9308      	str	r3, [sp, #32]
 8009f1a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009f1e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009f22:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f24:	9b01      	ldr	r3, [sp, #4]
 8009f26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009f28:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009f2c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009f30:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8009f34:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8009f38:	9b05      	ldr	r3, [sp, #20]
 8009f3a:	f8cd 9014 	str.w	r9, [sp, #20]
 8009f3e:	4691      	mov	r9, r2
 8009f40:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f42:	f8cd a004 	str.w	sl, [sp, #4]
 8009f46:	ea49 4902 	orr.w	r9, r9, r2, lsl #16
 8009f4a:	9a01      	ldr	r2, [sp, #4]
 8009f4c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8009f50:	ea4a 4a02 	orr.w	sl, sl, r2, lsl #16
 8009f54:	9b08      	ldr	r3, [sp, #32]
 8009f56:	9a05      	ldr	r2, [sp, #20]
 8009f58:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009f5c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009f62:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009f66:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8009f6a:	9201      	str	r2, [sp, #4]
 8009f6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f6e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009f72:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009f76:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009f7a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009f7e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009f82:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8009f86:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009f8a:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8009f8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f92:	0a92      	lsrs	r2, r2, #10
 8009f94:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 8009f98:	9205      	str	r2, [sp, #20]
 8009f9a:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8009f9e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009fa2:	4d4b      	ldr	r5, [pc, #300]	@ (800a0d0 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8009fa4:	9a02      	ldr	r2, [sp, #8]
 8009fa6:	fb29 2505 	smlad	r5, r9, r5, r2
 8009faa:	4a4a      	ldr	r2, [pc, #296]	@ (800a0d4 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 8009fac:	fb2a 5502 	smlad	r5, sl, r2, r5
 8009fb0:	4a49      	ldr	r2, [pc, #292]	@ (800a0d8 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 8009fb2:	fb21 5502 	smlad	r5, r1, r2, r5
 8009fb6:	4a49      	ldr	r2, [pc, #292]	@ (800a0dc <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8009fb8:	fb24 5502 	smlad	r5, r4, r2, r5
 8009fbc:	4a48      	ldr	r2, [pc, #288]	@ (800a0e0 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 8009fbe:	9e01      	ldr	r6, [sp, #4]
 8009fc0:	fb26 5502 	smlad	r5, r6, r2, r5
 8009fc4:	4a47      	ldr	r2, [pc, #284]	@ (800a0e4 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 8009fc6:	fb20 5502 	smlad	r5, r0, r2, r5
 8009fca:	4a47      	ldr	r2, [pc, #284]	@ (800a0e8 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8009fcc:	fb23 5502 	smlad	r5, r3, r2, r5
 8009fd0:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
 8009fd4:	fb27 520c 	smlad	r2, r7, ip, r5
 8009fd8:	4616      	mov	r6, r2
 8009fda:	9d03      	ldr	r5, [sp, #12]
 8009fdc:	4a43      	ldr	r2, [pc, #268]	@ (800a0ec <D128_1CH_HTONS_VOL_HP+0x2e4>)
 8009fde:	fb29 5c02 	smlad	ip, r9, r2, r5
 8009fe2:	4a43      	ldr	r2, [pc, #268]	@ (800a0f0 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 8009fe4:	fb2a ce02 	smlad	lr, sl, r2, ip
 8009fe8:	f8df c120 	ldr.w	ip, [pc, #288]	@ 800a10c <D128_1CH_HTONS_VOL_HP+0x304>
 8009fec:	fb21 ec0c 	smlad	ip, r1, ip, lr
 8009ff0:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 800a110 <D128_1CH_HTONS_VOL_HP+0x308>
 8009ff4:	fb24 cc0e 	smlad	ip, r4, lr, ip
 8009ff8:	f8df e118 	ldr.w	lr, [pc, #280]	@ 800a114 <D128_1CH_HTONS_VOL_HP+0x30c>
 8009ffc:	9d01      	ldr	r5, [sp, #4]
 8009ffe:	fb25 ce0e 	smlad	lr, r5, lr, ip
 800a002:	f8df c114 	ldr.w	ip, [pc, #276]	@ 800a118 <D128_1CH_HTONS_VOL_HP+0x310>
 800a006:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800a00a:	f8df c110 	ldr.w	ip, [pc, #272]	@ 800a11c <D128_1CH_HTONS_VOL_HP+0x314>
 800a00e:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800a012:	f8df e10c 	ldr.w	lr, [pc, #268]	@ 800a120 <D128_1CH_HTONS_VOL_HP+0x318>
 800a016:	fb27 c20e 	smlad	r2, r7, lr, ip
 800a01a:	f04f 0c01 	mov.w	ip, #1
 800a01e:	9202      	str	r2, [sp, #8]
 800a020:	fb29 fc0c 	smuad	ip, r9, ip
 800a024:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 800a124 <D128_1CH_HTONS_VOL_HP+0x31c>
 800a028:	fb2a ca09 	smlad	sl, sl, r9, ip
 800a02c:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 800a128 <D128_1CH_HTONS_VOL_HP+0x320>
 800a030:	fb21 a909 	smlad	r9, r1, r9, sl
 800a034:	492f      	ldr	r1, [pc, #188]	@ (800a0f4 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800a036:	fb24 9901 	smlad	r9, r4, r1, r9
 800a03a:	492f      	ldr	r1, [pc, #188]	@ (800a0f8 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800a03c:	fb25 9901 	smlad	r9, r5, r1, r9
 800a040:	492e      	ldr	r1, [pc, #184]	@ (800a0fc <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800a042:	fb20 9901 	smlad	r9, r0, r1, r9
 800a046:	492e      	ldr	r1, [pc, #184]	@ (800a100 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800a048:	fb23 9301 	smlad	r3, r3, r1, r9
 800a04c:	482d      	ldr	r0, [pc, #180]	@ (800a104 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800a04e:	fb27 3300 	smlad	r3, r7, r0, r3
 800a052:	9303      	str	r3, [sp, #12]
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 800a058:	f5a6 1580 	sub.w	r5, r6, #1048576	@ 0x100000
 800a05c:	442b      	add	r3, r5
 800a05e:	461a      	mov	r2, r3
 800a060:	9b06      	ldr	r3, [sp, #24]
 800a062:	9506      	str	r5, [sp, #24]
 800a064:	1ad2      	subs	r2, r2, r3
 800a066:	17d1      	asrs	r1, r2, #31
 800a068:	fba2 2304 	umull	r2, r3, r2, r4
 800a06c:	fb04 3301 	mla	r3, r4, r1, r3
 800a070:	f112 4900 	adds.w	r9, r2, #2147483648	@ 0x80000000
 800a074:	f143 0a00 	adc.w	sl, r3, #0
 800a078:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a07a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800a07e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a082:	2100      	movs	r1, #0
 800a084:	fbc3 0102 	smlal	r0, r1, r3, r2
 800a088:	9b07      	ldr	r3, [sp, #28]
 800a08a:	108a      	asrs	r2, r1, #2
 800a08c:	f302 020f 	ssat	r2, #16, r2
 800a090:	f823 2b02 	strh.w	r2, [r3], #2
 800a094:	ea4f 024a 	mov.w	r2, sl, lsl #1
 800a098:	9204      	str	r2, [sp, #16]
 800a09a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a09c:	9307      	str	r3, [sp, #28]
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	f10b 0b10 	add.w	fp, fp, #16
 800a0a4:	f47f aed1 	bne.w	8009e4a <D128_1CH_HTONS_VOL_HP+0x42>
 800a0a8:	9e05      	ldr	r6, [sp, #20]
 800a0aa:	4629      	mov	r1, r5
 800a0ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a0ae:	9803      	ldr	r0, [sp, #12]
 800a0b0:	6098      	str	r0, [r3, #8]
 800a0b2:	9802      	ldr	r0, [sp, #8]
 800a0b4:	60d8      	str	r0, [r3, #12]
 800a0b6:	9804      	ldr	r0, [sp, #16]
 800a0b8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a0ba:	61de      	str	r6, [r3, #28]
 800a0bc:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	619a      	str	r2, [r3, #24]
 800a0c4:	b013      	add	sp, #76	@ 0x4c
 800a0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ca:	9906      	ldr	r1, [sp, #24]
 800a0cc:	e7ee      	b.n	800a0ac <D128_1CH_HTONS_VOL_HP+0x2a4>
 800a0ce:	bf00      	nop
 800a0d0:	00780069 	.word	0x00780069
 800a0d4:	005b004e 	.word	0x005b004e
 800a0d8:	00420037 	.word	0x00420037
 800a0dc:	002d0024 	.word	0x002d0024
 800a0e0:	001c0015 	.word	0x001c0015
 800a0e4:	000f000a 	.word	0x000f000a
 800a0e8:	00060003 	.word	0x00060003
 800a0ec:	00880096 	.word	0x00880096
 800a0f0:	00a200ac 	.word	0x00a200ac
 800a0f4:	0015001c 	.word	0x0015001c
 800a0f8:	0024002d 	.word	0x0024002d
 800a0fc:	00370042 	.word	0x00370042
 800a100:	004e005b 	.word	0x004e005b
 800a104:	00690078 	.word	0x00690078
 800a108:	20000010 	.word	0x20000010
 800a10c:	00b400ba 	.word	0x00b400ba
 800a110:	00be00c0 	.word	0x00be00c0
 800a114:	00c000be 	.word	0x00c000be
 800a118:	00ba00b4 	.word	0x00ba00b4
 800a11c:	00ac00a2 	.word	0x00ac00a2
 800a120:	00960088 	.word	0x00960088
 800a124:	00030006 	.word	0x00030006
 800a128:	000a000f 	.word	0x000a000f

0800a12c <PDM_Filter_Init>:
 800a12c:	4a59      	ldr	r2, [pc, #356]	@ (800a294 <PDM_Filter_Init+0x168>)
 800a12e:	495a      	ldr	r1, [pc, #360]	@ (800a298 <PDM_Filter_Init+0x16c>)
 800a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a132:	6813      	ldr	r3, [r2, #0]
 800a134:	f023 0301 	bic.w	r3, r3, #1
 800a138:	6013      	str	r3, [r2, #0]
 800a13a:	680b      	ldr	r3, [r1, #0]
 800a13c:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800a140:	4013      	ands	r3, r2
 800a142:	f24c 2540 	movw	r5, #49728	@ 0xc240
 800a146:	42ab      	cmp	r3, r5
 800a148:	4604      	mov	r4, r0
 800a14a:	d044      	beq.n	800a1d6 <PDM_Filter_Init+0xaa>
 800a14c:	680b      	ldr	r3, [r1, #0]
 800a14e:	f24c 2170 	movw	r1, #49776	@ 0xc270
 800a152:	401a      	ands	r2, r3
 800a154:	428a      	cmp	r2, r1
 800a156:	d03e      	beq.n	800a1d6 <PDM_Filter_Init+0xaa>
 800a158:	4b50      	ldr	r3, [pc, #320]	@ (800a29c <PDM_Filter_Init+0x170>)
 800a15a:	2201      	movs	r2, #1
 800a15c:	601a      	str	r2, [r3, #0]
 800a15e:	6819      	ldr	r1, [r3, #0]
 800a160:	2900      	cmp	r1, #0
 800a162:	d1fc      	bne.n	800a15e <PDM_Filter_Init+0x32>
 800a164:	4b4e      	ldr	r3, [pc, #312]	@ (800a2a0 <PDM_Filter_Init+0x174>)
 800a166:	4a4f      	ldr	r2, [pc, #316]	@ (800a2a4 <PDM_Filter_Init+0x178>)
 800a168:	601a      	str	r2, [r3, #0]
 800a16a:	681a      	ldr	r2, [r3, #0]
 800a16c:	4b4e      	ldr	r3, [pc, #312]	@ (800a2a8 <PDM_Filter_Init+0x17c>)
 800a16e:	429a      	cmp	r2, r3
 800a170:	f104 000c 	add.w	r0, r4, #12
 800a174:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800a178:	d047      	beq.n	800a20a <PDM_Filter_Init+0xde>
 800a17a:	f001 fb67 	bl	800b84c <memset>
 800a17e:	2300      	movs	r3, #0
 800a180:	6463      	str	r3, [r4, #68]	@ 0x44
 800a182:	8820      	ldrh	r0, [r4, #0]
 800a184:	8963      	ldrh	r3, [r4, #10]
 800a186:	8922      	ldrh	r2, [r4, #8]
 800a188:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800a18a:	2801      	cmp	r0, #1
 800a18c:	f04f 0300 	mov.w	r3, #0
 800a190:	61a3      	str	r3, [r4, #24]
 800a192:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800a196:	60e3      	str	r3, [r4, #12]
 800a198:	6263      	str	r3, [r4, #36]	@ 0x24
 800a19a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800a19e:	6423      	str	r3, [r4, #64]	@ 0x40
 800a1a0:	86e2      	strh	r2, [r4, #54]	@ 0x36
 800a1a2:	d93a      	bls.n	800a21a <PDM_Filter_Init+0xee>
 800a1a4:	2003      	movs	r0, #3
 800a1a6:	2302      	movs	r3, #2
 800a1a8:	8862      	ldrh	r2, [r4, #2]
 800a1aa:	2a01      	cmp	r2, #1
 800a1ac:	d932      	bls.n	800a214 <PDM_Filter_Init+0xe8>
 800a1ae:	2140      	movs	r1, #64	@ 0x40
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800a1b4:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800a1b8:	6862      	ldr	r2, [r4, #4]
 800a1ba:	bf04      	itt	eq
 800a1bc:	6421      	streq	r1, [r4, #64]	@ 0x40
 800a1be:	460b      	moveq	r3, r1
 800a1c0:	b11a      	cbz	r2, 800a1ca <PDM_Filter_Init+0x9e>
 800a1c2:	f043 0310 	orr.w	r3, r3, #16
 800a1c6:	6423      	str	r3, [r4, #64]	@ 0x40
 800a1c8:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	8722      	strh	r2, [r4, #56]	@ 0x38
 800a1ce:	b908      	cbnz	r0, 800a1d4 <PDM_Filter_Init+0xa8>
 800a1d0:	3380      	adds	r3, #128	@ 0x80
 800a1d2:	6423      	str	r3, [r4, #64]	@ 0x40
 800a1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1d6:	4b35      	ldr	r3, [pc, #212]	@ (800a2ac <PDM_Filter_Init+0x180>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1bc      	bne.n	800a158 <PDM_Filter_Init+0x2c>
 800a1de:	4a34      	ldr	r2, [pc, #208]	@ (800a2b0 <PDM_Filter_Init+0x184>)
 800a1e0:	6813      	ldr	r3, [r2, #0]
 800a1e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a1e6:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800a1ea:	d006      	beq.n	800a1fa <PDM_Filter_Init+0xce>
 800a1ec:	6813      	ldr	r3, [r2, #0]
 800a1ee:	f240 4283 	movw	r2, #1155	@ 0x483
 800a1f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d1ae      	bne.n	800a158 <PDM_Filter_Init+0x2c>
 800a1fa:	4b2e      	ldr	r3, [pc, #184]	@ (800a2b4 <PDM_Filter_Init+0x188>)
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	601a      	str	r2, [r3, #0]
 800a200:	6819      	ldr	r1, [r3, #0]
 800a202:	2900      	cmp	r1, #0
 800a204:	d1fc      	bne.n	800a200 <PDM_Filter_Init+0xd4>
 800a206:	4b2c      	ldr	r3, [pc, #176]	@ (800a2b8 <PDM_Filter_Init+0x18c>)
 800a208:	e7ad      	b.n	800a166 <PDM_Filter_Init+0x3a>
 800a20a:	f001 fb1f 	bl	800b84c <memset>
 800a20e:	4b26      	ldr	r3, [pc, #152]	@ (800a2a8 <PDM_Filter_Init+0x17c>)
 800a210:	6463      	str	r3, [r4, #68]	@ 0x44
 800a212:	e7b6      	b.n	800a182 <PDM_Filter_Init+0x56>
 800a214:	d038      	beq.n	800a288 <PDM_Filter_Init+0x15c>
 800a216:	4618      	mov	r0, r3
 800a218:	e7c9      	b.n	800a1ae <PDM_Filter_Init+0x82>
 800a21a:	4d28      	ldr	r5, [pc, #160]	@ (800a2bc <PDM_Filter_Init+0x190>)
 800a21c:	782a      	ldrb	r2, [r5, #0]
 800a21e:	d01a      	beq.n	800a256 <PDM_Filter_Init+0x12a>
 800a220:	2a01      	cmp	r2, #1
 800a222:	d001      	beq.n	800a228 <PDM_Filter_Init+0xfc>
 800a224:	2001      	movs	r0, #1
 800a226:	e7bf      	b.n	800a1a8 <PDM_Filter_Init+0x7c>
 800a228:	4925      	ldr	r1, [pc, #148]	@ (800a2c0 <PDM_Filter_Init+0x194>)
 800a22a:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 800a2c8 <PDM_Filter_Init+0x19c>
 800a22e:	4f25      	ldr	r7, [pc, #148]	@ (800a2c4 <PDM_Filter_Init+0x198>)
 800a230:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800a234:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a238:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800a23c:	ea02 0007 	and.w	r0, r2, r7
 800a240:	4303      	orrs	r3, r0
 800a242:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800a246:	4413      	add	r3, r2
 800a248:	428e      	cmp	r6, r1
 800a24a:	600b      	str	r3, [r1, #0]
 800a24c:	d1f2      	bne.n	800a234 <PDM_Filter_Init+0x108>
 800a24e:	2300      	movs	r3, #0
 800a250:	702b      	strb	r3, [r5, #0]
 800a252:	2001      	movs	r0, #1
 800a254:	e7a8      	b.n	800a1a8 <PDM_Filter_Init+0x7c>
 800a256:	2a00      	cmp	r2, #0
 800a258:	d1a6      	bne.n	800a1a8 <PDM_Filter_Init+0x7c>
 800a25a:	4919      	ldr	r1, [pc, #100]	@ (800a2c0 <PDM_Filter_Init+0x194>)
 800a25c:	f8df c068 	ldr.w	ip, [pc, #104]	@ 800a2c8 <PDM_Filter_Init+0x19c>
 800a260:	4f18      	ldr	r7, [pc, #96]	@ (800a2c4 <PDM_Filter_Init+0x198>)
 800a262:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800a266:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a26a:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800a26e:	ea02 0007 	and.w	r0, r2, r7
 800a272:	4303      	orrs	r3, r0
 800a274:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800a278:	4413      	add	r3, r2
 800a27a:	428e      	cmp	r6, r1
 800a27c:	600b      	str	r3, [r1, #0]
 800a27e:	d1f2      	bne.n	800a266 <PDM_Filter_Init+0x13a>
 800a280:	2001      	movs	r0, #1
 800a282:	7028      	strb	r0, [r5, #0]
 800a284:	2300      	movs	r3, #0
 800a286:	e78f      	b.n	800a1a8 <PDM_Filter_Init+0x7c>
 800a288:	2220      	movs	r2, #32
 800a28a:	4618      	mov	r0, r3
 800a28c:	6422      	str	r2, [r4, #64]	@ 0x40
 800a28e:	4613      	mov	r3, r2
 800a290:	2160      	movs	r1, #96	@ 0x60
 800a292:	e78e      	b.n	800a1b2 <PDM_Filter_Init+0x86>
 800a294:	e0002000 	.word	0xe0002000
 800a298:	e000ed00 	.word	0xe000ed00
 800a29c:	40023008 	.word	0x40023008
 800a2a0:	40023000 	.word	0x40023000
 800a2a4:	f407a5c2 	.word	0xf407a5c2
 800a2a8:	b5e8b5cd 	.word	0xb5e8b5cd
 800a2ac:	e0042000 	.word	0xe0042000
 800a2b0:	5c001000 	.word	0x5c001000
 800a2b4:	58024c08 	.word	0x58024c08
 800a2b8:	58024c00 	.word	0x58024c00
 800a2bc:	2000b1f6 	.word	0x2000b1f6
 800a2c0:	2000000c 	.word	0x2000000c
 800a2c4:	000ffc00 	.word	0x000ffc00
 800a2c8:	3ff00000 	.word	0x3ff00000

0800a2cc <PDM_Filter_setConfig>:
 800a2cc:	4b6d      	ldr	r3, [pc, #436]	@ (800a484 <PDM_Filter_setConfig+0x1b8>)
 800a2ce:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d12f      	bne.n	800a334 <PDM_Filter_setConfig+0x68>
 800a2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2d6:	880e      	ldrh	r6, [r1, #0]
 800a2d8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a2da:	f9b1 7004 	ldrsh.w	r7, [r1, #4]
 800a2de:	ed2d 8b02 	vpush	{d8}
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	1e72      	subs	r2, r6, #1
 800a2e6:	460d      	mov	r5, r1
 800a2e8:	2a06      	cmp	r2, #6
 800a2ea:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a2ee:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	@ 0x38
 800a2f2:	6421      	str	r1, [r4, #64]	@ 0x40
 800a2f4:	b083      	sub	sp, #12
 800a2f6:	d904      	bls.n	800a302 <PDM_Filter_setConfig+0x36>
 800a2f8:	42b8      	cmp	r0, r7
 800a2fa:	f000 80bb 	beq.w	800a474 <PDM_Filter_setConfig+0x1a8>
 800a2fe:	2008      	movs	r0, #8
 800a300:	e01d      	b.n	800a33e <PDM_Filter_setConfig+0x72>
 800a302:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800a304:	42b2      	cmp	r2, r6
 800a306:	d070      	beq.n	800a3ea <PDM_Filter_setConfig+0x11e>
 800a308:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 800a30c:	f023 0301 	bic.w	r3, r3, #1
 800a310:	4333      	orrs	r3, r6
 800a312:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a316:	6423      	str	r3, [r4, #64]	@ 0x40
 800a318:	2a70      	cmp	r2, #112	@ 0x70
 800a31a:	f003 030f 	and.w	r3, r3, #15
 800a31e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a322:	d067      	beq.n	800a3f4 <PDM_Filter_setConfig+0x128>
 800a324:	2b06      	cmp	r3, #6
 800a326:	d809      	bhi.n	800a33c <PDM_Filter_setConfig+0x70>
 800a328:	e8df f003 	tbb	[pc, r3]
 800a32c:	89868380 	.word	0x89868380
 800a330:	8f8c      	.short	0x8f8c
 800a332:	7d          	.byte	0x7d
 800a333:	00          	.byte	0x00
 800a334:	2004      	movs	r0, #4
 800a336:	4770      	bx	lr
 800a338:	4b53      	ldr	r3, [pc, #332]	@ (800a488 <PDM_Filter_setConfig+0x1bc>)
 800a33a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a33c:	2000      	movs	r0, #0
 800a33e:	f117 0f0c 	cmn.w	r7, #12
 800a342:	da0a      	bge.n	800a35a <PDM_Filter_setConfig+0x8e>
 800a344:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800a348:	3040      	adds	r0, #64	@ 0x40
 800a34a:	80ab      	strh	r3, [r5, #4]
 800a34c:	886b      	ldrh	r3, [r5, #2]
 800a34e:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a350:	8626      	strh	r6, [r4, #48]	@ 0x30
 800a352:	b003      	add	sp, #12
 800a354:	ecbd 8b02 	vpop	{d8}
 800a358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a35a:	2f33      	cmp	r7, #51	@ 0x33
 800a35c:	dc41      	bgt.n	800a3e2 <PDM_Filter_setConfig+0x116>
 800a35e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a360:	f003 030f 	and.w	r3, r3, #15
 800a364:	3b01      	subs	r3, #1
 800a366:	2b06      	cmp	r3, #6
 800a368:	d858      	bhi.n	800a41c <PDM_Filter_setConfig+0x150>
 800a36a:	4948      	ldr	r1, [pc, #288]	@ (800a48c <PDM_Filter_setConfig+0x1c0>)
 800a36c:	4a48      	ldr	r2, [pc, #288]	@ (800a490 <PDM_Filter_setConfig+0x1c4>)
 800a36e:	eddf 0a49 	vldr	s1, [pc, #292]	@ 800a494 <PDM_Filter_setConfig+0x1c8>
 800a372:	9001      	str	r0, [sp, #4]
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	4419      	add	r1, r3
 800a378:	edd1 7a00 	vldr	s15, [r1]
 800a37c:	4413      	add	r3, r2
 800a37e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800a382:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800a386:	ed93 8a00 	vldr	s16, [r3]
 800a38a:	f001 fb83 	bl	800ba94 <powf>
 800a38e:	9801      	ldr	r0, [sp, #4]
 800a390:	eef0 8a40 	vmov.f32	s17, s0
 800a394:	ee07 7a10 	vmov	s14, r7
 800a398:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800a498 <PDM_Filter_setConfig+0x1cc>
 800a39c:	9001      	str	r0, [sp, #4]
 800a39e:	eef8 0ac7 	vcvt.f32.s32	s1, s14
 800a3a2:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800a3a6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800a3aa:	f001 fb73 	bl	800ba94 <powf>
 800a3ae:	ee28 8a28 	vmul.f32	s16, s16, s17
 800a3b2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a3b6:	f001 fc3b 	bl	800bc30 <roundf>
 800a3ba:	9801      	ldr	r0, [sp, #4]
 800a3bc:	886b      	ldrh	r3, [r5, #2]
 800a3be:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a3c0:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800a3c4:	8727      	strh	r7, [r4, #56]	@ 0x38
 800a3c6:	8626      	strh	r6, [r4, #48]	@ 0x30
 800a3c8:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d1c0      	bne.n	800a352 <PDM_Filter_setConfig+0x86>
 800a3d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a3d2:	2000      	movs	r0, #0
 800a3d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a3d8:	6423      	str	r3, [r4, #64]	@ 0x40
 800a3da:	b003      	add	sp, #12
 800a3dc:	ecbd 8b02 	vpop	{d8}
 800a3e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3e2:	2333      	movs	r3, #51	@ 0x33
 800a3e4:	3040      	adds	r0, #64	@ 0x40
 800a3e6:	80ab      	strh	r3, [r5, #4]
 800a3e8:	e7b0      	b.n	800a34c <PDM_Filter_setConfig+0x80>
 800a3ea:	42b8      	cmp	r0, r7
 800a3ec:	d1a6      	bne.n	800a33c <PDM_Filter_setConfig+0x70>
 800a3ee:	886b      	ldrh	r3, [r5, #2]
 800a3f0:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a3f2:	e7ed      	b.n	800a3d0 <PDM_Filter_setConfig+0x104>
 800a3f4:	2b06      	cmp	r3, #6
 800a3f6:	d8a1      	bhi.n	800a33c <PDM_Filter_setConfig+0x70>
 800a3f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a400 <PDM_Filter_setConfig+0x134>)
 800a3fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fe:	bf00      	nop
 800a400:	0800a46f 	.word	0x0800a46f
 800a404:	0800a469 	.word	0x0800a469
 800a408:	0800a45d 	.word	0x0800a45d
 800a40c:	0800a457 	.word	0x0800a457
 800a410:	0800a339 	.word	0x0800a339
 800a414:	0800a451 	.word	0x0800a451
 800a418:	0800a463 	.word	0x0800a463
 800a41c:	eddf 8a1f 	vldr	s17, [pc, #124]	@ 800a49c <PDM_Filter_setConfig+0x1d0>
 800a420:	ed9f 8a1f 	vldr	s16, [pc, #124]	@ 800a4a0 <PDM_Filter_setConfig+0x1d4>
 800a424:	e7b6      	b.n	800a394 <PDM_Filter_setConfig+0xc8>
 800a426:	4b1f      	ldr	r3, [pc, #124]	@ (800a4a4 <PDM_Filter_setConfig+0x1d8>)
 800a428:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a42a:	e787      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a42c:	4b1e      	ldr	r3, [pc, #120]	@ (800a4a8 <PDM_Filter_setConfig+0x1dc>)
 800a42e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a430:	e784      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a432:	4b1e      	ldr	r3, [pc, #120]	@ (800a4ac <PDM_Filter_setConfig+0x1e0>)
 800a434:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a436:	e781      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a438:	4b1d      	ldr	r3, [pc, #116]	@ (800a4b0 <PDM_Filter_setConfig+0x1e4>)
 800a43a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a43c:	e77e      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a43e:	4b1d      	ldr	r3, [pc, #116]	@ (800a4b4 <PDM_Filter_setConfig+0x1e8>)
 800a440:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a442:	e77b      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a444:	4b1c      	ldr	r3, [pc, #112]	@ (800a4b8 <PDM_Filter_setConfig+0x1ec>)
 800a446:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a448:	e778      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a44a:	4b1c      	ldr	r3, [pc, #112]	@ (800a4bc <PDM_Filter_setConfig+0x1f0>)
 800a44c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a44e:	e775      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a450:	4b1b      	ldr	r3, [pc, #108]	@ (800a4c0 <PDM_Filter_setConfig+0x1f4>)
 800a452:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a454:	e772      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a456:	4b1b      	ldr	r3, [pc, #108]	@ (800a4c4 <PDM_Filter_setConfig+0x1f8>)
 800a458:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a45a:	e76f      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a45c:	4b1a      	ldr	r3, [pc, #104]	@ (800a4c8 <PDM_Filter_setConfig+0x1fc>)
 800a45e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a460:	e76c      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a462:	4b1a      	ldr	r3, [pc, #104]	@ (800a4cc <PDM_Filter_setConfig+0x200>)
 800a464:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a466:	e769      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a468:	4b19      	ldr	r3, [pc, #100]	@ (800a4d0 <PDM_Filter_setConfig+0x204>)
 800a46a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a46c:	e766      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a46e:	4b19      	ldr	r3, [pc, #100]	@ (800a4d4 <PDM_Filter_setConfig+0x208>)
 800a470:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a472:	e763      	b.n	800a33c <PDM_Filter_setConfig+0x70>
 800a474:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 800a476:	42b3      	cmp	r3, r6
 800a478:	f47f af41 	bne.w	800a2fe <PDM_Filter_setConfig+0x32>
 800a47c:	886b      	ldrh	r3, [r5, #2]
 800a47e:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a480:	2008      	movs	r0, #8
 800a482:	e766      	b.n	800a352 <PDM_Filter_setConfig+0x86>
 800a484:	b5e8b5cd 	.word	0xb5e8b5cd
 800a488:	080095ad 	.word	0x080095ad
 800a48c:	0800d084 	.word	0x0800d084
 800a490:	0800d0a0 	.word	0x0800d0a0
 800a494:	42000000 	.word	0x42000000
 800a498:	3d4ccccd 	.word	0x3d4ccccd
 800a49c:	4f800000 	.word	0x4f800000
 800a4a0:	00000000 	.word	0x00000000
 800a4a4:	080089ad 	.word	0x080089ad
 800a4a8:	08008b35 	.word	0x08008b35
 800a4ac:	08008d1d 	.word	0x08008d1d
 800a4b0:	08008f39 	.word	0x08008f39
 800a4b4:	080091cd 	.word	0x080091cd
 800a4b8:	0800870d 	.word	0x0800870d
 800a4bc:	08008825 	.word	0x08008825
 800a4c0:	08009695 	.word	0x08009695
 800a4c4:	08009e09 	.word	0x08009e09
 800a4c8:	08009c01 	.word	0x08009c01
 800a4cc:	080097d9 	.word	0x080097d9
 800a4d0:	08009a61 	.word	0x08009a61
 800a4d4:	080098f5 	.word	0x080098f5

0800a4d8 <PDM_Filter>:
 800a4d8:	b410      	push	{r4}
 800a4da:	4b0b      	ldr	r3, [pc, #44]	@ (800a508 <PDM_Filter+0x30>)
 800a4dc:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800a4de:	429c      	cmp	r4, r3
 800a4e0:	d107      	bne.n	800a4f2 <PDM_Filter+0x1a>
 800a4e2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a4e4:	05dc      	lsls	r4, r3, #23
 800a4e6:	d508      	bpl.n	800a4fa <PDM_Filter+0x22>
 800a4e8:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800a4ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4ee:	320c      	adds	r2, #12
 800a4f0:	4718      	bx	r3
 800a4f2:	2004      	movs	r0, #4
 800a4f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4f8:	4770      	bx	lr
 800a4fa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a4fe:	bf14      	ite	ne
 800a500:	2020      	movne	r0, #32
 800a502:	2030      	moveq	r0, #48	@ 0x30
 800a504:	e7f6      	b.n	800a4f4 <PDM_Filter+0x1c>
 800a506:	bf00      	nop
 800a508:	b5e8b5cd 	.word	0xb5e8b5cd

0800a50c <arm_rfft_32_fast_init_f32>:
 800a50c:	b150      	cbz	r0, 800a524 <arm_rfft_32_fast_init_f32+0x18>
 800a50e:	b510      	push	{r4, lr}
 800a510:	2110      	movs	r1, #16
 800a512:	4604      	mov	r4, r0
 800a514:	f000 fe7c 	bl	800b210 <arm_cfft_init_f32>
 800a518:	b918      	cbnz	r0, 800a522 <arm_rfft_32_fast_init_f32+0x16>
 800a51a:	4b04      	ldr	r3, [pc, #16]	@ (800a52c <arm_rfft_32_fast_init_f32+0x20>)
 800a51c:	6163      	str	r3, [r4, #20]
 800a51e:	2220      	movs	r2, #32
 800a520:	8222      	strh	r2, [r4, #16]
 800a522:	bd10      	pop	{r4, pc}
 800a524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a528:	4770      	bx	lr
 800a52a:	bf00      	nop
 800a52c:	08025b14 	.word	0x08025b14

0800a530 <arm_rfft_64_fast_init_f32>:
 800a530:	b150      	cbz	r0, 800a548 <arm_rfft_64_fast_init_f32+0x18>
 800a532:	b510      	push	{r4, lr}
 800a534:	2120      	movs	r1, #32
 800a536:	4604      	mov	r4, r0
 800a538:	f000 fe6a 	bl	800b210 <arm_cfft_init_f32>
 800a53c:	b918      	cbnz	r0, 800a546 <arm_rfft_64_fast_init_f32+0x16>
 800a53e:	4b04      	ldr	r3, [pc, #16]	@ (800a550 <arm_rfft_64_fast_init_f32+0x20>)
 800a540:	6163      	str	r3, [r4, #20]
 800a542:	2240      	movs	r2, #64	@ 0x40
 800a544:	8222      	strh	r2, [r4, #16]
 800a546:	bd10      	pop	{r4, pc}
 800a548:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	0802a394 	.word	0x0802a394

0800a554 <arm_rfft_128_fast_init_f32>:
 800a554:	b150      	cbz	r0, 800a56c <arm_rfft_128_fast_init_f32+0x18>
 800a556:	b510      	push	{r4, lr}
 800a558:	2140      	movs	r1, #64	@ 0x40
 800a55a:	4604      	mov	r4, r0
 800a55c:	f000 fe58 	bl	800b210 <arm_cfft_init_f32>
 800a560:	b918      	cbnz	r0, 800a56a <arm_rfft_128_fast_init_f32+0x16>
 800a562:	4b04      	ldr	r3, [pc, #16]	@ (800a574 <arm_rfft_128_fast_init_f32+0x20>)
 800a564:	6163      	str	r3, [r4, #20]
 800a566:	2280      	movs	r2, #128	@ 0x80
 800a568:	8222      	strh	r2, [r4, #16]
 800a56a:	bd10      	pop	{r4, pc}
 800a56c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	08023514 	.word	0x08023514

0800a578 <arm_rfft_256_fast_init_f32>:
 800a578:	b158      	cbz	r0, 800a592 <arm_rfft_256_fast_init_f32+0x1a>
 800a57a:	b510      	push	{r4, lr}
 800a57c:	2180      	movs	r1, #128	@ 0x80
 800a57e:	4604      	mov	r4, r0
 800a580:	f000 fe46 	bl	800b210 <arm_cfft_init_f32>
 800a584:	b920      	cbnz	r0, 800a590 <arm_rfft_256_fast_init_f32+0x18>
 800a586:	4b04      	ldr	r3, [pc, #16]	@ (800a598 <arm_rfft_256_fast_init_f32+0x20>)
 800a588:	6163      	str	r3, [r4, #20]
 800a58a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a58e:	8222      	strh	r2, [r4, #16]
 800a590:	bd10      	pop	{r4, pc}
 800a592:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a596:	4770      	bx	lr
 800a598:	08025714 	.word	0x08025714

0800a59c <arm_rfft_512_fast_init_f32>:
 800a59c:	b160      	cbz	r0, 800a5b8 <arm_rfft_512_fast_init_f32+0x1c>
 800a59e:	b510      	push	{r4, lr}
 800a5a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	f000 fe33 	bl	800b210 <arm_cfft_init_f32>
 800a5aa:	b920      	cbnz	r0, 800a5b6 <arm_rfft_512_fast_init_f32+0x1a>
 800a5ac:	4b04      	ldr	r3, [pc, #16]	@ (800a5c0 <arm_rfft_512_fast_init_f32+0x24>)
 800a5ae:	6163      	str	r3, [r4, #20]
 800a5b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5b4:	8222      	strh	r2, [r4, #16]
 800a5b6:	bd10      	pop	{r4, pc}
 800a5b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5bc:	4770      	bx	lr
 800a5be:	bf00      	nop
 800a5c0:	08029b94 	.word	0x08029b94

0800a5c4 <arm_rfft_1024_fast_init_f32>:
 800a5c4:	b160      	cbz	r0, 800a5e0 <arm_rfft_1024_fast_init_f32+0x1c>
 800a5c6:	b510      	push	{r4, lr}
 800a5c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	f000 fe1f 	bl	800b210 <arm_cfft_init_f32>
 800a5d2:	b920      	cbnz	r0, 800a5de <arm_rfft_1024_fast_init_f32+0x1a>
 800a5d4:	4b04      	ldr	r3, [pc, #16]	@ (800a5e8 <arm_rfft_1024_fast_init_f32+0x24>)
 800a5d6:	6163      	str	r3, [r4, #20]
 800a5d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a5dc:	8222      	strh	r2, [r4, #16]
 800a5de:	bd10      	pop	{r4, pc}
 800a5e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5e4:	4770      	bx	lr
 800a5e6:	bf00      	nop
 800a5e8:	08022514 	.word	0x08022514

0800a5ec <arm_rfft_2048_fast_init_f32>:
 800a5ec:	b160      	cbz	r0, 800a608 <arm_rfft_2048_fast_init_f32+0x1c>
 800a5ee:	b510      	push	{r4, lr}
 800a5f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	f000 fe0b 	bl	800b210 <arm_cfft_init_f32>
 800a5fa:	b920      	cbnz	r0, 800a606 <arm_rfft_2048_fast_init_f32+0x1a>
 800a5fc:	4b04      	ldr	r3, [pc, #16]	@ (800a610 <arm_rfft_2048_fast_init_f32+0x24>)
 800a5fe:	6163      	str	r3, [r4, #20]
 800a600:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a604:	8222      	strh	r2, [r4, #16]
 800a606:	bd10      	pop	{r4, pc}
 800a608:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	08023714 	.word	0x08023714

0800a614 <arm_rfft_4096_fast_init_f32>:
 800a614:	b160      	cbz	r0, 800a630 <arm_rfft_4096_fast_init_f32+0x1c>
 800a616:	b510      	push	{r4, lr}
 800a618:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a61c:	4604      	mov	r4, r0
 800a61e:	f000 fdf7 	bl	800b210 <arm_cfft_init_f32>
 800a622:	b920      	cbnz	r0, 800a62e <arm_rfft_4096_fast_init_f32+0x1a>
 800a624:	4b04      	ldr	r3, [pc, #16]	@ (800a638 <arm_rfft_4096_fast_init_f32+0x24>)
 800a626:	6163      	str	r3, [r4, #20]
 800a628:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a62c:	8222      	strh	r2, [r4, #16]
 800a62e:	bd10      	pop	{r4, pc}
 800a630:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a634:	4770      	bx	lr
 800a636:	bf00      	nop
 800a638:	08025b94 	.word	0x08025b94

0800a63c <arm_rfft_fast_init_f32>:
 800a63c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a640:	d024      	beq.n	800a68c <arm_rfft_fast_init_f32+0x50>
 800a642:	d807      	bhi.n	800a654 <arm_rfft_fast_init_f32+0x18>
 800a644:	2980      	cmp	r1, #128	@ 0x80
 800a646:	d01c      	beq.n	800a682 <arm_rfft_fast_init_f32+0x46>
 800a648:	d90c      	bls.n	800a664 <arm_rfft_fast_init_f32+0x28>
 800a64a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800a64e:	d11a      	bne.n	800a686 <arm_rfft_fast_init_f32+0x4a>
 800a650:	4b0f      	ldr	r3, [pc, #60]	@ (800a690 <arm_rfft_fast_init_f32+0x54>)
 800a652:	4718      	bx	r3
 800a654:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800a658:	d011      	beq.n	800a67e <arm_rfft_fast_init_f32+0x42>
 800a65a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800a65e:	d107      	bne.n	800a670 <arm_rfft_fast_init_f32+0x34>
 800a660:	4b0c      	ldr	r3, [pc, #48]	@ (800a694 <arm_rfft_fast_init_f32+0x58>)
 800a662:	4718      	bx	r3
 800a664:	2920      	cmp	r1, #32
 800a666:	d008      	beq.n	800a67a <arm_rfft_fast_init_f32+0x3e>
 800a668:	2940      	cmp	r1, #64	@ 0x40
 800a66a:	d10c      	bne.n	800a686 <arm_rfft_fast_init_f32+0x4a>
 800a66c:	4b0a      	ldr	r3, [pc, #40]	@ (800a698 <arm_rfft_fast_init_f32+0x5c>)
 800a66e:	e7f0      	b.n	800a652 <arm_rfft_fast_init_f32+0x16>
 800a670:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a674:	d107      	bne.n	800a686 <arm_rfft_fast_init_f32+0x4a>
 800a676:	4b09      	ldr	r3, [pc, #36]	@ (800a69c <arm_rfft_fast_init_f32+0x60>)
 800a678:	e7eb      	b.n	800a652 <arm_rfft_fast_init_f32+0x16>
 800a67a:	4b09      	ldr	r3, [pc, #36]	@ (800a6a0 <arm_rfft_fast_init_f32+0x64>)
 800a67c:	e7e9      	b.n	800a652 <arm_rfft_fast_init_f32+0x16>
 800a67e:	4b09      	ldr	r3, [pc, #36]	@ (800a6a4 <arm_rfft_fast_init_f32+0x68>)
 800a680:	e7e7      	b.n	800a652 <arm_rfft_fast_init_f32+0x16>
 800a682:	4b09      	ldr	r3, [pc, #36]	@ (800a6a8 <arm_rfft_fast_init_f32+0x6c>)
 800a684:	e7e5      	b.n	800a652 <arm_rfft_fast_init_f32+0x16>
 800a686:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a68a:	4770      	bx	lr
 800a68c:	4b07      	ldr	r3, [pc, #28]	@ (800a6ac <arm_rfft_fast_init_f32+0x70>)
 800a68e:	e7e0      	b.n	800a652 <arm_rfft_fast_init_f32+0x16>
 800a690:	0800a579 	.word	0x0800a579
 800a694:	0800a615 	.word	0x0800a615
 800a698:	0800a531 	.word	0x0800a531
 800a69c:	0800a5c5 	.word	0x0800a5c5
 800a6a0:	0800a50d 	.word	0x0800a50d
 800a6a4:	0800a5ed 	.word	0x0800a5ed
 800a6a8:	0800a555 	.word	0x0800a555
 800a6ac:	0800a59d 	.word	0x0800a59d

0800a6b0 <stage_rfft_f32>:
 800a6b0:	b410      	push	{r4}
 800a6b2:	edd1 7a00 	vldr	s15, [r1]
 800a6b6:	ed91 7a01 	vldr	s14, [r1, #4]
 800a6ba:	8804      	ldrh	r4, [r0, #0]
 800a6bc:	6940      	ldr	r0, [r0, #20]
 800a6be:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a6c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a6c6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a6ca:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a6ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a6d2:	3c01      	subs	r4, #1
 800a6d4:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a6d8:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a6dc:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a6e0:	ed82 7a00 	vstr	s14, [r2]
 800a6e4:	edc2 7a01 	vstr	s15, [r2, #4]
 800a6e8:	3010      	adds	r0, #16
 800a6ea:	3210      	adds	r2, #16
 800a6ec:	3b08      	subs	r3, #8
 800a6ee:	3110      	adds	r1, #16
 800a6f0:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a6f4:	ed93 7a02 	vldr	s14, [r3, #8]
 800a6f8:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a6fc:	edd3 4a03 	vldr	s9, [r3, #12]
 800a700:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a704:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a708:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a70c:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a710:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a714:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a718:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a71c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a720:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a724:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a728:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a72c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a730:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a734:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a738:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a73c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a740:	3c01      	subs	r4, #1
 800a742:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a746:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a74a:	f1a3 0308 	sub.w	r3, r3, #8
 800a74e:	f101 0108 	add.w	r1, r1, #8
 800a752:	f100 0008 	add.w	r0, r0, #8
 800a756:	f102 0208 	add.w	r2, r2, #8
 800a75a:	d1c9      	bne.n	800a6f0 <stage_rfft_f32+0x40>
 800a75c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop

0800a764 <merge_rfft_f32>:
 800a764:	b410      	push	{r4}
 800a766:	edd1 7a00 	vldr	s15, [r1]
 800a76a:	edd1 6a01 	vldr	s13, [r1, #4]
 800a76e:	8804      	ldrh	r4, [r0, #0]
 800a770:	6940      	ldr	r0, [r0, #20]
 800a772:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a776:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a77a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a77e:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a782:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a786:	3c01      	subs	r4, #1
 800a788:	ed82 7a00 	vstr	s14, [r2]
 800a78c:	edc2 7a01 	vstr	s15, [r2, #4]
 800a790:	b3dc      	cbz	r4, 800a80a <merge_rfft_f32+0xa6>
 800a792:	00e3      	lsls	r3, r4, #3
 800a794:	3b08      	subs	r3, #8
 800a796:	440b      	add	r3, r1
 800a798:	3010      	adds	r0, #16
 800a79a:	3210      	adds	r2, #16
 800a79c:	3110      	adds	r1, #16
 800a79e:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a7a2:	ed93 7a02 	vldr	s14, [r3, #8]
 800a7a6:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a7aa:	edd3 4a03 	vldr	s9, [r3, #12]
 800a7ae:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a7b2:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a7b6:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a7ba:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a7be:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a7c2:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a7c6:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a7ca:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a7ce:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a7d2:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a7d6:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a7da:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a7de:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a7e2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a7e6:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a7ea:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a7ee:	3c01      	subs	r4, #1
 800a7f0:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a7f4:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a7f8:	f1a3 0308 	sub.w	r3, r3, #8
 800a7fc:	f101 0108 	add.w	r1, r1, #8
 800a800:	f100 0008 	add.w	r0, r0, #8
 800a804:	f102 0208 	add.w	r2, r2, #8
 800a808:	d1c9      	bne.n	800a79e <merge_rfft_f32+0x3a>
 800a80a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <arm_rfft_fast_f32>:
 800a810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a814:	461c      	mov	r4, r3
 800a816:	4605      	mov	r5, r0
 800a818:	4616      	mov	r6, r2
 800a81a:	b14b      	cbz	r3, 800a830 <arm_rfft_fast_f32+0x20>
 800a81c:	f7ff ffa2 	bl	800a764 <merge_rfft_f32>
 800a820:	4622      	mov	r2, r4
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	2301      	movs	r3, #1
 800a828:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a82c:	f000 bb34 	b.w	800ae98 <arm_cfft_f32>
 800a830:	460f      	mov	r7, r1
 800a832:	461a      	mov	r2, r3
 800a834:	2301      	movs	r3, #1
 800a836:	f000 fb2f 	bl	800ae98 <arm_cfft_f32>
 800a83a:	4632      	mov	r2, r6
 800a83c:	4639      	mov	r1, r7
 800a83e:	4628      	mov	r0, r5
 800a840:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a844:	f7ff bf34 	b.w	800a6b0 <stage_rfft_f32>

0800a848 <arm_cfft_radix8by2_f32>:
 800a848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a84c:	ed2d 8b08 	vpush	{d8-d11}
 800a850:	f8b0 c000 	ldrh.w	ip, [r0]
 800a854:	6842      	ldr	r2, [r0, #4]
 800a856:	4607      	mov	r7, r0
 800a858:	4608      	mov	r0, r1
 800a85a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a85e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a866:	b082      	sub	sp, #8
 800a868:	f000 80b0 	beq.w	800a9cc <arm_cfft_radix8by2_f32+0x184>
 800a86c:	008c      	lsls	r4, r1, #2
 800a86e:	3410      	adds	r4, #16
 800a870:	f100 0310 	add.w	r3, r0, #16
 800a874:	1906      	adds	r6, r0, r4
 800a876:	3210      	adds	r2, #16
 800a878:	4444      	add	r4, r8
 800a87a:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800a87e:	f108 0510 	add.w	r5, r8, #16
 800a882:	ed15 2a04 	vldr	s4, [r5, #-16]
 800a886:	ed55 2a03 	vldr	s5, [r5, #-12]
 800a88a:	ed54 4a04 	vldr	s9, [r4, #-16]
 800a88e:	ed14 4a03 	vldr	s8, [r4, #-12]
 800a892:	ed14 6a02 	vldr	s12, [r4, #-8]
 800a896:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a89a:	ed53 3a04 	vldr	s7, [r3, #-16]
 800a89e:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a8a2:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a8a6:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a8aa:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a8ae:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a8b2:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a8b6:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a8ba:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a8be:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a8c2:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a8c6:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a8ca:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a8ce:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a8d2:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a8d6:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a8da:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a8de:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a8e2:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a8e6:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a8ea:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a8ee:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a8f2:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a8f6:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a8fa:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a8fe:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a902:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a906:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a90a:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a90e:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a912:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a916:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a91a:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a91e:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a922:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a926:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a92a:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a92e:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a932:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a936:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a93a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a93e:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a942:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a946:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a94a:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a94e:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a952:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a956:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a95a:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a95e:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a962:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a966:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a96a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a96e:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a972:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a976:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a97a:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a97e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a982:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a986:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a98a:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a98e:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a992:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a996:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a99a:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a99e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a9a2:	3310      	adds	r3, #16
 800a9a4:	4563      	cmp	r3, ip
 800a9a6:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a9aa:	f106 0610 	add.w	r6, r6, #16
 800a9ae:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a9b2:	f102 0210 	add.w	r2, r2, #16
 800a9b6:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a9ba:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a9be:	f105 0510 	add.w	r5, r5, #16
 800a9c2:	f104 0410 	add.w	r4, r4, #16
 800a9c6:	f47f af5c 	bne.w	800a882 <arm_cfft_radix8by2_f32+0x3a>
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	b289      	uxth	r1, r1
 800a9ce:	2302      	movs	r3, #2
 800a9d0:	9101      	str	r1, [sp, #4]
 800a9d2:	f000 fc6f 	bl	800b2b4 <arm_radix8_butterfly_f32>
 800a9d6:	9901      	ldr	r1, [sp, #4]
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	4640      	mov	r0, r8
 800a9dc:	2302      	movs	r3, #2
 800a9de:	b002      	add	sp, #8
 800a9e0:	ecbd 8b08 	vpop	{d8-d11}
 800a9e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e8:	f000 bc64 	b.w	800b2b4 <arm_radix8_butterfly_f32>

0800a9ec <arm_cfft_radix8by4_f32>:
 800a9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	ed2d 8b0a 	vpush	{d8-d12}
 800a9f4:	8803      	ldrh	r3, [r0, #0]
 800a9f6:	6842      	ldr	r2, [r0, #4]
 800a9f8:	b08d      	sub	sp, #52	@ 0x34
 800a9fa:	085b      	lsrs	r3, r3, #1
 800a9fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9fe:	4608      	mov	r0, r1
 800aa00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aa04:	edd1 5a00 	vldr	s11, [r1]
 800aa08:	edd0 7a00 	vldr	s15, [r0]
 800aa0c:	edd1 3a01 	vldr	s7, [r1, #4]
 800aa10:	ed90 5a01 	vldr	s10, [r0, #4]
 800aa14:	9108      	str	r1, [sp, #32]
 800aa16:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 800aa1a:	ed96 7a00 	vldr	s14, [r6]
 800aa1e:	ed96 4a01 	vldr	s8, [r6, #4]
 800aa22:	9607      	str	r6, [sp, #28]
 800aa24:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800aa28:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 800aa2c:	edd8 4a00 	vldr	s9, [r8]
 800aa30:	ed98 3a01 	vldr	s6, [r8, #4]
 800aa34:	ee77 6a06 	vadd.f32	s13, s14, s12
 800aa38:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800aa3c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800aa40:	4604      	mov	r4, r0
 800aa42:	edc0 6a00 	vstr	s13, [r0]
 800aa46:	edd6 5a01 	vldr	s11, [r6, #4]
 800aa4a:	edd8 2a01 	vldr	s5, [r8, #4]
 800aa4e:	ee75 6a23 	vadd.f32	s13, s10, s7
 800aa52:	ee35 5a63 	vsub.f32	s10, s10, s7
 800aa56:	ee36 6a47 	vsub.f32	s12, s12, s14
 800aa5a:	ee74 3a27 	vadd.f32	s7, s8, s15
 800aa5e:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800aa62:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800aa66:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800aa6a:	3408      	adds	r4, #8
 800aa6c:	ee35 4a47 	vsub.f32	s8, s10, s14
 800aa70:	460d      	mov	r5, r1
 800aa72:	ee37 7a05 	vadd.f32	s14, s14, s10
 800aa76:	4637      	mov	r7, r6
 800aa78:	9402      	str	r4, [sp, #8]
 800aa7a:	3708      	adds	r7, #8
 800aa7c:	460c      	mov	r4, r1
 800aa7e:	3508      	adds	r5, #8
 800aa80:	0859      	lsrs	r1, r3, #1
 800aa82:	9109      	str	r1, [sp, #36]	@ 0x24
 800aa84:	9706      	str	r7, [sp, #24]
 800aa86:	9505      	str	r5, [sp, #20]
 800aa88:	f102 0708 	add.w	r7, r2, #8
 800aa8c:	ee36 6a64 	vsub.f32	s12, s12, s9
 800aa90:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800aa94:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800aa98:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800aa9c:	ee77 7a83 	vadd.f32	s15, s15, s6
 800aaa0:	ee34 5a24 	vadd.f32	s10, s8, s9
 800aaa4:	ee37 7a64 	vsub.f32	s14, s14, s9
 800aaa8:	3902      	subs	r1, #2
 800aaaa:	4645      	mov	r5, r8
 800aaac:	9701      	str	r7, [sp, #4]
 800aaae:	f102 0c18 	add.w	ip, r2, #24
 800aab2:	f102 0710 	add.w	r7, r2, #16
 800aab6:	3508      	adds	r5, #8
 800aab8:	0849      	lsrs	r1, r1, #1
 800aaba:	edc0 5a01 	vstr	s11, [r0, #4]
 800aabe:	9703      	str	r7, [sp, #12]
 800aac0:	edc6 3a00 	vstr	s7, [r6]
 800aac4:	ed86 5a01 	vstr	s10, [r6, #4]
 800aac8:	f8cd c000 	str.w	ip, [sp]
 800aacc:	ed84 6a00 	vstr	s12, [r4]
 800aad0:	edc4 6a01 	vstr	s13, [r4, #4]
 800aad4:	9504      	str	r5, [sp, #16]
 800aad6:	edc8 7a00 	vstr	s15, [r8]
 800aada:	ed88 7a01 	vstr	s14, [r8, #4]
 800aade:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aae0:	f000 8138 	beq.w	800ad54 <arm_cfft_radix8by4_f32+0x368>
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	3b0c      	subs	r3, #12
 800aae8:	f1a6 0c0c 	sub.w	ip, r6, #12
 800aaec:	f106 0510 	add.w	r5, r6, #16
 800aaf0:	4626      	mov	r6, r4
 800aaf2:	46bb      	mov	fp, r7
 800aaf4:	f102 0a20 	add.w	sl, r2, #32
 800aaf8:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 800aafc:	f106 0710 	add.w	r7, r6, #16
 800ab00:	4443      	add	r3, r8
 800ab02:	f100 0e10 	add.w	lr, r0, #16
 800ab06:	3c0c      	subs	r4, #12
 800ab08:	f1a8 060c 	sub.w	r6, r8, #12
 800ab0c:	f108 0210 	add.w	r2, r8, #16
 800ab10:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800ab14:	ed57 5a02 	vldr	s11, [r7, #-8]
 800ab18:	ed55 7a02 	vldr	s15, [r5, #-8]
 800ab1c:	ed52 1a02 	vldr	s3, [r2, #-8]
 800ab20:	ed57 6a01 	vldr	s13, [r7, #-4]
 800ab24:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800ab28:	ed12 1a01 	vldr	s2, [r2, #-4]
 800ab2c:	ed15 8a01 	vldr	s16, [r5, #-4]
 800ab30:	ee35 4a25 	vadd.f32	s8, s10, s11
 800ab34:	ee30 6a26 	vadd.f32	s12, s0, s13
 800ab38:	ee37 7a84 	vadd.f32	s14, s15, s8
 800ab3c:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ab40:	ee37 7a21 	vadd.f32	s14, s14, s3
 800ab44:	ee75 5a65 	vsub.f32	s11, s10, s11
 800ab48:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800ab4c:	ed15 7a01 	vldr	s14, [r5, #-4]
 800ab50:	ed52 6a01 	vldr	s13, [r2, #-4]
 800ab54:	ee36 7a07 	vadd.f32	s14, s12, s14
 800ab58:	ee78 aa25 	vadd.f32	s21, s16, s11
 800ab5c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ab60:	ee70 3a67 	vsub.f32	s7, s0, s15
 800ab64:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800ab68:	ed96 7a02 	vldr	s14, [r6, #8]
 800ab6c:	ed9c 2a02 	vldr	s4, [ip, #8]
 800ab70:	ed94 ba02 	vldr	s22, [r4, #8]
 800ab74:	edd3 9a02 	vldr	s19, [r3, #8]
 800ab78:	edd6 2a01 	vldr	s5, [r6, #4]
 800ab7c:	ed9c 9a01 	vldr	s18, [ip, #4]
 800ab80:	ed93 5a01 	vldr	s10, [r3, #4]
 800ab84:	edd4 0a01 	vldr	s1, [r4, #4]
 800ab88:	ee72 6a07 	vadd.f32	s13, s4, s14
 800ab8c:	ee32 2a47 	vsub.f32	s4, s4, s14
 800ab90:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800ab94:	ee79 4a22 	vadd.f32	s9, s18, s5
 800ab98:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800ab9c:	ee79 2a62 	vsub.f32	s5, s18, s5
 800aba0:	ed8c 7a02 	vstr	s14, [ip, #8]
 800aba4:	ed94 7a01 	vldr	s14, [r4, #4]
 800aba8:	edd3 8a01 	vldr	s17, [r3, #4]
 800abac:	ee34 7a87 	vadd.f32	s14, s9, s14
 800abb0:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800abb4:	ee37 7a28 	vadd.f32	s14, s14, s17
 800abb8:	ee32 9a60 	vsub.f32	s18, s4, s1
 800abbc:	ed8c 7a01 	vstr	s14, [ip, #4]
 800abc0:	ed1b 7a01 	vldr	s14, [fp, #-4]
 800abc4:	ed1b aa02 	vldr	s20, [fp, #-8]
 800abc8:	ee73 8a22 	vadd.f32	s17, s6, s5
 800abcc:	ee39 9a05 	vadd.f32	s18, s18, s10
 800abd0:	ee7a aac1 	vsub.f32	s21, s21, s2
 800abd4:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800abd8:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800abdc:	ee69 ba07 	vmul.f32	s23, s18, s14
 800abe0:	ee6a aa87 	vmul.f32	s21, s21, s14
 800abe4:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800abe8:	ee63 ca87 	vmul.f32	s25, s7, s14
 800abec:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800abf0:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800abf4:	ee68 8a87 	vmul.f32	s17, s17, s14
 800abf8:	ee73 3aea 	vsub.f32	s7, s7, s21
 800abfc:	ee78 8a89 	vadd.f32	s17, s17, s18
 800ac00:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800ac04:	ee3b aaca 	vsub.f32	s20, s23, s20
 800ac08:	ee34 4a67 	vsub.f32	s8, s8, s15
 800ac0c:	ee76 6acb 	vsub.f32	s13, s13, s22
 800ac10:	ee36 6a48 	vsub.f32	s12, s12, s16
 800ac14:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800ac18:	ed05 7a02 	vstr	s14, [r5, #-8]
 800ac1c:	ed45 3a01 	vstr	s7, [r5, #-4]
 800ac20:	edc4 8a01 	vstr	s17, [r4, #4]
 800ac24:	ed84 aa02 	vstr	s20, [r4, #8]
 800ac28:	ed5a 3a04 	vldr	s7, [sl, #-16]
 800ac2c:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800ac30:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800ac34:	ed5a 6a03 	vldr	s13, [sl, #-12]
 800ac38:	ee34 4a61 	vsub.f32	s8, s8, s3
 800ac3c:	ee36 6a41 	vsub.f32	s12, s12, s2
 800ac40:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800ac44:	ee66 9a26 	vmul.f32	s19, s12, s13
 800ac48:	ee24 9a23 	vmul.f32	s18, s8, s7
 800ac4c:	ee26 6a23 	vmul.f32	s12, s12, s7
 800ac50:	ee24 4a26 	vmul.f32	s8, s8, s13
 800ac54:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac58:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800ac5c:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800ac60:	ee36 6a44 	vsub.f32	s12, s12, s8
 800ac64:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ac68:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800ac6c:	ee79 3a29 	vadd.f32	s7, s18, s19
 800ac70:	ee75 6a60 	vsub.f32	s13, s10, s1
 800ac74:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800ac78:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ac7c:	ed47 3a02 	vstr	s7, [r7, #-8]
 800ac80:	ed07 6a01 	vstr	s12, [r7, #-4]
 800ac84:	ed86 7a01 	vstr	s14, [r6, #4]
 800ac88:	ed86 4a02 	vstr	s8, [r6, #8]
 800ac8c:	ee35 6a81 	vadd.f32	s12, s11, s2
 800ac90:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800ac94:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 800ac98:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 800ac9c:	ee33 3a62 	vsub.f32	s6, s6, s5
 800aca0:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800aca4:	ee67 2a26 	vmul.f32	s5, s14, s13
 800aca8:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800acac:	ee26 5a25 	vmul.f32	s10, s12, s11
 800acb0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800acb4:	ee26 6a26 	vmul.f32	s12, s12, s13
 800acb8:	ee27 7a25 	vmul.f32	s14, s14, s11
 800acbc:	ee63 6a26 	vmul.f32	s13, s6, s13
 800acc0:	ee23 3a25 	vmul.f32	s6, s6, s11
 800acc4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800acc8:	ee75 5a24 	vadd.f32	s11, s10, s9
 800accc:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800acd0:	ee36 7a87 	vadd.f32	s14, s13, s14
 800acd4:	3901      	subs	r1, #1
 800acd6:	ed42 5a02 	vstr	s11, [r2, #-8]
 800acda:	ed42 7a01 	vstr	s15, [r2, #-4]
 800acde:	f10e 0e08 	add.w	lr, lr, #8
 800ace2:	ed83 3a02 	vstr	s6, [r3, #8]
 800ace6:	ed83 7a01 	vstr	s14, [r3, #4]
 800acea:	f1ac 0c08 	sub.w	ip, ip, #8
 800acee:	f10b 0b08 	add.w	fp, fp, #8
 800acf2:	f105 0508 	add.w	r5, r5, #8
 800acf6:	f1a4 0408 	sub.w	r4, r4, #8
 800acfa:	f10a 0a10 	add.w	sl, sl, #16
 800acfe:	f107 0708 	add.w	r7, r7, #8
 800ad02:	f1a6 0608 	sub.w	r6, r6, #8
 800ad06:	f109 0918 	add.w	r9, r9, #24
 800ad0a:	f102 0208 	add.w	r2, r2, #8
 800ad0e:	f1a3 0308 	sub.w	r3, r3, #8
 800ad12:	f47f aefd 	bne.w	800ab10 <arm_cfft_radix8by4_f32+0x124>
 800ad16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ad18:	9902      	ldr	r1, [sp, #8]
 800ad1a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ad1e:	9102      	str	r1, [sp, #8]
 800ad20:	9901      	ldr	r1, [sp, #4]
 800ad22:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ad26:	9101      	str	r1, [sp, #4]
 800ad28:	9906      	ldr	r1, [sp, #24]
 800ad2a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ad2e:	9106      	str	r1, [sp, #24]
 800ad30:	9903      	ldr	r1, [sp, #12]
 800ad32:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800ad36:	9103      	str	r1, [sp, #12]
 800ad38:	9905      	ldr	r1, [sp, #20]
 800ad3a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ad3e:	9105      	str	r1, [sp, #20]
 800ad40:	9904      	ldr	r1, [sp, #16]
 800ad42:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800ad46:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800ad4a:	9204      	str	r2, [sp, #16]
 800ad4c:	9a00      	ldr	r2, [sp, #0]
 800ad4e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ad52:	9300      	str	r3, [sp, #0]
 800ad54:	9902      	ldr	r1, [sp, #8]
 800ad56:	9d05      	ldr	r5, [sp, #20]
 800ad58:	ed91 4a00 	vldr	s8, [r1]
 800ad5c:	edd5 6a00 	vldr	s13, [r5]
 800ad60:	9b06      	ldr	r3, [sp, #24]
 800ad62:	9c04      	ldr	r4, [sp, #16]
 800ad64:	edd3 7a00 	vldr	s15, [r3]
 800ad68:	ed94 3a00 	vldr	s6, [r4]
 800ad6c:	edd5 4a01 	vldr	s9, [r5, #4]
 800ad70:	edd1 3a01 	vldr	s7, [r1, #4]
 800ad74:	ed94 2a01 	vldr	s4, [r4, #4]
 800ad78:	ed93 7a01 	vldr	s14, [r3, #4]
 800ad7c:	9a01      	ldr	r2, [sp, #4]
 800ad7e:	ee34 6a26 	vadd.f32	s12, s8, s13
 800ad82:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800ad86:	ee37 5a86 	vadd.f32	s10, s15, s12
 800ad8a:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800ad8e:	ee35 5a03 	vadd.f32	s10, s10, s6
 800ad92:	ee74 6a66 	vsub.f32	s13, s8, s13
 800ad96:	ed81 5a00 	vstr	s10, [r1]
 800ad9a:	ed93 5a01 	vldr	s10, [r3, #4]
 800ad9e:	edd4 4a01 	vldr	s9, [r4, #4]
 800ada2:	ee35 5a85 	vadd.f32	s10, s11, s10
 800ada6:	ee37 4a26 	vadd.f32	s8, s14, s13
 800adaa:	ee35 5a24 	vadd.f32	s10, s10, s9
 800adae:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800adb2:	ed81 5a01 	vstr	s10, [r1, #4]
 800adb6:	edd2 1a00 	vldr	s3, [r2]
 800adba:	edd2 2a01 	vldr	s5, [r2, #4]
 800adbe:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800adc2:	ee34 5a83 	vadd.f32	s10, s9, s6
 800adc6:	ee34 4a42 	vsub.f32	s8, s8, s4
 800adca:	ee36 6a67 	vsub.f32	s12, s12, s15
 800adce:	ee64 4a21 	vmul.f32	s9, s8, s3
 800add2:	ee24 4a22 	vmul.f32	s8, s8, s5
 800add6:	ee65 2a22 	vmul.f32	s5, s10, s5
 800adda:	ee25 5a21 	vmul.f32	s10, s10, s3
 800adde:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800ade2:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ade6:	edc3 2a00 	vstr	s5, [r3]
 800adea:	ed83 5a01 	vstr	s10, [r3, #4]
 800adee:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800adf2:	9b03      	ldr	r3, [sp, #12]
 800adf4:	ee36 6a43 	vsub.f32	s12, s12, s6
 800adf8:	ed93 4a01 	vldr	s8, [r3, #4]
 800adfc:	ed93 5a00 	vldr	s10, [r3]
 800ae00:	9b00      	ldr	r3, [sp, #0]
 800ae02:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800ae06:	ee66 4a05 	vmul.f32	s9, s12, s10
 800ae0a:	ee25 5a85 	vmul.f32	s10, s11, s10
 800ae0e:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ae12:	ee65 5a84 	vmul.f32	s11, s11, s8
 800ae16:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ae1a:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800ae1e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800ae22:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ae26:	ed85 6a01 	vstr	s12, [r5, #4]
 800ae2a:	edc5 5a00 	vstr	s11, [r5]
 800ae2e:	edd3 5a01 	vldr	s11, [r3, #4]
 800ae32:	edd3 6a00 	vldr	s13, [r3]
 800ae36:	ee37 7a02 	vadd.f32	s14, s14, s4
 800ae3a:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800ae3e:	ee27 6a26 	vmul.f32	s12, s14, s13
 800ae42:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ae46:	ee27 7a25 	vmul.f32	s14, s14, s11
 800ae4a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ae4e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ae52:	ee76 7a27 	vadd.f32	s15, s12, s15
 800ae56:	ed84 7a01 	vstr	s14, [r4, #4]
 800ae5a:	edc4 7a00 	vstr	s15, [r4]
 800ae5e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ae60:	9100      	str	r1, [sp, #0]
 800ae62:	6862      	ldr	r2, [r4, #4]
 800ae64:	2304      	movs	r3, #4
 800ae66:	f000 fa25 	bl	800b2b4 <arm_radix8_butterfly_f32>
 800ae6a:	9807      	ldr	r0, [sp, #28]
 800ae6c:	9900      	ldr	r1, [sp, #0]
 800ae6e:	6862      	ldr	r2, [r4, #4]
 800ae70:	2304      	movs	r3, #4
 800ae72:	f000 fa1f 	bl	800b2b4 <arm_radix8_butterfly_f32>
 800ae76:	9808      	ldr	r0, [sp, #32]
 800ae78:	9900      	ldr	r1, [sp, #0]
 800ae7a:	6862      	ldr	r2, [r4, #4]
 800ae7c:	2304      	movs	r3, #4
 800ae7e:	f000 fa19 	bl	800b2b4 <arm_radix8_butterfly_f32>
 800ae82:	9900      	ldr	r1, [sp, #0]
 800ae84:	6862      	ldr	r2, [r4, #4]
 800ae86:	4640      	mov	r0, r8
 800ae88:	2304      	movs	r3, #4
 800ae8a:	b00d      	add	sp, #52	@ 0x34
 800ae8c:	ecbd 8b0a 	vpop	{d8-d12}
 800ae90:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae94:	f000 ba0e 	b.w	800b2b4 <arm_radix8_butterfly_f32>

0800ae98 <arm_cfft_f32>:
 800ae98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae9c:	2a01      	cmp	r2, #1
 800ae9e:	8805      	ldrh	r5, [r0, #0]
 800aea0:	4607      	mov	r7, r0
 800aea2:	4690      	mov	r8, r2
 800aea4:	460c      	mov	r4, r1
 800aea6:	4699      	mov	r9, r3
 800aea8:	d05c      	beq.n	800af64 <arm_cfft_f32+0xcc>
 800aeaa:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800aeae:	d054      	beq.n	800af5a <arm_cfft_f32+0xc2>
 800aeb0:	d810      	bhi.n	800aed4 <arm_cfft_f32+0x3c>
 800aeb2:	2d40      	cmp	r5, #64	@ 0x40
 800aeb4:	d015      	beq.n	800aee2 <arm_cfft_f32+0x4a>
 800aeb6:	d94c      	bls.n	800af52 <arm_cfft_f32+0xba>
 800aeb8:	2d80      	cmp	r5, #128	@ 0x80
 800aeba:	d103      	bne.n	800aec4 <arm_cfft_f32+0x2c>
 800aebc:	4621      	mov	r1, r4
 800aebe:	4638      	mov	r0, r7
 800aec0:	f7ff fcc2 	bl	800a848 <arm_cfft_radix8by2_f32>
 800aec4:	f1b9 0f00 	cmp.w	r9, #0
 800aec8:	d114      	bne.n	800aef4 <arm_cfft_f32+0x5c>
 800aeca:	f1b8 0f01 	cmp.w	r8, #1
 800aece:	d019      	beq.n	800af04 <arm_cfft_f32+0x6c>
 800aed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aed4:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800aed8:	d03f      	beq.n	800af5a <arm_cfft_f32+0xc2>
 800aeda:	d933      	bls.n	800af44 <arm_cfft_f32+0xac>
 800aedc:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800aee0:	d1f0      	bne.n	800aec4 <arm_cfft_f32+0x2c>
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	2301      	movs	r3, #1
 800aee6:	4629      	mov	r1, r5
 800aee8:	4620      	mov	r0, r4
 800aeea:	f000 f9e3 	bl	800b2b4 <arm_radix8_butterfly_f32>
 800aeee:	f1b9 0f00 	cmp.w	r9, #0
 800aef2:	d0ea      	beq.n	800aeca <arm_cfft_f32+0x32>
 800aef4:	68ba      	ldr	r2, [r7, #8]
 800aef6:	89b9      	ldrh	r1, [r7, #12]
 800aef8:	4620      	mov	r0, r4
 800aefa:	f000 f845 	bl	800af88 <arm_bitreversal_32>
 800aefe:	f1b8 0f01 	cmp.w	r8, #1
 800af02:	d1e5      	bne.n	800aed0 <arm_cfft_f32+0x38>
 800af04:	ee07 5a90 	vmov	s15, r5
 800af08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af10:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800af14:	2d00      	cmp	r5, #0
 800af16:	d0db      	beq.n	800aed0 <arm_cfft_f32+0x38>
 800af18:	f104 0108 	add.w	r1, r4, #8
 800af1c:	2300      	movs	r3, #0
 800af1e:	3301      	adds	r3, #1
 800af20:	429d      	cmp	r5, r3
 800af22:	f101 0108 	add.w	r1, r1, #8
 800af26:	ed11 7a04 	vldr	s14, [r1, #-16]
 800af2a:	ed51 7a03 	vldr	s15, [r1, #-12]
 800af2e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800af32:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800af36:	ed01 7a04 	vstr	s14, [r1, #-16]
 800af3a:	ed41 7a03 	vstr	s15, [r1, #-12]
 800af3e:	d1ee      	bne.n	800af1e <arm_cfft_f32+0x86>
 800af40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af44:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800af48:	d0cb      	beq.n	800aee2 <arm_cfft_f32+0x4a>
 800af4a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800af4e:	d0b5      	beq.n	800aebc <arm_cfft_f32+0x24>
 800af50:	e7b8      	b.n	800aec4 <arm_cfft_f32+0x2c>
 800af52:	2d10      	cmp	r5, #16
 800af54:	d0b2      	beq.n	800aebc <arm_cfft_f32+0x24>
 800af56:	2d20      	cmp	r5, #32
 800af58:	d1b4      	bne.n	800aec4 <arm_cfft_f32+0x2c>
 800af5a:	4621      	mov	r1, r4
 800af5c:	4638      	mov	r0, r7
 800af5e:	f7ff fd45 	bl	800a9ec <arm_cfft_radix8by4_f32>
 800af62:	e7af      	b.n	800aec4 <arm_cfft_f32+0x2c>
 800af64:	b16d      	cbz	r5, 800af82 <arm_cfft_f32+0xea>
 800af66:	310c      	adds	r1, #12
 800af68:	2600      	movs	r6, #0
 800af6a:	ed51 7a02 	vldr	s15, [r1, #-8]
 800af6e:	3601      	adds	r6, #1
 800af70:	eef1 7a67 	vneg.f32	s15, s15
 800af74:	42b5      	cmp	r5, r6
 800af76:	ed41 7a02 	vstr	s15, [r1, #-8]
 800af7a:	f101 0108 	add.w	r1, r1, #8
 800af7e:	d1f4      	bne.n	800af6a <arm_cfft_f32+0xd2>
 800af80:	e793      	b.n	800aeaa <arm_cfft_f32+0x12>
 800af82:	2b00      	cmp	r3, #0
 800af84:	d0a4      	beq.n	800aed0 <arm_cfft_f32+0x38>
 800af86:	e7b5      	b.n	800aef4 <arm_cfft_f32+0x5c>

0800af88 <arm_bitreversal_32>:
 800af88:	b1e9      	cbz	r1, 800afc6 <arm_bitreversal_32+0x3e>
 800af8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af8c:	2500      	movs	r5, #0
 800af8e:	f102 0e02 	add.w	lr, r2, #2
 800af92:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800af96:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800af9a:	08a4      	lsrs	r4, r4, #2
 800af9c:	089b      	lsrs	r3, r3, #2
 800af9e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800afa2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800afa6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800afaa:	00a6      	lsls	r6, r4, #2
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800afb2:	3304      	adds	r3, #4
 800afb4:	1d34      	adds	r4, r6, #4
 800afb6:	3502      	adds	r5, #2
 800afb8:	58c6      	ldr	r6, [r0, r3]
 800afba:	5907      	ldr	r7, [r0, r4]
 800afbc:	50c7      	str	r7, [r0, r3]
 800afbe:	428d      	cmp	r5, r1
 800afc0:	5106      	str	r6, [r0, r4]
 800afc2:	d3e6      	bcc.n	800af92 <arm_bitreversal_32+0xa>
 800afc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afc6:	4770      	bx	lr

0800afc8 <arm_cmplx_mag_f32>:
 800afc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afcc:	ed2d 8b02 	vpush	{d8}
 800afd0:	0897      	lsrs	r7, r2, #2
 800afd2:	b084      	sub	sp, #16
 800afd4:	d077      	beq.n	800b0c6 <arm_cmplx_mag_f32+0xfe>
 800afd6:	f04f 0800 	mov.w	r8, #0
 800afda:	f100 0420 	add.w	r4, r0, #32
 800afde:	f101 0510 	add.w	r5, r1, #16
 800afe2:	463e      	mov	r6, r7
 800afe4:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800afe8:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 800afec:	ee20 0a00 	vmul.f32	s0, s0, s0
 800aff0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800aff4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aff8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800affc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b000:	f2c0 80c5 	blt.w	800b18e <arm_cmplx_mag_f32+0x1c6>
 800b004:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b00c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b010:	f100 80cb 	bmi.w	800b1aa <arm_cmplx_mag_f32+0x1e2>
 800b014:	ed05 8a04 	vstr	s16, [r5, #-16]
 800b018:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 800b01c:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800b020:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b024:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b028:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b02c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b034:	f2c0 80a8 	blt.w	800b188 <arm_cmplx_mag_f32+0x1c0>
 800b038:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b03c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b040:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b044:	f100 80a8 	bmi.w	800b198 <arm_cmplx_mag_f32+0x1d0>
 800b048:	ed05 8a03 	vstr	s16, [r5, #-12]
 800b04c:	ed14 0a04 	vldr	s0, [r4, #-16]
 800b050:	ed54 7a03 	vldr	s15, [r4, #-12]
 800b054:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b058:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b05c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b060:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b068:	f2c0 808b 	blt.w	800b182 <arm_cmplx_mag_f32+0x1ba>
 800b06c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b074:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b078:	f100 80a9 	bmi.w	800b1ce <arm_cmplx_mag_f32+0x206>
 800b07c:	ed05 8a02 	vstr	s16, [r5, #-8]
 800b080:	ed14 0a02 	vldr	s0, [r4, #-8]
 800b084:	ed54 7a01 	vldr	s15, [r4, #-4]
 800b088:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b08c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b090:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b094:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b09c:	db6e      	blt.n	800b17c <arm_cmplx_mag_f32+0x1b4>
 800b09e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0a6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b0aa:	f100 8087 	bmi.w	800b1bc <arm_cmplx_mag_f32+0x1f4>
 800b0ae:	ed05 8a01 	vstr	s16, [r5, #-4]
 800b0b2:	3e01      	subs	r6, #1
 800b0b4:	f104 0420 	add.w	r4, r4, #32
 800b0b8:	f105 0510 	add.w	r5, r5, #16
 800b0bc:	d192      	bne.n	800afe4 <arm_cmplx_mag_f32+0x1c>
 800b0be:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800b0c2:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800b0c6:	f012 0203 	ands.w	r2, r2, #3
 800b0ca:	d052      	beq.n	800b172 <arm_cmplx_mag_f32+0x1aa>
 800b0cc:	ed90 0a00 	vldr	s0, [r0]
 800b0d0:	edd0 7a01 	vldr	s15, [r0, #4]
 800b0d4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b0d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b0dc:	2300      	movs	r3, #0
 800b0de:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b0e2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0ea:	bfb8      	it	lt
 800b0ec:	600b      	strlt	r3, [r1, #0]
 800b0ee:	db08      	blt.n	800b102 <arm_cmplx_mag_f32+0x13a>
 800b0f0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0f8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b0fc:	d479      	bmi.n	800b1f2 <arm_cmplx_mag_f32+0x22a>
 800b0fe:	ed81 8a00 	vstr	s16, [r1]
 800b102:	3a01      	subs	r2, #1
 800b104:	d035      	beq.n	800b172 <arm_cmplx_mag_f32+0x1aa>
 800b106:	ed90 0a02 	vldr	s0, [r0, #8]
 800b10a:	edd0 7a03 	vldr	s15, [r0, #12]
 800b10e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b112:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b116:	2300      	movs	r3, #0
 800b118:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b11c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b124:	bfb8      	it	lt
 800b126:	604b      	strlt	r3, [r1, #4]
 800b128:	db08      	blt.n	800b13c <arm_cmplx_mag_f32+0x174>
 800b12a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b132:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b136:	d453      	bmi.n	800b1e0 <arm_cmplx_mag_f32+0x218>
 800b138:	ed81 8a01 	vstr	s16, [r1, #4]
 800b13c:	2a01      	cmp	r2, #1
 800b13e:	d018      	beq.n	800b172 <arm_cmplx_mag_f32+0x1aa>
 800b140:	ed90 0a04 	vldr	s0, [r0, #16]
 800b144:	edd0 7a05 	vldr	s15, [r0, #20]
 800b148:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b14c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b150:	2300      	movs	r3, #0
 800b152:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b156:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b15e:	db19      	blt.n	800b194 <arm_cmplx_mag_f32+0x1cc>
 800b160:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b168:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b16c:	d44a      	bmi.n	800b204 <arm_cmplx_mag_f32+0x23c>
 800b16e:	ed81 8a02 	vstr	s16, [r1, #8]
 800b172:	b004      	add	sp, #16
 800b174:	ecbd 8b02 	vpop	{d8}
 800b178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b17c:	f845 8c04 	str.w	r8, [r5, #-4]
 800b180:	e797      	b.n	800b0b2 <arm_cmplx_mag_f32+0xea>
 800b182:	f845 8c08 	str.w	r8, [r5, #-8]
 800b186:	e77b      	b.n	800b080 <arm_cmplx_mag_f32+0xb8>
 800b188:	f845 8c0c 	str.w	r8, [r5, #-12]
 800b18c:	e75e      	b.n	800b04c <arm_cmplx_mag_f32+0x84>
 800b18e:	f845 8c10 	str.w	r8, [r5, #-16]
 800b192:	e741      	b.n	800b018 <arm_cmplx_mag_f32+0x50>
 800b194:	608b      	str	r3, [r1, #8]
 800b196:	e7ec      	b.n	800b172 <arm_cmplx_mag_f32+0x1aa>
 800b198:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b19c:	9001      	str	r0, [sp, #4]
 800b19e:	f000 fcd1 	bl	800bb44 <sqrtf>
 800b1a2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b1a6:	9801      	ldr	r0, [sp, #4]
 800b1a8:	e74e      	b.n	800b048 <arm_cmplx_mag_f32+0x80>
 800b1aa:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b1ae:	9001      	str	r0, [sp, #4]
 800b1b0:	f000 fcc8 	bl	800bb44 <sqrtf>
 800b1b4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b1b8:	9801      	ldr	r0, [sp, #4]
 800b1ba:	e72b      	b.n	800b014 <arm_cmplx_mag_f32+0x4c>
 800b1bc:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b1c0:	9001      	str	r0, [sp, #4]
 800b1c2:	f000 fcbf 	bl	800bb44 <sqrtf>
 800b1c6:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b1ca:	9801      	ldr	r0, [sp, #4]
 800b1cc:	e76f      	b.n	800b0ae <arm_cmplx_mag_f32+0xe6>
 800b1ce:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b1d2:	9001      	str	r0, [sp, #4]
 800b1d4:	f000 fcb6 	bl	800bb44 <sqrtf>
 800b1d8:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b1dc:	9801      	ldr	r0, [sp, #4]
 800b1de:	e74d      	b.n	800b07c <arm_cmplx_mag_f32+0xb4>
 800b1e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1e4:	9201      	str	r2, [sp, #4]
 800b1e6:	f000 fcad 	bl	800bb44 <sqrtf>
 800b1ea:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800b1ee:	9903      	ldr	r1, [sp, #12]
 800b1f0:	e7a2      	b.n	800b138 <arm_cmplx_mag_f32+0x170>
 800b1f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1f6:	9201      	str	r2, [sp, #4]
 800b1f8:	f000 fca4 	bl	800bb44 <sqrtf>
 800b1fc:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800b200:	9903      	ldr	r1, [sp, #12]
 800b202:	e77c      	b.n	800b0fe <arm_cmplx_mag_f32+0x136>
 800b204:	9101      	str	r1, [sp, #4]
 800b206:	f000 fc9d 	bl	800bb44 <sqrtf>
 800b20a:	9901      	ldr	r1, [sp, #4]
 800b20c:	e7af      	b.n	800b16e <arm_cmplx_mag_f32+0x1a6>
 800b20e:	bf00      	nop

0800b210 <arm_cfft_init_f32>:
 800b210:	4603      	mov	r3, r0
 800b212:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800b216:	f04f 0000 	mov.w	r0, #0
 800b21a:	b410      	push	{r4}
 800b21c:	8019      	strh	r1, [r3, #0]
 800b21e:	6058      	str	r0, [r3, #4]
 800b220:	d033      	beq.n	800b28a <arm_cfft_init_f32+0x7a>
 800b222:	d918      	bls.n	800b256 <arm_cfft_init_f32+0x46>
 800b224:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800b228:	d027      	beq.n	800b27a <arm_cfft_init_f32+0x6a>
 800b22a:	d90c      	bls.n	800b246 <arm_cfft_init_f32+0x36>
 800b22c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800b230:	d11e      	bne.n	800b270 <arm_cfft_init_f32+0x60>
 800b232:	4a17      	ldr	r2, [pc, #92]	@ (800b290 <arm_cfft_init_f32+0x80>)
 800b234:	8994      	ldrh	r4, [r2, #12]
 800b236:	819c      	strh	r4, [r3, #12]
 800b238:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 800b23c:	e9c3 2101 	strd	r2, r1, [r3, #4]
 800b240:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800b24a:	d018      	beq.n	800b27e <arm_cfft_init_f32+0x6e>
 800b24c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b250:	d10e      	bne.n	800b270 <arm_cfft_init_f32+0x60>
 800b252:	4a10      	ldr	r2, [pc, #64]	@ (800b294 <arm_cfft_init_f32+0x84>)
 800b254:	e7ee      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b256:	2940      	cmp	r1, #64	@ 0x40
 800b258:	d013      	beq.n	800b282 <arm_cfft_init_f32+0x72>
 800b25a:	d903      	bls.n	800b264 <arm_cfft_init_f32+0x54>
 800b25c:	2980      	cmp	r1, #128	@ 0x80
 800b25e:	d107      	bne.n	800b270 <arm_cfft_init_f32+0x60>
 800b260:	4a0d      	ldr	r2, [pc, #52]	@ (800b298 <arm_cfft_init_f32+0x88>)
 800b262:	e7e7      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b264:	2910      	cmp	r1, #16
 800b266:	d00e      	beq.n	800b286 <arm_cfft_init_f32+0x76>
 800b268:	2920      	cmp	r1, #32
 800b26a:	d101      	bne.n	800b270 <arm_cfft_init_f32+0x60>
 800b26c:	4a0b      	ldr	r2, [pc, #44]	@ (800b29c <arm_cfft_init_f32+0x8c>)
 800b26e:	e7e1      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b270:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b274:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	4a09      	ldr	r2, [pc, #36]	@ (800b2a0 <arm_cfft_init_f32+0x90>)
 800b27c:	e7da      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b27e:	4a09      	ldr	r2, [pc, #36]	@ (800b2a4 <arm_cfft_init_f32+0x94>)
 800b280:	e7d8      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b282:	4a09      	ldr	r2, [pc, #36]	@ (800b2a8 <arm_cfft_init_f32+0x98>)
 800b284:	e7d6      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b286:	4a09      	ldr	r2, [pc, #36]	@ (800b2ac <arm_cfft_init_f32+0x9c>)
 800b288:	e7d4      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b28a:	4a09      	ldr	r2, [pc, #36]	@ (800b2b0 <arm_cfft_init_f32+0xa0>)
 800b28c:	e7d2      	b.n	800b234 <arm_cfft_init_f32+0x24>
 800b28e:	bf00      	nop
 800b290:	0802a4f4 	.word	0x0802a4f4
 800b294:	0802a494 	.word	0x0802a494
 800b298:	0802a4a4 	.word	0x0802a4a4
 800b29c:	0802a4e4 	.word	0x0802a4e4
 800b2a0:	0802a4c4 	.word	0x0802a4c4
 800b2a4:	0802a504 	.word	0x0802a504
 800b2a8:	0802a514 	.word	0x0802a514
 800b2ac:	0802a4b4 	.word	0x0802a4b4
 800b2b0:	0802a4d4 	.word	0x0802a4d4

0800b2b4 <arm_radix8_butterfly_f32>:
 800b2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2b8:	ed2d 8b10 	vpush	{d8-d15}
 800b2bc:	b093      	sub	sp, #76	@ 0x4c
 800b2be:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	3304      	adds	r3, #4
 800b2c6:	ed9f bac0 	vldr	s22, [pc, #768]	@ 800b5c8 <arm_radix8_butterfly_f32+0x314>
 800b2ca:	9010      	str	r0, [sp, #64]	@ 0x40
 800b2cc:	468b      	mov	fp, r1
 800b2ce:	9311      	str	r3, [sp, #68]	@ 0x44
 800b2d0:	4689      	mov	r9, r1
 800b2d2:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800b2d4:	ea4f 05db 	mov.w	r5, fp, lsr #3
 800b2d8:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 800b2dc:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 800b2e0:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 800b2e4:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 800b2e8:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 800b2ec:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 800b2f0:	9100      	str	r1, [sp, #0]
 800b2f2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800b2f6:	f108 0004 	add.w	r0, r8, #4
 800b2fa:	f10e 0104 	add.w	r1, lr, #4
 800b2fe:	462e      	mov	r6, r5
 800b300:	4420      	add	r0, r4
 800b302:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b306:	4421      	add	r1, r4
 800b308:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 800b30c:	960d      	str	r6, [sp, #52]	@ 0x34
 800b30e:	9402      	str	r4, [sp, #8]
 800b310:	012c      	lsls	r4, r5, #4
 800b312:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 800b316:	9403      	str	r4, [sp, #12]
 800b318:	00ec      	lsls	r4, r5, #3
 800b31a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b31c:	9404      	str	r4, [sp, #16]
 800b31e:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 800b322:	9405      	str	r4, [sp, #20]
 800b324:	016c      	lsls	r4, r5, #5
 800b326:	9401      	str	r4, [sp, #4]
 800b328:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800b32a:	9c00      	ldr	r4, [sp, #0]
 800b32c:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 800b330:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800b334:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800b338:	f04f 0c00 	mov.w	ip, #0
 800b33c:	edd6 6a00 	vldr	s13, [r6]
 800b340:	edd7 1a00 	vldr	s3, [r7]
 800b344:	ed15 aa01 	vldr	s20, [r5, #-4]
 800b348:	edd2 5a00 	vldr	s11, [r2]
 800b34c:	ed51 9a01 	vldr	s19, [r1, #-4]
 800b350:	ed94 6a00 	vldr	s12, [r4]
 800b354:	ed50 7a01 	vldr	s15, [r0, #-4]
 800b358:	ed93 3a00 	vldr	s6, [r3]
 800b35c:	ee39 0a86 	vadd.f32	s0, s19, s12
 800b360:	ee33 2a21 	vadd.f32	s4, s6, s3
 800b364:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800b368:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800b36c:	ee35 7a02 	vadd.f32	s14, s10, s4
 800b370:	ee34 4a80 	vadd.f32	s8, s9, s0
 800b374:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b378:	ee74 6a07 	vadd.f32	s13, s8, s14
 800b37c:	ee34 4a47 	vsub.f32	s8, s8, s14
 800b380:	ed45 6a01 	vstr	s13, [r5, #-4]
 800b384:	ed82 4a00 	vstr	s8, [r2]
 800b388:	edd0 6a00 	vldr	s13, [r0]
 800b38c:	ed96 9a01 	vldr	s18, [r6, #4]
 800b390:	edd3 2a01 	vldr	s5, [r3, #4]
 800b394:	edd7 8a01 	vldr	s17, [r7, #4]
 800b398:	edd5 0a00 	vldr	s1, [r5]
 800b39c:	edd2 3a01 	vldr	s7, [r2, #4]
 800b3a0:	ed94 8a01 	vldr	s16, [r4, #4]
 800b3a4:	ed91 7a00 	vldr	s14, [r1]
 800b3a8:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b3ac:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800b3b0:	ee72 aae8 	vsub.f32	s21, s5, s17
 800b3b4:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800b3b8:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800b3bc:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b3c0:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800b3c4:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800b3c8:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800b3cc:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800b3d0:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800b3d4:	ee77 0a08 	vadd.f32	s1, s14, s16
 800b3d8:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800b3dc:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b3e0:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800b3e4:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800b3e8:	ee76 6a89 	vadd.f32	s13, s13, s18
 800b3ec:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800b3f0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b3f4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b3f8:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b3fc:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800b400:	ee33 2a20 	vadd.f32	s4, s6, s1
 800b404:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800b408:	ee33 3a60 	vsub.f32	s6, s6, s1
 800b40c:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800b410:	ee77 0a01 	vadd.f32	s1, s14, s2
 800b414:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800b418:	ee37 7a41 	vsub.f32	s14, s14, s2
 800b41c:	ee73 1a84 	vadd.f32	s3, s7, s8
 800b420:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800b424:	ee76 3a27 	vadd.f32	s7, s12, s15
 800b428:	ee76 7a67 	vsub.f32	s15, s12, s15
 800b42c:	ee32 8a00 	vadd.f32	s16, s4, s0
 800b430:	ee33 1a45 	vsub.f32	s2, s6, s10
 800b434:	ee32 2a40 	vsub.f32	s4, s4, s0
 800b438:	ee35 5a03 	vadd.f32	s10, s10, s6
 800b43c:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800b440:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800b444:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800b448:	ee34 6a67 	vsub.f32	s12, s8, s15
 800b44c:	ee75 4a87 	vadd.f32	s9, s11, s14
 800b450:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800b454:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800b458:	ee77 7a84 	vadd.f32	s15, s15, s8
 800b45c:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800b460:	44dc      	add	ip, fp
 800b462:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800b466:	45e1      	cmp	r9, ip
 800b468:	ed85 8a00 	vstr	s16, [r5]
 800b46c:	ed82 2a01 	vstr	s4, [r2, #4]
 800b470:	4455      	add	r5, sl
 800b472:	ed01 0a01 	vstr	s0, [r1, #-4]
 800b476:	4452      	add	r2, sl
 800b478:	edc4 6a00 	vstr	s13, [r4]
 800b47c:	ed81 1a00 	vstr	s2, [r1]
 800b480:	ed84 5a01 	vstr	s10, [r4, #4]
 800b484:	4451      	add	r1, sl
 800b486:	ed00 3a01 	vstr	s6, [r0, #-4]
 800b48a:	4454      	add	r4, sl
 800b48c:	edc7 2a00 	vstr	s5, [r7]
 800b490:	edc6 4a00 	vstr	s9, [r6]
 800b494:	ed83 7a00 	vstr	s14, [r3]
 800b498:	edc0 5a00 	vstr	s11, [r0]
 800b49c:	edc7 3a01 	vstr	s7, [r7, #4]
 800b4a0:	4450      	add	r0, sl
 800b4a2:	ed86 6a01 	vstr	s12, [r6, #4]
 800b4a6:	4457      	add	r7, sl
 800b4a8:	edc3 7a01 	vstr	s15, [r3, #4]
 800b4ac:	4456      	add	r6, sl
 800b4ae:	4453      	add	r3, sl
 800b4b0:	f63f af44 	bhi.w	800b33c <arm_radix8_butterfly_f32+0x88>
 800b4b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4b6:	2b07      	cmp	r3, #7
 800b4b8:	f240 81c3 	bls.w	800b842 <arm_radix8_butterfly_f32+0x58e>
 800b4bc:	9805      	ldr	r0, [sp, #20]
 800b4be:	9a01      	ldr	r2, [sp, #4]
 800b4c0:	9b03      	ldr	r3, [sp, #12]
 800b4c2:	9d04      	ldr	r5, [sp, #16]
 800b4c4:	9902      	ldr	r1, [sp, #8]
 800b4c6:	f100 0c08 	add.w	ip, r0, #8
 800b4ca:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b4cc:	3208      	adds	r2, #8
 800b4ce:	1882      	adds	r2, r0, r2
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	920a      	str	r2, [sp, #40]	@ 0x28
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	18d3      	adds	r3, r2, r3
 800b4d8:	3108      	adds	r1, #8
 800b4da:	3508      	adds	r5, #8
 800b4dc:	1851      	adds	r1, r2, r1
 800b4de:	9307      	str	r3, [sp, #28]
 800b4e0:	4613      	mov	r3, r2
 800b4e2:	442a      	add	r2, r5
 800b4e4:	9206      	str	r2, [sp, #24]
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	4462      	add	r2, ip
 800b4ea:	f10e 0e0c 	add.w	lr, lr, #12
 800b4ee:	9205      	str	r2, [sp, #20]
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	4472      	add	r2, lr
 800b4f4:	f108 0808 	add.w	r8, r8, #8
 800b4f8:	330c      	adds	r3, #12
 800b4fa:	4440      	add	r0, r8
 800b4fc:	f04f 0e00 	mov.w	lr, #0
 800b500:	9203      	str	r2, [sp, #12]
 800b502:	9304      	str	r3, [sp, #16]
 800b504:	465a      	mov	r2, fp
 800b506:	464b      	mov	r3, r9
 800b508:	46f3      	mov	fp, lr
 800b50a:	46d1      	mov	r9, sl
 800b50c:	9009      	str	r0, [sp, #36]	@ 0x24
 800b50e:	9108      	str	r1, [sp, #32]
 800b510:	f04f 0801 	mov.w	r8, #1
 800b514:	469a      	mov	sl, r3
 800b516:	4696      	mov	lr, r2
 800b518:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b51a:	449b      	add	fp, r3
 800b51c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b51e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b522:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 800b526:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 800b52a:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 800b52e:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 800b532:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 800b536:	930c      	str	r3, [sp, #48]	@ 0x30
 800b538:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 800b53c:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 800b540:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b542:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 800b546:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 800b54a:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 800b54e:	9202      	str	r2, [sp, #8]
 800b550:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 800b554:	9301      	str	r3, [sp, #4]
 800b556:	4613      	mov	r3, r2
 800b558:	edd3 da01 	vldr	s27, [r3, #4]
 800b55c:	9b01      	ldr	r3, [sp, #4]
 800b55e:	edd0 7a00 	vldr	s15, [r0]
 800b562:	ed93 da01 	vldr	s26, [r3, #4]
 800b566:	9b02      	ldr	r3, [sp, #8]
 800b568:	edcd 7a02 	vstr	s15, [sp, #8]
 800b56c:	ed93 ca01 	vldr	s24, [r3, #4]
 800b570:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b572:	eddc ca01 	vldr	s25, [ip, #4]
 800b576:	edd3 7a00 	vldr	s15, [r3]
 800b57a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b57c:	edcd 7a01 	vstr	s15, [sp, #4]
 800b580:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800b584:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 800b588:	9200      	str	r2, [sp, #0]
 800b58a:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 800b58e:	edd3 7a00 	vldr	s15, [r3]
 800b592:	ed92 fa01 	vldr	s30, [r2, #4]
 800b596:	9a00      	ldr	r2, [sp, #0]
 800b598:	edd1 ea01 	vldr	s29, [r1, #4]
 800b59c:	ed92 ea01 	vldr	s28, [r2, #4]
 800b5a0:	edd7 ba00 	vldr	s23, [r7]
 800b5a4:	edd6 aa00 	vldr	s21, [r6]
 800b5a8:	ed95 aa00 	vldr	s20, [r5]
 800b5ac:	edd4 9a00 	vldr	s19, [r4]
 800b5b0:	edcd 7a00 	vstr	s15, [sp]
 800b5b4:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 800b5b8:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 800b5bc:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 800b5c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 800b5c4:	46c4      	mov	ip, r8
 800b5c6:	e001      	b.n	800b5cc <arm_radix8_butterfly_f32+0x318>
 800b5c8:	3f3504f3 	.word	0x3f3504f3
 800b5cc:	ed91 6a00 	vldr	s12, [r1]
 800b5d0:	ed93 5a00 	vldr	s10, [r3]
 800b5d4:	edd0 fa00 	vldr	s31, [r0]
 800b5d8:	edd4 7a00 	vldr	s15, [r4]
 800b5dc:	ed95 7a00 	vldr	s14, [r5]
 800b5e0:	ed56 3a01 	vldr	s7, [r6, #-4]
 800b5e4:	ed17 3a01 	vldr	s6, [r7, #-4]
 800b5e8:	ed92 2a00 	vldr	s4, [r2]
 800b5ec:	ed96 0a00 	vldr	s0, [r6]
 800b5f0:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b5f4:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b5f8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800b5fc:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b600:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b604:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b608:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b60c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b610:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b614:	ed06 6a01 	vstr	s12, [r6, #-4]
 800b618:	edd4 8a01 	vldr	s17, [r4, #4]
 800b61c:	ed92 9a01 	vldr	s18, [r2, #4]
 800b620:	edd7 0a00 	vldr	s1, [r7]
 800b624:	edd1 2a01 	vldr	s5, [r1, #4]
 800b628:	ed95 7a01 	vldr	s14, [r5, #4]
 800b62c:	ed93 6a01 	vldr	s12, [r3, #4]
 800b630:	edd0 5a01 	vldr	s11, [r0, #4]
 800b634:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b638:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800b63c:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b640:	ee78 fac7 	vsub.f32	s31, s17, s14
 800b644:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b648:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b64c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b650:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b654:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b658:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b65c:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b660:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800b664:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b668:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800b66c:	ee32 1a08 	vadd.f32	s2, s4, s16
 800b670:	ee72 fa87 	vadd.f32	s31, s5, s14
 800b674:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b678:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b67c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b680:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b684:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b688:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b68c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800b690:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800b694:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b698:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b69c:	ee74 0a22 	vadd.f32	s1, s8, s5
 800b6a0:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b6a4:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b6a8:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b6ac:	ee32 4a64 	vsub.f32	s8, s4, s9
 800b6b0:	ee73 8a09 	vadd.f32	s17, s6, s18
 800b6b4:	ee74 4a82 	vadd.f32	s9, s9, s4
 800b6b8:	ee33 9a49 	vsub.f32	s18, s6, s18
 800b6bc:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800b6c0:	ee35 3a85 	vadd.f32	s6, s11, s10
 800b6c4:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b6c8:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800b6cc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b6d0:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800b6d4:	ee30 7a68 	vsub.f32	s14, s0, s17
 800b6d8:	ee35 8a03 	vadd.f32	s16, s10, s6
 800b6dc:	ee38 0a80 	vadd.f32	s0, s17, s0
 800b6e0:	ee73 3a82 	vadd.f32	s7, s7, s4
 800b6e4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800b6e8:	ed9d 2a00 	vldr	s4, [sp]
 800b6ec:	eddd 1a01 	vldr	s3, [sp, #4]
 800b6f0:	ee35 5a43 	vsub.f32	s10, s10, s6
 800b6f4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800b6f8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800b6fc:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800b700:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b704:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800b708:	ee76 5a49 	vsub.f32	s11, s12, s18
 800b70c:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800b710:	ee39 6a06 	vadd.f32	s12, s18, s12
 800b714:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800b718:	ee21 4a84 	vmul.f32	s8, s3, s8
 800b71c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800b720:	ee22 7a07 	vmul.f32	s14, s4, s14
 800b724:	ee22 2a08 	vmul.f32	s4, s4, s16
 800b728:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b72c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800b730:	ee31 1a09 	vadd.f32	s2, s2, s18
 800b734:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800b738:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800b73c:	ee74 0a60 	vsub.f32	s1, s8, s1
 800b740:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b744:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800b748:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800b74c:	ee72 1a21 	vadd.f32	s3, s4, s3
 800b750:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800b754:	ee38 2a89 	vadd.f32	s4, s17, s18
 800b758:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800b75c:	ee38 8a04 	vadd.f32	s16, s16, s8
 800b760:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800b764:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800b768:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800b76c:	eddd 5a02 	vldr	s11, [sp, #8]
 800b770:	edc6 fa00 	vstr	s31, [r6]
 800b774:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800b778:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b77c:	ee30 0a45 	vsub.f32	s0, s0, s10
 800b780:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800b784:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800b788:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800b78c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800b790:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800b794:	ee25 6a86 	vmul.f32	s12, s11, s12
 800b798:	ee74 4a89 	vadd.f32	s9, s9, s18
 800b79c:	ee34 3a43 	vsub.f32	s6, s8, s6
 800b7a0:	ee78 8a85 	vadd.f32	s17, s17, s10
 800b7a4:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b7a8:	44f4      	add	ip, lr
 800b7aa:	45e2      	cmp	sl, ip
 800b7ac:	edc3 3a00 	vstr	s7, [r3]
 800b7b0:	edc3 6a01 	vstr	s13, [r3, #4]
 800b7b4:	444e      	add	r6, r9
 800b7b6:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b7ba:	edc7 0a00 	vstr	s1, [r7]
 800b7be:	444b      	add	r3, r9
 800b7c0:	ed80 2a00 	vstr	s4, [r0]
 800b7c4:	edc0 2a01 	vstr	s5, [r0, #4]
 800b7c8:	444f      	add	r7, r9
 800b7ca:	edc2 1a00 	vstr	s3, [r2]
 800b7ce:	ed82 7a01 	vstr	s14, [r2, #4]
 800b7d2:	4448      	add	r0, r9
 800b7d4:	ed85 8a00 	vstr	s16, [r5]
 800b7d8:	ed85 0a01 	vstr	s0, [r5, #4]
 800b7dc:	444a      	add	r2, r9
 800b7de:	edc1 4a00 	vstr	s9, [r1]
 800b7e2:	444d      	add	r5, r9
 800b7e4:	ed81 3a01 	vstr	s6, [r1, #4]
 800b7e8:	edc4 8a00 	vstr	s17, [r4]
 800b7ec:	ed84 6a01 	vstr	s12, [r4, #4]
 800b7f0:	4449      	add	r1, r9
 800b7f2:	444c      	add	r4, r9
 800b7f4:	f63f aeea 	bhi.w	800b5cc <arm_radix8_butterfly_f32+0x318>
 800b7f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7fa:	3308      	adds	r3, #8
 800b7fc:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b800:	3308      	adds	r3, #8
 800b802:	9309      	str	r3, [sp, #36]	@ 0x24
 800b804:	9b08      	ldr	r3, [sp, #32]
 800b806:	3308      	adds	r3, #8
 800b808:	9308      	str	r3, [sp, #32]
 800b80a:	9b07      	ldr	r3, [sp, #28]
 800b80c:	3308      	adds	r3, #8
 800b80e:	9307      	str	r3, [sp, #28]
 800b810:	9b06      	ldr	r3, [sp, #24]
 800b812:	3308      	adds	r3, #8
 800b814:	9306      	str	r3, [sp, #24]
 800b816:	9b05      	ldr	r3, [sp, #20]
 800b818:	3308      	adds	r3, #8
 800b81a:	9305      	str	r3, [sp, #20]
 800b81c:	9b04      	ldr	r3, [sp, #16]
 800b81e:	3308      	adds	r3, #8
 800b820:	9304      	str	r3, [sp, #16]
 800b822:	9b03      	ldr	r3, [sp, #12]
 800b824:	3308      	adds	r3, #8
 800b826:	9303      	str	r3, [sp, #12]
 800b828:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b82a:	f108 0801 	add.w	r8, r8, #1
 800b82e:	4543      	cmp	r3, r8
 800b830:	f47f ae72 	bne.w	800b518 <arm_radix8_butterfly_f32+0x264>
 800b834:	469b      	mov	fp, r3
 800b836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b838:	00db      	lsls	r3, r3, #3
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	46d1      	mov	r9, sl
 800b83e:	930e      	str	r3, [sp, #56]	@ 0x38
 800b840:	e547      	b.n	800b2d2 <arm_radix8_butterfly_f32+0x1e>
 800b842:	b013      	add	sp, #76	@ 0x4c
 800b844:	ecbd 8b10 	vpop	{d8-d15}
 800b848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b84c <memset>:
 800b84c:	4402      	add	r2, r0
 800b84e:	4603      	mov	r3, r0
 800b850:	4293      	cmp	r3, r2
 800b852:	d100      	bne.n	800b856 <memset+0xa>
 800b854:	4770      	bx	lr
 800b856:	f803 1b01 	strb.w	r1, [r3], #1
 800b85a:	e7f9      	b.n	800b850 <memset+0x4>

0800b85c <_reclaim_reent>:
 800b85c:	4b2d      	ldr	r3, [pc, #180]	@ (800b914 <_reclaim_reent+0xb8>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4283      	cmp	r3, r0
 800b862:	b570      	push	{r4, r5, r6, lr}
 800b864:	4604      	mov	r4, r0
 800b866:	d053      	beq.n	800b910 <_reclaim_reent+0xb4>
 800b868:	69c3      	ldr	r3, [r0, #28]
 800b86a:	b31b      	cbz	r3, 800b8b4 <_reclaim_reent+0x58>
 800b86c:	68db      	ldr	r3, [r3, #12]
 800b86e:	b163      	cbz	r3, 800b88a <_reclaim_reent+0x2e>
 800b870:	2500      	movs	r5, #0
 800b872:	69e3      	ldr	r3, [r4, #28]
 800b874:	68db      	ldr	r3, [r3, #12]
 800b876:	5959      	ldr	r1, [r3, r5]
 800b878:	b9b1      	cbnz	r1, 800b8a8 <_reclaim_reent+0x4c>
 800b87a:	3504      	adds	r5, #4
 800b87c:	2d80      	cmp	r5, #128	@ 0x80
 800b87e:	d1f8      	bne.n	800b872 <_reclaim_reent+0x16>
 800b880:	69e3      	ldr	r3, [r4, #28]
 800b882:	4620      	mov	r0, r4
 800b884:	68d9      	ldr	r1, [r3, #12]
 800b886:	f000 f881 	bl	800b98c <_free_r>
 800b88a:	69e3      	ldr	r3, [r4, #28]
 800b88c:	6819      	ldr	r1, [r3, #0]
 800b88e:	b111      	cbz	r1, 800b896 <_reclaim_reent+0x3a>
 800b890:	4620      	mov	r0, r4
 800b892:	f000 f87b 	bl	800b98c <_free_r>
 800b896:	69e3      	ldr	r3, [r4, #28]
 800b898:	689d      	ldr	r5, [r3, #8]
 800b89a:	b15d      	cbz	r5, 800b8b4 <_reclaim_reent+0x58>
 800b89c:	4629      	mov	r1, r5
 800b89e:	4620      	mov	r0, r4
 800b8a0:	682d      	ldr	r5, [r5, #0]
 800b8a2:	f000 f873 	bl	800b98c <_free_r>
 800b8a6:	e7f8      	b.n	800b89a <_reclaim_reent+0x3e>
 800b8a8:	680e      	ldr	r6, [r1, #0]
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	f000 f86e 	bl	800b98c <_free_r>
 800b8b0:	4631      	mov	r1, r6
 800b8b2:	e7e1      	b.n	800b878 <_reclaim_reent+0x1c>
 800b8b4:	6961      	ldr	r1, [r4, #20]
 800b8b6:	b111      	cbz	r1, 800b8be <_reclaim_reent+0x62>
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f000 f867 	bl	800b98c <_free_r>
 800b8be:	69e1      	ldr	r1, [r4, #28]
 800b8c0:	b111      	cbz	r1, 800b8c8 <_reclaim_reent+0x6c>
 800b8c2:	4620      	mov	r0, r4
 800b8c4:	f000 f862 	bl	800b98c <_free_r>
 800b8c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b8ca:	b111      	cbz	r1, 800b8d2 <_reclaim_reent+0x76>
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	f000 f85d 	bl	800b98c <_free_r>
 800b8d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8d4:	b111      	cbz	r1, 800b8dc <_reclaim_reent+0x80>
 800b8d6:	4620      	mov	r0, r4
 800b8d8:	f000 f858 	bl	800b98c <_free_r>
 800b8dc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b8de:	b111      	cbz	r1, 800b8e6 <_reclaim_reent+0x8a>
 800b8e0:	4620      	mov	r0, r4
 800b8e2:	f000 f853 	bl	800b98c <_free_r>
 800b8e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b8e8:	b111      	cbz	r1, 800b8f0 <_reclaim_reent+0x94>
 800b8ea:	4620      	mov	r0, r4
 800b8ec:	f000 f84e 	bl	800b98c <_free_r>
 800b8f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b8f2:	b111      	cbz	r1, 800b8fa <_reclaim_reent+0x9e>
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f000 f849 	bl	800b98c <_free_r>
 800b8fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b8fc:	b111      	cbz	r1, 800b904 <_reclaim_reent+0xa8>
 800b8fe:	4620      	mov	r0, r4
 800b900:	f000 f844 	bl	800b98c <_free_r>
 800b904:	6a23      	ldr	r3, [r4, #32]
 800b906:	b11b      	cbz	r3, 800b910 <_reclaim_reent+0xb4>
 800b908:	4620      	mov	r0, r4
 800b90a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b90e:	4718      	bx	r3
 800b910:	bd70      	pop	{r4, r5, r6, pc}
 800b912:	bf00      	nop
 800b914:	20000410 	.word	0x20000410

0800b918 <__errno>:
 800b918:	4b01      	ldr	r3, [pc, #4]	@ (800b920 <__errno+0x8>)
 800b91a:	6818      	ldr	r0, [r3, #0]
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	20000410 	.word	0x20000410

0800b924 <__libc_init_array>:
 800b924:	b570      	push	{r4, r5, r6, lr}
 800b926:	4d0d      	ldr	r5, [pc, #52]	@ (800b95c <__libc_init_array+0x38>)
 800b928:	4c0d      	ldr	r4, [pc, #52]	@ (800b960 <__libc_init_array+0x3c>)
 800b92a:	1b64      	subs	r4, r4, r5
 800b92c:	10a4      	asrs	r4, r4, #2
 800b92e:	2600      	movs	r6, #0
 800b930:	42a6      	cmp	r6, r4
 800b932:	d109      	bne.n	800b948 <__libc_init_array+0x24>
 800b934:	4d0b      	ldr	r5, [pc, #44]	@ (800b964 <__libc_init_array+0x40>)
 800b936:	4c0c      	ldr	r4, [pc, #48]	@ (800b968 <__libc_init_array+0x44>)
 800b938:	f001 fac6 	bl	800cec8 <_init>
 800b93c:	1b64      	subs	r4, r4, r5
 800b93e:	10a4      	asrs	r4, r4, #2
 800b940:	2600      	movs	r6, #0
 800b942:	42a6      	cmp	r6, r4
 800b944:	d105      	bne.n	800b952 <__libc_init_array+0x2e>
 800b946:	bd70      	pop	{r4, r5, r6, pc}
 800b948:	f855 3b04 	ldr.w	r3, [r5], #4
 800b94c:	4798      	blx	r3
 800b94e:	3601      	adds	r6, #1
 800b950:	e7ee      	b.n	800b930 <__libc_init_array+0xc>
 800b952:	f855 3b04 	ldr.w	r3, [r5], #4
 800b956:	4798      	blx	r3
 800b958:	3601      	adds	r6, #1
 800b95a:	e7f2      	b.n	800b942 <__libc_init_array+0x1e>
 800b95c:	0802a918 	.word	0x0802a918
 800b960:	0802a918 	.word	0x0802a918
 800b964:	0802a918 	.word	0x0802a918
 800b968:	0802a91c 	.word	0x0802a91c

0800b96c <__retarget_lock_acquire_recursive>:
 800b96c:	4770      	bx	lr

0800b96e <__retarget_lock_release_recursive>:
 800b96e:	4770      	bx	lr

0800b970 <memcpy>:
 800b970:	440a      	add	r2, r1
 800b972:	4291      	cmp	r1, r2
 800b974:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b978:	d100      	bne.n	800b97c <memcpy+0xc>
 800b97a:	4770      	bx	lr
 800b97c:	b510      	push	{r4, lr}
 800b97e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b982:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b986:	4291      	cmp	r1, r2
 800b988:	d1f9      	bne.n	800b97e <memcpy+0xe>
 800b98a:	bd10      	pop	{r4, pc}

0800b98c <_free_r>:
 800b98c:	b538      	push	{r3, r4, r5, lr}
 800b98e:	4605      	mov	r5, r0
 800b990:	2900      	cmp	r1, #0
 800b992:	d041      	beq.n	800ba18 <_free_r+0x8c>
 800b994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b998:	1f0c      	subs	r4, r1, #4
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	bfb8      	it	lt
 800b99e:	18e4      	addlt	r4, r4, r3
 800b9a0:	f000 f83e 	bl	800ba20 <__malloc_lock>
 800b9a4:	4a1d      	ldr	r2, [pc, #116]	@ (800ba1c <_free_r+0x90>)
 800b9a6:	6813      	ldr	r3, [r2, #0]
 800b9a8:	b933      	cbnz	r3, 800b9b8 <_free_r+0x2c>
 800b9aa:	6063      	str	r3, [r4, #4]
 800b9ac:	6014      	str	r4, [r2, #0]
 800b9ae:	4628      	mov	r0, r5
 800b9b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9b4:	f000 b83a 	b.w	800ba2c <__malloc_unlock>
 800b9b8:	42a3      	cmp	r3, r4
 800b9ba:	d908      	bls.n	800b9ce <_free_r+0x42>
 800b9bc:	6820      	ldr	r0, [r4, #0]
 800b9be:	1821      	adds	r1, r4, r0
 800b9c0:	428b      	cmp	r3, r1
 800b9c2:	bf01      	itttt	eq
 800b9c4:	6819      	ldreq	r1, [r3, #0]
 800b9c6:	685b      	ldreq	r3, [r3, #4]
 800b9c8:	1809      	addeq	r1, r1, r0
 800b9ca:	6021      	streq	r1, [r4, #0]
 800b9cc:	e7ed      	b.n	800b9aa <_free_r+0x1e>
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	685b      	ldr	r3, [r3, #4]
 800b9d2:	b10b      	cbz	r3, 800b9d8 <_free_r+0x4c>
 800b9d4:	42a3      	cmp	r3, r4
 800b9d6:	d9fa      	bls.n	800b9ce <_free_r+0x42>
 800b9d8:	6811      	ldr	r1, [r2, #0]
 800b9da:	1850      	adds	r0, r2, r1
 800b9dc:	42a0      	cmp	r0, r4
 800b9de:	d10b      	bne.n	800b9f8 <_free_r+0x6c>
 800b9e0:	6820      	ldr	r0, [r4, #0]
 800b9e2:	4401      	add	r1, r0
 800b9e4:	1850      	adds	r0, r2, r1
 800b9e6:	4283      	cmp	r3, r0
 800b9e8:	6011      	str	r1, [r2, #0]
 800b9ea:	d1e0      	bne.n	800b9ae <_free_r+0x22>
 800b9ec:	6818      	ldr	r0, [r3, #0]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	6053      	str	r3, [r2, #4]
 800b9f2:	4408      	add	r0, r1
 800b9f4:	6010      	str	r0, [r2, #0]
 800b9f6:	e7da      	b.n	800b9ae <_free_r+0x22>
 800b9f8:	d902      	bls.n	800ba00 <_free_r+0x74>
 800b9fa:	230c      	movs	r3, #12
 800b9fc:	602b      	str	r3, [r5, #0]
 800b9fe:	e7d6      	b.n	800b9ae <_free_r+0x22>
 800ba00:	6820      	ldr	r0, [r4, #0]
 800ba02:	1821      	adds	r1, r4, r0
 800ba04:	428b      	cmp	r3, r1
 800ba06:	bf04      	itt	eq
 800ba08:	6819      	ldreq	r1, [r3, #0]
 800ba0a:	685b      	ldreq	r3, [r3, #4]
 800ba0c:	6063      	str	r3, [r4, #4]
 800ba0e:	bf04      	itt	eq
 800ba10:	1809      	addeq	r1, r1, r0
 800ba12:	6021      	streq	r1, [r4, #0]
 800ba14:	6054      	str	r4, [r2, #4]
 800ba16:	e7ca      	b.n	800b9ae <_free_r+0x22>
 800ba18:	bd38      	pop	{r3, r4, r5, pc}
 800ba1a:	bf00      	nop
 800ba1c:	2000b334 	.word	0x2000b334

0800ba20 <__malloc_lock>:
 800ba20:	4801      	ldr	r0, [pc, #4]	@ (800ba28 <__malloc_lock+0x8>)
 800ba22:	f7ff bfa3 	b.w	800b96c <__retarget_lock_acquire_recursive>
 800ba26:	bf00      	nop
 800ba28:	2000b330 	.word	0x2000b330

0800ba2c <__malloc_unlock>:
 800ba2c:	4801      	ldr	r0, [pc, #4]	@ (800ba34 <__malloc_unlock+0x8>)
 800ba2e:	f7ff bf9e 	b.w	800b96e <__retarget_lock_release_recursive>
 800ba32:	bf00      	nop
 800ba34:	2000b330 	.word	0x2000b330

0800ba38 <log10f>:
 800ba38:	b508      	push	{r3, lr}
 800ba3a:	ed2d 8b02 	vpush	{d8}
 800ba3e:	eeb0 8a40 	vmov.f32	s16, s0
 800ba42:	f000 f9b9 	bl	800bdb8 <__ieee754_log10f>
 800ba46:	eeb4 8a48 	vcmp.f32	s16, s16
 800ba4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba4e:	d60f      	bvs.n	800ba70 <log10f+0x38>
 800ba50:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ba54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba58:	d80a      	bhi.n	800ba70 <log10f+0x38>
 800ba5a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ba5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba62:	d108      	bne.n	800ba76 <log10f+0x3e>
 800ba64:	f7ff ff58 	bl	800b918 <__errno>
 800ba68:	2322      	movs	r3, #34	@ 0x22
 800ba6a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ba8c <log10f+0x54>
 800ba6e:	6003      	str	r3, [r0, #0]
 800ba70:	ecbd 8b02 	vpop	{d8}
 800ba74:	bd08      	pop	{r3, pc}
 800ba76:	f7ff ff4f 	bl	800b918 <__errno>
 800ba7a:	ecbd 8b02 	vpop	{d8}
 800ba7e:	2321      	movs	r3, #33	@ 0x21
 800ba80:	6003      	str	r3, [r0, #0]
 800ba82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ba86:	4802      	ldr	r0, [pc, #8]	@ (800ba90 <log10f+0x58>)
 800ba88:	f000 b8c8 	b.w	800bc1c <nanf>
 800ba8c:	ff800000 	.word	0xff800000
 800ba90:	0802a524 	.word	0x0802a524

0800ba94 <powf>:
 800ba94:	b508      	push	{r3, lr}
 800ba96:	ed2d 8b04 	vpush	{d8-d9}
 800ba9a:	eeb0 8a60 	vmov.f32	s16, s1
 800ba9e:	eeb0 9a40 	vmov.f32	s18, s0
 800baa2:	f000 f9e1 	bl	800be68 <__ieee754_powf>
 800baa6:	eeb4 8a48 	vcmp.f32	s16, s16
 800baaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baae:	eef0 8a40 	vmov.f32	s17, s0
 800bab2:	d63e      	bvs.n	800bb32 <powf+0x9e>
 800bab4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800bab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800babc:	d112      	bne.n	800bae4 <powf+0x50>
 800babe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bac6:	d039      	beq.n	800bb3c <powf+0xa8>
 800bac8:	eeb0 0a48 	vmov.f32	s0, s16
 800bacc:	f000 f89c 	bl	800bc08 <finitef>
 800bad0:	b378      	cbz	r0, 800bb32 <powf+0x9e>
 800bad2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bada:	d52a      	bpl.n	800bb32 <powf+0x9e>
 800badc:	f7ff ff1c 	bl	800b918 <__errno>
 800bae0:	2322      	movs	r3, #34	@ 0x22
 800bae2:	e014      	b.n	800bb0e <powf+0x7a>
 800bae4:	f000 f890 	bl	800bc08 <finitef>
 800bae8:	b998      	cbnz	r0, 800bb12 <powf+0x7e>
 800baea:	eeb0 0a49 	vmov.f32	s0, s18
 800baee:	f000 f88b 	bl	800bc08 <finitef>
 800baf2:	b170      	cbz	r0, 800bb12 <powf+0x7e>
 800baf4:	eeb0 0a48 	vmov.f32	s0, s16
 800baf8:	f000 f886 	bl	800bc08 <finitef>
 800bafc:	b148      	cbz	r0, 800bb12 <powf+0x7e>
 800bafe:	eef4 8a68 	vcmp.f32	s17, s17
 800bb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb06:	d7e9      	bvc.n	800badc <powf+0x48>
 800bb08:	f7ff ff06 	bl	800b918 <__errno>
 800bb0c:	2321      	movs	r3, #33	@ 0x21
 800bb0e:	6003      	str	r3, [r0, #0]
 800bb10:	e00f      	b.n	800bb32 <powf+0x9e>
 800bb12:	eef5 8a40 	vcmp.f32	s17, #0.0
 800bb16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb1a:	d10a      	bne.n	800bb32 <powf+0x9e>
 800bb1c:	eeb0 0a49 	vmov.f32	s0, s18
 800bb20:	f000 f872 	bl	800bc08 <finitef>
 800bb24:	b128      	cbz	r0, 800bb32 <powf+0x9e>
 800bb26:	eeb0 0a48 	vmov.f32	s0, s16
 800bb2a:	f000 f86d 	bl	800bc08 <finitef>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d1d4      	bne.n	800badc <powf+0x48>
 800bb32:	eeb0 0a68 	vmov.f32	s0, s17
 800bb36:	ecbd 8b04 	vpop	{d8-d9}
 800bb3a:	bd08      	pop	{r3, pc}
 800bb3c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800bb40:	e7f7      	b.n	800bb32 <powf+0x9e>
	...

0800bb44 <sqrtf>:
 800bb44:	b508      	push	{r3, lr}
 800bb46:	ed2d 8b02 	vpush	{d8}
 800bb4a:	eeb0 8a40 	vmov.f32	s16, s0
 800bb4e:	f000 f86b 	bl	800bc28 <__ieee754_sqrtf>
 800bb52:	eeb4 8a48 	vcmp.f32	s16, s16
 800bb56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb5a:	d60c      	bvs.n	800bb76 <sqrtf+0x32>
 800bb5c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bb7c <sqrtf+0x38>
 800bb60:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bb64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb68:	d505      	bpl.n	800bb76 <sqrtf+0x32>
 800bb6a:	f7ff fed5 	bl	800b918 <__errno>
 800bb6e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bb72:	2321      	movs	r3, #33	@ 0x21
 800bb74:	6003      	str	r3, [r0, #0]
 800bb76:	ecbd 8b02 	vpop	{d8}
 800bb7a:	bd08      	pop	{r3, pc}
 800bb7c:	00000000 	.word	0x00000000

0800bb80 <cosf>:
 800bb80:	ee10 3a10 	vmov	r3, s0
 800bb84:	b507      	push	{r0, r1, r2, lr}
 800bb86:	4a1e      	ldr	r2, [pc, #120]	@ (800bc00 <cosf+0x80>)
 800bb88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d806      	bhi.n	800bb9e <cosf+0x1e>
 800bb90:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800bc04 <cosf+0x84>
 800bb94:	b003      	add	sp, #12
 800bb96:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb9a:	f000 b86d 	b.w	800bc78 <__kernel_cosf>
 800bb9e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bba2:	d304      	bcc.n	800bbae <cosf+0x2e>
 800bba4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800bba8:	b003      	add	sp, #12
 800bbaa:	f85d fb04 	ldr.w	pc, [sp], #4
 800bbae:	4668      	mov	r0, sp
 800bbb0:	f000 fc28 	bl	800c404 <__ieee754_rem_pio2f>
 800bbb4:	f000 0003 	and.w	r0, r0, #3
 800bbb8:	2801      	cmp	r0, #1
 800bbba:	d009      	beq.n	800bbd0 <cosf+0x50>
 800bbbc:	2802      	cmp	r0, #2
 800bbbe:	d010      	beq.n	800bbe2 <cosf+0x62>
 800bbc0:	b9b0      	cbnz	r0, 800bbf0 <cosf+0x70>
 800bbc2:	eddd 0a01 	vldr	s1, [sp, #4]
 800bbc6:	ed9d 0a00 	vldr	s0, [sp]
 800bbca:	f000 f855 	bl	800bc78 <__kernel_cosf>
 800bbce:	e7eb      	b.n	800bba8 <cosf+0x28>
 800bbd0:	eddd 0a01 	vldr	s1, [sp, #4]
 800bbd4:	ed9d 0a00 	vldr	s0, [sp]
 800bbd8:	f000 f8a6 	bl	800bd28 <__kernel_sinf>
 800bbdc:	eeb1 0a40 	vneg.f32	s0, s0
 800bbe0:	e7e2      	b.n	800bba8 <cosf+0x28>
 800bbe2:	eddd 0a01 	vldr	s1, [sp, #4]
 800bbe6:	ed9d 0a00 	vldr	s0, [sp]
 800bbea:	f000 f845 	bl	800bc78 <__kernel_cosf>
 800bbee:	e7f5      	b.n	800bbdc <cosf+0x5c>
 800bbf0:	eddd 0a01 	vldr	s1, [sp, #4]
 800bbf4:	ed9d 0a00 	vldr	s0, [sp]
 800bbf8:	2001      	movs	r0, #1
 800bbfa:	f000 f895 	bl	800bd28 <__kernel_sinf>
 800bbfe:	e7d3      	b.n	800bba8 <cosf+0x28>
 800bc00:	3f490fd8 	.word	0x3f490fd8
 800bc04:	00000000 	.word	0x00000000

0800bc08 <finitef>:
 800bc08:	ee10 3a10 	vmov	r3, s0
 800bc0c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800bc10:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800bc14:	bfac      	ite	ge
 800bc16:	2000      	movge	r0, #0
 800bc18:	2001      	movlt	r0, #1
 800bc1a:	4770      	bx	lr

0800bc1c <nanf>:
 800bc1c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bc24 <nanf+0x8>
 800bc20:	4770      	bx	lr
 800bc22:	bf00      	nop
 800bc24:	7fc00000 	.word	0x7fc00000

0800bc28 <__ieee754_sqrtf>:
 800bc28:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bc2c:	4770      	bx	lr
	...

0800bc30 <roundf>:
 800bc30:	ee10 0a10 	vmov	r0, s0
 800bc34:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800bc38:	3a7f      	subs	r2, #127	@ 0x7f
 800bc3a:	2a16      	cmp	r2, #22
 800bc3c:	dc15      	bgt.n	800bc6a <roundf+0x3a>
 800bc3e:	2a00      	cmp	r2, #0
 800bc40:	da08      	bge.n	800bc54 <roundf+0x24>
 800bc42:	3201      	adds	r2, #1
 800bc44:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800bc48:	d101      	bne.n	800bc4e <roundf+0x1e>
 800bc4a:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800bc4e:	ee00 3a10 	vmov	s0, r3
 800bc52:	4770      	bx	lr
 800bc54:	4907      	ldr	r1, [pc, #28]	@ (800bc74 <roundf+0x44>)
 800bc56:	4111      	asrs	r1, r2
 800bc58:	4201      	tst	r1, r0
 800bc5a:	d0fa      	beq.n	800bc52 <roundf+0x22>
 800bc5c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800bc60:	4113      	asrs	r3, r2
 800bc62:	4403      	add	r3, r0
 800bc64:	ea23 0301 	bic.w	r3, r3, r1
 800bc68:	e7f1      	b.n	800bc4e <roundf+0x1e>
 800bc6a:	2a80      	cmp	r2, #128	@ 0x80
 800bc6c:	d1f1      	bne.n	800bc52 <roundf+0x22>
 800bc6e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bc72:	4770      	bx	lr
 800bc74:	007fffff 	.word	0x007fffff

0800bc78 <__kernel_cosf>:
 800bc78:	ee10 3a10 	vmov	r3, s0
 800bc7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc80:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bc84:	eef0 6a40 	vmov.f32	s13, s0
 800bc88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bc8c:	d204      	bcs.n	800bc98 <__kernel_cosf+0x20>
 800bc8e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800bc92:	ee17 2a90 	vmov	r2, s15
 800bc96:	b342      	cbz	r2, 800bcea <__kernel_cosf+0x72>
 800bc98:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800bc9c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800bd08 <__kernel_cosf+0x90>
 800bca0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800bd0c <__kernel_cosf+0x94>
 800bca4:	4a1a      	ldr	r2, [pc, #104]	@ (800bd10 <__kernel_cosf+0x98>)
 800bca6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bcaa:	4293      	cmp	r3, r2
 800bcac:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bd14 <__kernel_cosf+0x9c>
 800bcb0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bcb4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800bd18 <__kernel_cosf+0xa0>
 800bcb8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bcbc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800bd1c <__kernel_cosf+0xa4>
 800bcc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bcc4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800bd20 <__kernel_cosf+0xa8>
 800bcc8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bccc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800bcd0:	ee26 6a07 	vmul.f32	s12, s12, s14
 800bcd4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bcd8:	eee7 0a06 	vfma.f32	s1, s14, s12
 800bcdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bce0:	d804      	bhi.n	800bcec <__kernel_cosf+0x74>
 800bce2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800bce6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bcea:	4770      	bx	lr
 800bcec:	4a0d      	ldr	r2, [pc, #52]	@ (800bd24 <__kernel_cosf+0xac>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	bf9a      	itte	ls
 800bcf2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800bcf6:	ee07 3a10 	vmovls	s14, r3
 800bcfa:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800bcfe:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bd02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd06:	e7ec      	b.n	800bce2 <__kernel_cosf+0x6a>
 800bd08:	ad47d74e 	.word	0xad47d74e
 800bd0c:	310f74f6 	.word	0x310f74f6
 800bd10:	3e999999 	.word	0x3e999999
 800bd14:	b493f27c 	.word	0xb493f27c
 800bd18:	37d00d01 	.word	0x37d00d01
 800bd1c:	bab60b61 	.word	0xbab60b61
 800bd20:	3d2aaaab 	.word	0x3d2aaaab
 800bd24:	3f480000 	.word	0x3f480000

0800bd28 <__kernel_sinf>:
 800bd28:	ee10 3a10 	vmov	r3, s0
 800bd2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd30:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bd34:	d204      	bcs.n	800bd40 <__kernel_sinf+0x18>
 800bd36:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bd3a:	ee17 3a90 	vmov	r3, s15
 800bd3e:	b35b      	cbz	r3, 800bd98 <__kernel_sinf+0x70>
 800bd40:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bd44:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bd9c <__kernel_sinf+0x74>
 800bd48:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800bda0 <__kernel_sinf+0x78>
 800bd4c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd50:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800bda4 <__kernel_sinf+0x7c>
 800bd54:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd58:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800bda8 <__kernel_sinf+0x80>
 800bd5c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bd60:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800bdac <__kernel_sinf+0x84>
 800bd64:	ee60 6a07 	vmul.f32	s13, s0, s14
 800bd68:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd6c:	b930      	cbnz	r0, 800bd7c <__kernel_sinf+0x54>
 800bd6e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800bdb0 <__kernel_sinf+0x88>
 800bd72:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd76:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bd7a:	4770      	bx	lr
 800bd7c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bd80:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800bd84:	eee0 7a86 	vfma.f32	s15, s1, s12
 800bd88:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800bd8c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800bdb4 <__kernel_sinf+0x8c>
 800bd90:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800bd94:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	2f2ec9d3 	.word	0x2f2ec9d3
 800bda0:	b2d72f34 	.word	0xb2d72f34
 800bda4:	3638ef1b 	.word	0x3638ef1b
 800bda8:	b9500d01 	.word	0xb9500d01
 800bdac:	3c088889 	.word	0x3c088889
 800bdb0:	be2aaaab 	.word	0xbe2aaaab
 800bdb4:	3e2aaaab 	.word	0x3e2aaaab

0800bdb8 <__ieee754_log10f>:
 800bdb8:	b508      	push	{r3, lr}
 800bdba:	ee10 3a10 	vmov	r3, s0
 800bdbe:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bdc2:	ed2d 8b02 	vpush	{d8}
 800bdc6:	d108      	bne.n	800bdda <__ieee754_log10f+0x22>
 800bdc8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800be50 <__ieee754_log10f+0x98>
 800bdcc:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800be54 <__ieee754_log10f+0x9c>
 800bdd0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800bdd4:	ecbd 8b02 	vpop	{d8}
 800bdd8:	bd08      	pop	{r3, pc}
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	461a      	mov	r2, r3
 800bdde:	da02      	bge.n	800bde6 <__ieee754_log10f+0x2e>
 800bde0:	ee30 7a40 	vsub.f32	s14, s0, s0
 800bde4:	e7f2      	b.n	800bdcc <__ieee754_log10f+0x14>
 800bde6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bdea:	db02      	blt.n	800bdf2 <__ieee754_log10f+0x3a>
 800bdec:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bdf0:	e7f0      	b.n	800bdd4 <__ieee754_log10f+0x1c>
 800bdf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bdf6:	bfbf      	itttt	lt
 800bdf8:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800be58 <__ieee754_log10f+0xa0>
 800bdfc:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800be00:	f06f 0118 	mvnlt.w	r1, #24
 800be04:	ee17 2a90 	vmovlt	r2, s15
 800be08:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800be0c:	bfa8      	it	ge
 800be0e:	2100      	movge	r1, #0
 800be10:	3b7f      	subs	r3, #127	@ 0x7f
 800be12:	440b      	add	r3, r1
 800be14:	0fd9      	lsrs	r1, r3, #31
 800be16:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800be1a:	ee07 3a90 	vmov	s15, r3
 800be1e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800be22:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800be26:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800be2a:	ee00 3a10 	vmov	s0, r3
 800be2e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800be32:	f000 ff13 	bl	800cc5c <__ieee754_logf>
 800be36:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800be5c <__ieee754_log10f+0xa4>
 800be3a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800be3e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800be60 <__ieee754_log10f+0xa8>
 800be42:	eea8 0a27 	vfma.f32	s0, s16, s15
 800be46:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800be64 <__ieee754_log10f+0xac>
 800be4a:	eea8 0a27 	vfma.f32	s0, s16, s15
 800be4e:	e7c1      	b.n	800bdd4 <__ieee754_log10f+0x1c>
 800be50:	cc000000 	.word	0xcc000000
 800be54:	00000000 	.word	0x00000000
 800be58:	4c000000 	.word	0x4c000000
 800be5c:	3ede5bd9 	.word	0x3ede5bd9
 800be60:	355427db 	.word	0x355427db
 800be64:	3e9a2080 	.word	0x3e9a2080

0800be68 <__ieee754_powf>:
 800be68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be6c:	ee10 4a90 	vmov	r4, s1
 800be70:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800be74:	ed2d 8b02 	vpush	{d8}
 800be78:	ee10 6a10 	vmov	r6, s0
 800be7c:	eeb0 8a40 	vmov.f32	s16, s0
 800be80:	eef0 8a60 	vmov.f32	s17, s1
 800be84:	d10c      	bne.n	800bea0 <__ieee754_powf+0x38>
 800be86:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800be8a:	0076      	lsls	r6, r6, #1
 800be8c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800be90:	f240 8274 	bls.w	800c37c <__ieee754_powf+0x514>
 800be94:	ee38 0a28 	vadd.f32	s0, s16, s17
 800be98:	ecbd 8b02 	vpop	{d8}
 800be9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bea0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800bea4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800bea8:	d802      	bhi.n	800beb0 <__ieee754_powf+0x48>
 800beaa:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800beae:	d908      	bls.n	800bec2 <__ieee754_powf+0x5a>
 800beb0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800beb4:	d1ee      	bne.n	800be94 <__ieee754_powf+0x2c>
 800beb6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800beba:	0064      	lsls	r4, r4, #1
 800bebc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800bec0:	e7e6      	b.n	800be90 <__ieee754_powf+0x28>
 800bec2:	2e00      	cmp	r6, #0
 800bec4:	da1f      	bge.n	800bf06 <__ieee754_powf+0x9e>
 800bec6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800beca:	f080 8260 	bcs.w	800c38e <__ieee754_powf+0x526>
 800bece:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800bed2:	d32f      	bcc.n	800bf34 <__ieee754_powf+0xcc>
 800bed4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800bed8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800bedc:	fa49 f503 	asr.w	r5, r9, r3
 800bee0:	fa05 f303 	lsl.w	r3, r5, r3
 800bee4:	454b      	cmp	r3, r9
 800bee6:	d123      	bne.n	800bf30 <__ieee754_powf+0xc8>
 800bee8:	f005 0501 	and.w	r5, r5, #1
 800beec:	f1c5 0502 	rsb	r5, r5, #2
 800bef0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800bef4:	d11f      	bne.n	800bf36 <__ieee754_powf+0xce>
 800bef6:	2c00      	cmp	r4, #0
 800bef8:	f280 8246 	bge.w	800c388 <__ieee754_powf+0x520>
 800befc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bf00:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800bf04:	e7c8      	b.n	800be98 <__ieee754_powf+0x30>
 800bf06:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800bf0a:	d111      	bne.n	800bf30 <__ieee754_powf+0xc8>
 800bf0c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800bf10:	f000 8234 	beq.w	800c37c <__ieee754_powf+0x514>
 800bf14:	d906      	bls.n	800bf24 <__ieee754_powf+0xbc>
 800bf16:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800c22c <__ieee754_powf+0x3c4>
 800bf1a:	2c00      	cmp	r4, #0
 800bf1c:	bfa8      	it	ge
 800bf1e:	eeb0 0a68 	vmovge.f32	s0, s17
 800bf22:	e7b9      	b.n	800be98 <__ieee754_powf+0x30>
 800bf24:	2c00      	cmp	r4, #0
 800bf26:	f280 822c 	bge.w	800c382 <__ieee754_powf+0x51a>
 800bf2a:	eeb1 0a68 	vneg.f32	s0, s17
 800bf2e:	e7b3      	b.n	800be98 <__ieee754_powf+0x30>
 800bf30:	2500      	movs	r5, #0
 800bf32:	e7dd      	b.n	800bef0 <__ieee754_powf+0x88>
 800bf34:	2500      	movs	r5, #0
 800bf36:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800bf3a:	d102      	bne.n	800bf42 <__ieee754_powf+0xda>
 800bf3c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800bf40:	e7aa      	b.n	800be98 <__ieee754_powf+0x30>
 800bf42:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800bf46:	f040 8227 	bne.w	800c398 <__ieee754_powf+0x530>
 800bf4a:	2e00      	cmp	r6, #0
 800bf4c:	f2c0 8224 	blt.w	800c398 <__ieee754_powf+0x530>
 800bf50:	eeb0 0a48 	vmov.f32	s0, s16
 800bf54:	ecbd 8b02 	vpop	{d8}
 800bf58:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf5c:	f7ff be64 	b.w	800bc28 <__ieee754_sqrtf>
 800bf60:	2d01      	cmp	r5, #1
 800bf62:	d199      	bne.n	800be98 <__ieee754_powf+0x30>
 800bf64:	eeb1 0a40 	vneg.f32	s0, s0
 800bf68:	e796      	b.n	800be98 <__ieee754_powf+0x30>
 800bf6a:	0ff0      	lsrs	r0, r6, #31
 800bf6c:	3801      	subs	r0, #1
 800bf6e:	ea55 0300 	orrs.w	r3, r5, r0
 800bf72:	d104      	bne.n	800bf7e <__ieee754_powf+0x116>
 800bf74:	ee38 8a48 	vsub.f32	s16, s16, s16
 800bf78:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800bf7c:	e78c      	b.n	800be98 <__ieee754_powf+0x30>
 800bf7e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800bf82:	d96d      	bls.n	800c060 <__ieee754_powf+0x1f8>
 800bf84:	4baa      	ldr	r3, [pc, #680]	@ (800c230 <__ieee754_powf+0x3c8>)
 800bf86:	4598      	cmp	r8, r3
 800bf88:	d808      	bhi.n	800bf9c <__ieee754_powf+0x134>
 800bf8a:	2c00      	cmp	r4, #0
 800bf8c:	da0b      	bge.n	800bfa6 <__ieee754_powf+0x13e>
 800bf8e:	2000      	movs	r0, #0
 800bf90:	ecbd 8b02 	vpop	{d8}
 800bf94:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf98:	f000 bbf2 	b.w	800c780 <__math_oflowf>
 800bf9c:	4ba5      	ldr	r3, [pc, #660]	@ (800c234 <__ieee754_powf+0x3cc>)
 800bf9e:	4598      	cmp	r8, r3
 800bfa0:	d908      	bls.n	800bfb4 <__ieee754_powf+0x14c>
 800bfa2:	2c00      	cmp	r4, #0
 800bfa4:	dcf3      	bgt.n	800bf8e <__ieee754_powf+0x126>
 800bfa6:	2000      	movs	r0, #0
 800bfa8:	ecbd 8b02 	vpop	{d8}
 800bfac:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfb0:	f000 bbe0 	b.w	800c774 <__math_uflowf>
 800bfb4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bfb8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bfbc:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800c238 <__ieee754_powf+0x3d0>
 800bfc0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800bfc4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800bfc8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bfcc:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800bfd0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bfd4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800c23c <__ieee754_powf+0x3d4>
 800bfd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bfdc:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800c240 <__ieee754_powf+0x3d8>
 800bfe0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800bfe4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800c244 <__ieee754_powf+0x3dc>
 800bfe8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bfec:	eeb0 7a67 	vmov.f32	s14, s15
 800bff0:	eea0 7a26 	vfma.f32	s14, s0, s13
 800bff4:	ee17 3a10 	vmov	r3, s14
 800bff8:	f36f 030b 	bfc	r3, #0, #12
 800bffc:	ee07 3a10 	vmov	s14, r3
 800c000:	eeb0 6a47 	vmov.f32	s12, s14
 800c004:	eea0 6a66 	vfms.f32	s12, s0, s13
 800c008:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c00c:	3d01      	subs	r5, #1
 800c00e:	4305      	orrs	r5, r0
 800c010:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c014:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800c018:	f36f 040b 	bfc	r4, #0, #12
 800c01c:	bf18      	it	ne
 800c01e:	eeb0 8a66 	vmovne.f32	s16, s13
 800c022:	ee06 4a90 	vmov	s13, r4
 800c026:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c02a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800c02e:	ee67 7a26 	vmul.f32	s15, s14, s13
 800c032:	eee6 0a07 	vfma.f32	s1, s12, s14
 800c036:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c03a:	ee17 1a10 	vmov	r1, s14
 800c03e:	2900      	cmp	r1, #0
 800c040:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c044:	f340 80dd 	ble.w	800c202 <__ieee754_powf+0x39a>
 800c048:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800c04c:	f240 80ca 	bls.w	800c1e4 <__ieee754_powf+0x37c>
 800c050:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c058:	bf4c      	ite	mi
 800c05a:	2001      	movmi	r0, #1
 800c05c:	2000      	movpl	r0, #0
 800c05e:	e797      	b.n	800bf90 <__ieee754_powf+0x128>
 800c060:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800c064:	bf01      	itttt	eq
 800c066:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800c248 <__ieee754_powf+0x3e0>
 800c06a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800c06e:	f06f 0317 	mvneq.w	r3, #23
 800c072:	ee17 7a90 	vmoveq	r7, s15
 800c076:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800c07a:	bf18      	it	ne
 800c07c:	2300      	movne	r3, #0
 800c07e:	3a7f      	subs	r2, #127	@ 0x7f
 800c080:	441a      	add	r2, r3
 800c082:	4b72      	ldr	r3, [pc, #456]	@ (800c24c <__ieee754_powf+0x3e4>)
 800c084:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800c088:	429f      	cmp	r7, r3
 800c08a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800c08e:	dd06      	ble.n	800c09e <__ieee754_powf+0x236>
 800c090:	4b6f      	ldr	r3, [pc, #444]	@ (800c250 <__ieee754_powf+0x3e8>)
 800c092:	429f      	cmp	r7, r3
 800c094:	f340 80a4 	ble.w	800c1e0 <__ieee754_powf+0x378>
 800c098:	3201      	adds	r2, #1
 800c09a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800c09e:	2600      	movs	r6, #0
 800c0a0:	4b6c      	ldr	r3, [pc, #432]	@ (800c254 <__ieee754_powf+0x3ec>)
 800c0a2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800c0a6:	ee07 1a10 	vmov	s14, r1
 800c0aa:	edd3 5a00 	vldr	s11, [r3]
 800c0ae:	4b6a      	ldr	r3, [pc, #424]	@ (800c258 <__ieee754_powf+0x3f0>)
 800c0b0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800c0b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0b8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800c0bc:	1049      	asrs	r1, r1, #1
 800c0be:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800c0c2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800c0c6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800c0ca:	ee37 6a65 	vsub.f32	s12, s14, s11
 800c0ce:	ee07 1a90 	vmov	s15, r1
 800c0d2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800c0d6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800c0da:	ee15 7a10 	vmov	r7, s10
 800c0de:	401f      	ands	r7, r3
 800c0e0:	ee06 7a90 	vmov	s13, r7
 800c0e4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800c0e8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c0ec:	ee65 7a05 	vmul.f32	s15, s10, s10
 800c0f0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c0f4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800c25c <__ieee754_powf+0x3f4>
 800c0f8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800c260 <__ieee754_powf+0x3f8>
 800c0fc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c100:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800c264 <__ieee754_powf+0x3fc>
 800c104:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c108:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800c238 <__ieee754_powf+0x3d0>
 800c10c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c110:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800c268 <__ieee754_powf+0x400>
 800c114:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c118:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800c26c <__ieee754_powf+0x404>
 800c11c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c120:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c124:	ee35 7a26 	vadd.f32	s14, s10, s13
 800c128:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800c12c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c130:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800c134:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800c138:	eef0 5a67 	vmov.f32	s11, s15
 800c13c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800c140:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c144:	ee15 1a90 	vmov	r1, s11
 800c148:	4019      	ands	r1, r3
 800c14a:	ee05 1a90 	vmov	s11, r1
 800c14e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800c152:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800c156:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c15a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c15e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c162:	eeb0 6a67 	vmov.f32	s12, s15
 800c166:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c16a:	ee16 1a10 	vmov	r1, s12
 800c16e:	4019      	ands	r1, r3
 800c170:	ee06 1a10 	vmov	s12, r1
 800c174:	eeb0 7a46 	vmov.f32	s14, s12
 800c178:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800c17c:	493c      	ldr	r1, [pc, #240]	@ (800c270 <__ieee754_powf+0x408>)
 800c17e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800c182:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c186:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800c274 <__ieee754_powf+0x40c>
 800c18a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800c278 <__ieee754_powf+0x410>
 800c18e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c192:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800c27c <__ieee754_powf+0x414>
 800c196:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c19a:	ed91 7a00 	vldr	s14, [r1]
 800c19e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c1a2:	ee07 2a10 	vmov	s14, r2
 800c1a6:	4a36      	ldr	r2, [pc, #216]	@ (800c280 <__ieee754_powf+0x418>)
 800c1a8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800c1ac:	eeb0 7a67 	vmov.f32	s14, s15
 800c1b0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800c1b4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800c1b8:	ed92 5a00 	vldr	s10, [r2]
 800c1bc:	ee37 7a05 	vadd.f32	s14, s14, s10
 800c1c0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c1c4:	ee17 2a10 	vmov	r2, s14
 800c1c8:	401a      	ands	r2, r3
 800c1ca:	ee07 2a10 	vmov	s14, r2
 800c1ce:	ee77 6a66 	vsub.f32	s13, s14, s13
 800c1d2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800c1d6:	eee6 6a65 	vfms.f32	s13, s12, s11
 800c1da:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c1de:	e715      	b.n	800c00c <__ieee754_powf+0x1a4>
 800c1e0:	2601      	movs	r6, #1
 800c1e2:	e75d      	b.n	800c0a0 <__ieee754_powf+0x238>
 800c1e4:	d152      	bne.n	800c28c <__ieee754_powf+0x424>
 800c1e6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800c284 <__ieee754_powf+0x41c>
 800c1ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c1ee:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c1f2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c1f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1fa:	f73f af29 	bgt.w	800c050 <__ieee754_powf+0x1e8>
 800c1fe:	2386      	movs	r3, #134	@ 0x86
 800c200:	e048      	b.n	800c294 <__ieee754_powf+0x42c>
 800c202:	4a21      	ldr	r2, [pc, #132]	@ (800c288 <__ieee754_powf+0x420>)
 800c204:	4293      	cmp	r3, r2
 800c206:	d907      	bls.n	800c218 <__ieee754_powf+0x3b0>
 800c208:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c20c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c210:	bf4c      	ite	mi
 800c212:	2001      	movmi	r0, #1
 800c214:	2000      	movpl	r0, #0
 800c216:	e6c7      	b.n	800bfa8 <__ieee754_powf+0x140>
 800c218:	d138      	bne.n	800c28c <__ieee754_powf+0x424>
 800c21a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c21e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c226:	dbea      	blt.n	800c1fe <__ieee754_powf+0x396>
 800c228:	e7ee      	b.n	800c208 <__ieee754_powf+0x3a0>
 800c22a:	bf00      	nop
 800c22c:	00000000 	.word	0x00000000
 800c230:	3f7ffff3 	.word	0x3f7ffff3
 800c234:	3f800007 	.word	0x3f800007
 800c238:	3eaaaaab 	.word	0x3eaaaaab
 800c23c:	3fb8aa00 	.word	0x3fb8aa00
 800c240:	3fb8aa3b 	.word	0x3fb8aa3b
 800c244:	36eca570 	.word	0x36eca570
 800c248:	4b800000 	.word	0x4b800000
 800c24c:	001cc471 	.word	0x001cc471
 800c250:	005db3d6 	.word	0x005db3d6
 800c254:	0802a538 	.word	0x0802a538
 800c258:	fffff000 	.word	0xfffff000
 800c25c:	3e6c3255 	.word	0x3e6c3255
 800c260:	3e53f142 	.word	0x3e53f142
 800c264:	3e8ba305 	.word	0x3e8ba305
 800c268:	3edb6db7 	.word	0x3edb6db7
 800c26c:	3f19999a 	.word	0x3f19999a
 800c270:	0802a528 	.word	0x0802a528
 800c274:	3f76384f 	.word	0x3f76384f
 800c278:	3f763800 	.word	0x3f763800
 800c27c:	369dc3a0 	.word	0x369dc3a0
 800c280:	0802a530 	.word	0x0802a530
 800c284:	3338aa3c 	.word	0x3338aa3c
 800c288:	43160000 	.word	0x43160000
 800c28c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800c290:	d96f      	bls.n	800c372 <__ieee754_powf+0x50a>
 800c292:	15db      	asrs	r3, r3, #23
 800c294:	3b7e      	subs	r3, #126	@ 0x7e
 800c296:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800c29a:	4118      	asrs	r0, r3
 800c29c:	4408      	add	r0, r1
 800c29e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c2a2:	4a4e      	ldr	r2, [pc, #312]	@ (800c3dc <__ieee754_powf+0x574>)
 800c2a4:	3b7f      	subs	r3, #127	@ 0x7f
 800c2a6:	411a      	asrs	r2, r3
 800c2a8:	4002      	ands	r2, r0
 800c2aa:	ee07 2a10 	vmov	s14, r2
 800c2ae:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800c2b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800c2b6:	f1c3 0317 	rsb	r3, r3, #23
 800c2ba:	4118      	asrs	r0, r3
 800c2bc:	2900      	cmp	r1, #0
 800c2be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2c2:	bfb8      	it	lt
 800c2c4:	4240      	neglt	r0, r0
 800c2c6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800c2ca:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800c3e0 <__ieee754_powf+0x578>
 800c2ce:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800c3e4 <__ieee754_powf+0x57c>
 800c2d2:	ee16 3a90 	vmov	r3, s13
 800c2d6:	f36f 030b 	bfc	r3, #0, #12
 800c2da:	ee06 3a90 	vmov	s13, r3
 800c2de:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c2e2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c2e6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c2ea:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800c3e8 <__ieee754_powf+0x580>
 800c2ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c2f2:	eee0 7a87 	vfma.f32	s15, s1, s14
 800c2f6:	eeb0 7a67 	vmov.f32	s14, s15
 800c2fa:	eea6 7a86 	vfma.f32	s14, s13, s12
 800c2fe:	eef0 5a47 	vmov.f32	s11, s14
 800c302:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800c306:	ee67 6a07 	vmul.f32	s13, s14, s14
 800c30a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c30e:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800c3ec <__ieee754_powf+0x584>
 800c312:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800c3f0 <__ieee754_powf+0x588>
 800c316:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c31a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800c3f4 <__ieee754_powf+0x58c>
 800c31e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800c322:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800c3f8 <__ieee754_powf+0x590>
 800c326:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800c32a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c3fc <__ieee754_powf+0x594>
 800c32e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800c332:	eeb0 6a47 	vmov.f32	s12, s14
 800c336:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800c33a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c33e:	ee67 5a06 	vmul.f32	s11, s14, s12
 800c342:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c346:	eee7 7a27 	vfma.f32	s15, s14, s15
 800c34a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800c34e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c352:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c356:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c35a:	ee10 3a10 	vmov	r3, s0
 800c35e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c362:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c366:	da06      	bge.n	800c376 <__ieee754_powf+0x50e>
 800c368:	f000 f984 	bl	800c674 <scalbnf>
 800c36c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c370:	e592      	b.n	800be98 <__ieee754_powf+0x30>
 800c372:	2000      	movs	r0, #0
 800c374:	e7a7      	b.n	800c2c6 <__ieee754_powf+0x45e>
 800c376:	ee00 3a10 	vmov	s0, r3
 800c37a:	e7f7      	b.n	800c36c <__ieee754_powf+0x504>
 800c37c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c380:	e58a      	b.n	800be98 <__ieee754_powf+0x30>
 800c382:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800c400 <__ieee754_powf+0x598>
 800c386:	e587      	b.n	800be98 <__ieee754_powf+0x30>
 800c388:	eeb0 0a48 	vmov.f32	s0, s16
 800c38c:	e584      	b.n	800be98 <__ieee754_powf+0x30>
 800c38e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800c392:	f43f adbb 	beq.w	800bf0c <__ieee754_powf+0xa4>
 800c396:	2502      	movs	r5, #2
 800c398:	eeb0 0a48 	vmov.f32	s0, s16
 800c39c:	f000 f962 	bl	800c664 <fabsf>
 800c3a0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800c3a4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800c3a8:	4647      	mov	r7, r8
 800c3aa:	d003      	beq.n	800c3b4 <__ieee754_powf+0x54c>
 800c3ac:	f1b8 0f00 	cmp.w	r8, #0
 800c3b0:	f47f addb 	bne.w	800bf6a <__ieee754_powf+0x102>
 800c3b4:	2c00      	cmp	r4, #0
 800c3b6:	bfbc      	itt	lt
 800c3b8:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800c3bc:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c3c0:	2e00      	cmp	r6, #0
 800c3c2:	f6bf ad69 	bge.w	800be98 <__ieee754_powf+0x30>
 800c3c6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800c3ca:	ea58 0805 	orrs.w	r8, r8, r5
 800c3ce:	f47f adc7 	bne.w	800bf60 <__ieee754_powf+0xf8>
 800c3d2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c3d6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c3da:	e55d      	b.n	800be98 <__ieee754_powf+0x30>
 800c3dc:	ff800000 	.word	0xff800000
 800c3e0:	3f317218 	.word	0x3f317218
 800c3e4:	3f317200 	.word	0x3f317200
 800c3e8:	35bfbe8c 	.word	0x35bfbe8c
 800c3ec:	b5ddea0e 	.word	0xb5ddea0e
 800c3f0:	3331bb4c 	.word	0x3331bb4c
 800c3f4:	388ab355 	.word	0x388ab355
 800c3f8:	bb360b61 	.word	0xbb360b61
 800c3fc:	3e2aaaab 	.word	0x3e2aaaab
 800c400:	00000000 	.word	0x00000000

0800c404 <__ieee754_rem_pio2f>:
 800c404:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c406:	ee10 6a10 	vmov	r6, s0
 800c40a:	4b88      	ldr	r3, [pc, #544]	@ (800c62c <__ieee754_rem_pio2f+0x228>)
 800c40c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800c410:	429d      	cmp	r5, r3
 800c412:	b087      	sub	sp, #28
 800c414:	4604      	mov	r4, r0
 800c416:	d805      	bhi.n	800c424 <__ieee754_rem_pio2f+0x20>
 800c418:	2300      	movs	r3, #0
 800c41a:	ed80 0a00 	vstr	s0, [r0]
 800c41e:	6043      	str	r3, [r0, #4]
 800c420:	2000      	movs	r0, #0
 800c422:	e022      	b.n	800c46a <__ieee754_rem_pio2f+0x66>
 800c424:	4b82      	ldr	r3, [pc, #520]	@ (800c630 <__ieee754_rem_pio2f+0x22c>)
 800c426:	429d      	cmp	r5, r3
 800c428:	d83a      	bhi.n	800c4a0 <__ieee754_rem_pio2f+0x9c>
 800c42a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c42e:	2e00      	cmp	r6, #0
 800c430:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c634 <__ieee754_rem_pio2f+0x230>
 800c434:	4a80      	ldr	r2, [pc, #512]	@ (800c638 <__ieee754_rem_pio2f+0x234>)
 800c436:	f023 030f 	bic.w	r3, r3, #15
 800c43a:	dd18      	ble.n	800c46e <__ieee754_rem_pio2f+0x6a>
 800c43c:	4293      	cmp	r3, r2
 800c43e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800c442:	bf09      	itett	eq
 800c444:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c63c <__ieee754_rem_pio2f+0x238>
 800c448:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c640 <__ieee754_rem_pio2f+0x23c>
 800c44c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c644 <__ieee754_rem_pio2f+0x240>
 800c450:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800c454:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800c458:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c45c:	ed80 7a00 	vstr	s14, [r0]
 800c460:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c464:	edc0 7a01 	vstr	s15, [r0, #4]
 800c468:	2001      	movs	r0, #1
 800c46a:	b007      	add	sp, #28
 800c46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c46e:	4293      	cmp	r3, r2
 800c470:	ee70 7a07 	vadd.f32	s15, s0, s14
 800c474:	bf09      	itett	eq
 800c476:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c63c <__ieee754_rem_pio2f+0x238>
 800c47a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c640 <__ieee754_rem_pio2f+0x23c>
 800c47e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c644 <__ieee754_rem_pio2f+0x240>
 800c482:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800c486:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c48a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c48e:	ed80 7a00 	vstr	s14, [r0]
 800c492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c496:	edc0 7a01 	vstr	s15, [r0, #4]
 800c49a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c49e:	e7e4      	b.n	800c46a <__ieee754_rem_pio2f+0x66>
 800c4a0:	4b69      	ldr	r3, [pc, #420]	@ (800c648 <__ieee754_rem_pio2f+0x244>)
 800c4a2:	429d      	cmp	r5, r3
 800c4a4:	d873      	bhi.n	800c58e <__ieee754_rem_pio2f+0x18a>
 800c4a6:	f000 f8dd 	bl	800c664 <fabsf>
 800c4aa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c64c <__ieee754_rem_pio2f+0x248>
 800c4ae:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c4b2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c4b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c4ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c4be:	ee17 0a90 	vmov	r0, s15
 800c4c2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c634 <__ieee754_rem_pio2f+0x230>
 800c4c6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c4ca:	281f      	cmp	r0, #31
 800c4cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c640 <__ieee754_rem_pio2f+0x23c>
 800c4d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4d4:	eeb1 6a47 	vneg.f32	s12, s14
 800c4d8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c4dc:	ee16 1a90 	vmov	r1, s13
 800c4e0:	dc09      	bgt.n	800c4f6 <__ieee754_rem_pio2f+0xf2>
 800c4e2:	4a5b      	ldr	r2, [pc, #364]	@ (800c650 <__ieee754_rem_pio2f+0x24c>)
 800c4e4:	1e47      	subs	r7, r0, #1
 800c4e6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c4ea:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800c4ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d107      	bne.n	800c506 <__ieee754_rem_pio2f+0x102>
 800c4f6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800c4fa:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800c4fe:	2a08      	cmp	r2, #8
 800c500:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800c504:	dc14      	bgt.n	800c530 <__ieee754_rem_pio2f+0x12c>
 800c506:	6021      	str	r1, [r4, #0]
 800c508:	ed94 7a00 	vldr	s14, [r4]
 800c50c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c510:	2e00      	cmp	r6, #0
 800c512:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c516:	ed84 0a01 	vstr	s0, [r4, #4]
 800c51a:	daa6      	bge.n	800c46a <__ieee754_rem_pio2f+0x66>
 800c51c:	eeb1 7a47 	vneg.f32	s14, s14
 800c520:	eeb1 0a40 	vneg.f32	s0, s0
 800c524:	ed84 7a00 	vstr	s14, [r4]
 800c528:	ed84 0a01 	vstr	s0, [r4, #4]
 800c52c:	4240      	negs	r0, r0
 800c52e:	e79c      	b.n	800c46a <__ieee754_rem_pio2f+0x66>
 800c530:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c63c <__ieee754_rem_pio2f+0x238>
 800c534:	eef0 6a40 	vmov.f32	s13, s0
 800c538:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c53c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800c540:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c544:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c644 <__ieee754_rem_pio2f+0x240>
 800c548:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c54c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c550:	ee15 2a90 	vmov	r2, s11
 800c554:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c558:	1a5b      	subs	r3, r3, r1
 800c55a:	2b19      	cmp	r3, #25
 800c55c:	dc04      	bgt.n	800c568 <__ieee754_rem_pio2f+0x164>
 800c55e:	edc4 5a00 	vstr	s11, [r4]
 800c562:	eeb0 0a66 	vmov.f32	s0, s13
 800c566:	e7cf      	b.n	800c508 <__ieee754_rem_pio2f+0x104>
 800c568:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c654 <__ieee754_rem_pio2f+0x250>
 800c56c:	eeb0 0a66 	vmov.f32	s0, s13
 800c570:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c574:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c578:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c658 <__ieee754_rem_pio2f+0x254>
 800c57c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c580:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c584:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c588:	ed84 7a00 	vstr	s14, [r4]
 800c58c:	e7bc      	b.n	800c508 <__ieee754_rem_pio2f+0x104>
 800c58e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c592:	d306      	bcc.n	800c5a2 <__ieee754_rem_pio2f+0x19e>
 800c594:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c598:	edc0 7a01 	vstr	s15, [r0, #4]
 800c59c:	edc0 7a00 	vstr	s15, [r0]
 800c5a0:	e73e      	b.n	800c420 <__ieee754_rem_pio2f+0x1c>
 800c5a2:	15ea      	asrs	r2, r5, #23
 800c5a4:	3a86      	subs	r2, #134	@ 0x86
 800c5a6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c5aa:	ee07 3a90 	vmov	s15, r3
 800c5ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c5b2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c65c <__ieee754_rem_pio2f+0x258>
 800c5b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c5ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5be:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c5c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c5c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c5ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c5ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5d2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c5d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c5da:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c5de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5e2:	edcd 7a05 	vstr	s15, [sp, #20]
 800c5e6:	d11e      	bne.n	800c626 <__ieee754_rem_pio2f+0x222>
 800c5e8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5f0:	bf0c      	ite	eq
 800c5f2:	2301      	moveq	r3, #1
 800c5f4:	2302      	movne	r3, #2
 800c5f6:	491a      	ldr	r1, [pc, #104]	@ (800c660 <__ieee754_rem_pio2f+0x25c>)
 800c5f8:	9101      	str	r1, [sp, #4]
 800c5fa:	2102      	movs	r1, #2
 800c5fc:	9100      	str	r1, [sp, #0]
 800c5fe:	a803      	add	r0, sp, #12
 800c600:	4621      	mov	r1, r4
 800c602:	f000 f8c3 	bl	800c78c <__kernel_rem_pio2f>
 800c606:	2e00      	cmp	r6, #0
 800c608:	f6bf af2f 	bge.w	800c46a <__ieee754_rem_pio2f+0x66>
 800c60c:	edd4 7a00 	vldr	s15, [r4]
 800c610:	eef1 7a67 	vneg.f32	s15, s15
 800c614:	edc4 7a00 	vstr	s15, [r4]
 800c618:	edd4 7a01 	vldr	s15, [r4, #4]
 800c61c:	eef1 7a67 	vneg.f32	s15, s15
 800c620:	edc4 7a01 	vstr	s15, [r4, #4]
 800c624:	e782      	b.n	800c52c <__ieee754_rem_pio2f+0x128>
 800c626:	2303      	movs	r3, #3
 800c628:	e7e5      	b.n	800c5f6 <__ieee754_rem_pio2f+0x1f2>
 800c62a:	bf00      	nop
 800c62c:	3f490fd8 	.word	0x3f490fd8
 800c630:	4016cbe3 	.word	0x4016cbe3
 800c634:	3fc90f80 	.word	0x3fc90f80
 800c638:	3fc90fd0 	.word	0x3fc90fd0
 800c63c:	37354400 	.word	0x37354400
 800c640:	37354443 	.word	0x37354443
 800c644:	2e85a308 	.word	0x2e85a308
 800c648:	43490f80 	.word	0x43490f80
 800c64c:	3f22f984 	.word	0x3f22f984
 800c650:	0802a540 	.word	0x0802a540
 800c654:	2e85a300 	.word	0x2e85a300
 800c658:	248d3132 	.word	0x248d3132
 800c65c:	43800000 	.word	0x43800000
 800c660:	0802a5c0 	.word	0x0802a5c0

0800c664 <fabsf>:
 800c664:	ee10 3a10 	vmov	r3, s0
 800c668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c66c:	ee00 3a10 	vmov	s0, r3
 800c670:	4770      	bx	lr
	...

0800c674 <scalbnf>:
 800c674:	ee10 3a10 	vmov	r3, s0
 800c678:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c67c:	d02b      	beq.n	800c6d6 <scalbnf+0x62>
 800c67e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c682:	d302      	bcc.n	800c68a <scalbnf+0x16>
 800c684:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c688:	4770      	bx	lr
 800c68a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c68e:	d123      	bne.n	800c6d8 <scalbnf+0x64>
 800c690:	4b24      	ldr	r3, [pc, #144]	@ (800c724 <scalbnf+0xb0>)
 800c692:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c728 <scalbnf+0xb4>
 800c696:	4298      	cmp	r0, r3
 800c698:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c69c:	db17      	blt.n	800c6ce <scalbnf+0x5a>
 800c69e:	ee10 3a10 	vmov	r3, s0
 800c6a2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c6a6:	3a19      	subs	r2, #25
 800c6a8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c6ac:	4288      	cmp	r0, r1
 800c6ae:	dd15      	ble.n	800c6dc <scalbnf+0x68>
 800c6b0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c72c <scalbnf+0xb8>
 800c6b4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c730 <scalbnf+0xbc>
 800c6b8:	ee10 3a10 	vmov	r3, s0
 800c6bc:	eeb0 7a67 	vmov.f32	s14, s15
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	bfb8      	it	lt
 800c6c4:	eef0 7a66 	vmovlt.f32	s15, s13
 800c6c8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c6cc:	4770      	bx	lr
 800c6ce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c734 <scalbnf+0xc0>
 800c6d2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c6d6:	4770      	bx	lr
 800c6d8:	0dd2      	lsrs	r2, r2, #23
 800c6da:	e7e5      	b.n	800c6a8 <scalbnf+0x34>
 800c6dc:	4410      	add	r0, r2
 800c6de:	28fe      	cmp	r0, #254	@ 0xfe
 800c6e0:	dce6      	bgt.n	800c6b0 <scalbnf+0x3c>
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	dd06      	ble.n	800c6f4 <scalbnf+0x80>
 800c6e6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c6ea:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c6ee:	ee00 3a10 	vmov	s0, r3
 800c6f2:	4770      	bx	lr
 800c6f4:	f110 0f16 	cmn.w	r0, #22
 800c6f8:	da09      	bge.n	800c70e <scalbnf+0x9a>
 800c6fa:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c734 <scalbnf+0xc0>
 800c6fe:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c738 <scalbnf+0xc4>
 800c702:	ee10 3a10 	vmov	r3, s0
 800c706:	eeb0 7a67 	vmov.f32	s14, s15
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	e7d9      	b.n	800c6c2 <scalbnf+0x4e>
 800c70e:	3019      	adds	r0, #25
 800c710:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c714:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c718:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c73c <scalbnf+0xc8>
 800c71c:	ee07 3a90 	vmov	s15, r3
 800c720:	e7d7      	b.n	800c6d2 <scalbnf+0x5e>
 800c722:	bf00      	nop
 800c724:	ffff3cb0 	.word	0xffff3cb0
 800c728:	4c000000 	.word	0x4c000000
 800c72c:	7149f2ca 	.word	0x7149f2ca
 800c730:	f149f2ca 	.word	0xf149f2ca
 800c734:	0da24260 	.word	0x0da24260
 800c738:	8da24260 	.word	0x8da24260
 800c73c:	33000000 	.word	0x33000000

0800c740 <with_errnof>:
 800c740:	b510      	push	{r4, lr}
 800c742:	ed2d 8b02 	vpush	{d8}
 800c746:	eeb0 8a40 	vmov.f32	s16, s0
 800c74a:	4604      	mov	r4, r0
 800c74c:	f7ff f8e4 	bl	800b918 <__errno>
 800c750:	eeb0 0a48 	vmov.f32	s0, s16
 800c754:	ecbd 8b02 	vpop	{d8}
 800c758:	6004      	str	r4, [r0, #0]
 800c75a:	bd10      	pop	{r4, pc}

0800c75c <xflowf>:
 800c75c:	b130      	cbz	r0, 800c76c <xflowf+0x10>
 800c75e:	eef1 7a40 	vneg.f32	s15, s0
 800c762:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c766:	2022      	movs	r0, #34	@ 0x22
 800c768:	f7ff bfea 	b.w	800c740 <with_errnof>
 800c76c:	eef0 7a40 	vmov.f32	s15, s0
 800c770:	e7f7      	b.n	800c762 <xflowf+0x6>
	...

0800c774 <__math_uflowf>:
 800c774:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c77c <__math_uflowf+0x8>
 800c778:	f7ff bff0 	b.w	800c75c <xflowf>
 800c77c:	10000000 	.word	0x10000000

0800c780 <__math_oflowf>:
 800c780:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c788 <__math_oflowf+0x8>
 800c784:	f7ff bfea 	b.w	800c75c <xflowf>
 800c788:	70000000 	.word	0x70000000

0800c78c <__kernel_rem_pio2f>:
 800c78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c790:	ed2d 8b04 	vpush	{d8-d9}
 800c794:	b0d9      	sub	sp, #356	@ 0x164
 800c796:	4690      	mov	r8, r2
 800c798:	9001      	str	r0, [sp, #4]
 800c79a:	4ab6      	ldr	r2, [pc, #728]	@ (800ca74 <__kernel_rem_pio2f+0x2e8>)
 800c79c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800c79e:	f118 0f04 	cmn.w	r8, #4
 800c7a2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800c7a6:	460f      	mov	r7, r1
 800c7a8:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c7ac:	db26      	blt.n	800c7fc <__kernel_rem_pio2f+0x70>
 800c7ae:	f1b8 0203 	subs.w	r2, r8, #3
 800c7b2:	bf48      	it	mi
 800c7b4:	f108 0204 	addmi.w	r2, r8, #4
 800c7b8:	10d2      	asrs	r2, r2, #3
 800c7ba:	1c55      	adds	r5, r2, #1
 800c7bc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c7be:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800c7c2:	00e8      	lsls	r0, r5, #3
 800c7c4:	eba2 060b 	sub.w	r6, r2, fp
 800c7c8:	9002      	str	r0, [sp, #8]
 800c7ca:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800c7ce:	eb0a 0c0b 	add.w	ip, sl, fp
 800c7d2:	ac1c      	add	r4, sp, #112	@ 0x70
 800c7d4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800c7d8:	2000      	movs	r0, #0
 800c7da:	4560      	cmp	r0, ip
 800c7dc:	dd10      	ble.n	800c800 <__kernel_rem_pio2f+0x74>
 800c7de:	a91c      	add	r1, sp, #112	@ 0x70
 800c7e0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c7e4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800c7e8:	2600      	movs	r6, #0
 800c7ea:	4556      	cmp	r6, sl
 800c7ec:	dc24      	bgt.n	800c838 <__kernel_rem_pio2f+0xac>
 800c7ee:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c7f2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800c7f6:	4684      	mov	ip, r0
 800c7f8:	2400      	movs	r4, #0
 800c7fa:	e016      	b.n	800c82a <__kernel_rem_pio2f+0x9e>
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	e7dc      	b.n	800c7ba <__kernel_rem_pio2f+0x2e>
 800c800:	42c6      	cmn	r6, r0
 800c802:	bf5d      	ittte	pl
 800c804:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800c808:	ee07 1a90 	vmovpl	s15, r1
 800c80c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c810:	eef0 7a47 	vmovmi.f32	s15, s14
 800c814:	ece4 7a01 	vstmia	r4!, {s15}
 800c818:	3001      	adds	r0, #1
 800c81a:	e7de      	b.n	800c7da <__kernel_rem_pio2f+0x4e>
 800c81c:	ecfe 6a01 	vldmia	lr!, {s13}
 800c820:	ed3c 7a01 	vldmdb	ip!, {s14}
 800c824:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c828:	3401      	adds	r4, #1
 800c82a:	455c      	cmp	r4, fp
 800c82c:	ddf6      	ble.n	800c81c <__kernel_rem_pio2f+0x90>
 800c82e:	ece9 7a01 	vstmia	r9!, {s15}
 800c832:	3601      	adds	r6, #1
 800c834:	3004      	adds	r0, #4
 800c836:	e7d8      	b.n	800c7ea <__kernel_rem_pio2f+0x5e>
 800c838:	a908      	add	r1, sp, #32
 800c83a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c83e:	9104      	str	r1, [sp, #16]
 800c840:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c842:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800ca80 <__kernel_rem_pio2f+0x2f4>
 800c846:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800ca7c <__kernel_rem_pio2f+0x2f0>
 800c84a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800c84e:	9203      	str	r2, [sp, #12]
 800c850:	4654      	mov	r4, sl
 800c852:	00a2      	lsls	r2, r4, #2
 800c854:	9205      	str	r2, [sp, #20]
 800c856:	aa58      	add	r2, sp, #352	@ 0x160
 800c858:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800c85c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800c860:	a944      	add	r1, sp, #272	@ 0x110
 800c862:	aa08      	add	r2, sp, #32
 800c864:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800c868:	4694      	mov	ip, r2
 800c86a:	4626      	mov	r6, r4
 800c86c:	2e00      	cmp	r6, #0
 800c86e:	dc4c      	bgt.n	800c90a <__kernel_rem_pio2f+0x17e>
 800c870:	4628      	mov	r0, r5
 800c872:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c876:	f7ff fefd 	bl	800c674 <scalbnf>
 800c87a:	eeb0 8a40 	vmov.f32	s16, s0
 800c87e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800c882:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c886:	f000 fadb 	bl	800ce40 <floorf>
 800c88a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800c88e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c892:	2d00      	cmp	r5, #0
 800c894:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c898:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800c89c:	ee17 9a90 	vmov	r9, s15
 800c8a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c8a4:	ee38 8a67 	vsub.f32	s16, s16, s15
 800c8a8:	dd41      	ble.n	800c92e <__kernel_rem_pio2f+0x1a2>
 800c8aa:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800c8ae:	a908      	add	r1, sp, #32
 800c8b0:	f1c5 0e08 	rsb	lr, r5, #8
 800c8b4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800c8b8:	fa46 f00e 	asr.w	r0, r6, lr
 800c8bc:	4481      	add	r9, r0
 800c8be:	fa00 f00e 	lsl.w	r0, r0, lr
 800c8c2:	1a36      	subs	r6, r6, r0
 800c8c4:	f1c5 0007 	rsb	r0, r5, #7
 800c8c8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800c8cc:	4106      	asrs	r6, r0
 800c8ce:	2e00      	cmp	r6, #0
 800c8d0:	dd3c      	ble.n	800c94c <__kernel_rem_pio2f+0x1c0>
 800c8d2:	f04f 0e00 	mov.w	lr, #0
 800c8d6:	f109 0901 	add.w	r9, r9, #1
 800c8da:	4670      	mov	r0, lr
 800c8dc:	4574      	cmp	r4, lr
 800c8de:	dc68      	bgt.n	800c9b2 <__kernel_rem_pio2f+0x226>
 800c8e0:	2d00      	cmp	r5, #0
 800c8e2:	dd03      	ble.n	800c8ec <__kernel_rem_pio2f+0x160>
 800c8e4:	2d01      	cmp	r5, #1
 800c8e6:	d074      	beq.n	800c9d2 <__kernel_rem_pio2f+0x246>
 800c8e8:	2d02      	cmp	r5, #2
 800c8ea:	d07d      	beq.n	800c9e8 <__kernel_rem_pio2f+0x25c>
 800c8ec:	2e02      	cmp	r6, #2
 800c8ee:	d12d      	bne.n	800c94c <__kernel_rem_pio2f+0x1c0>
 800c8f0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c8f4:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c8f8:	b340      	cbz	r0, 800c94c <__kernel_rem_pio2f+0x1c0>
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	9306      	str	r3, [sp, #24]
 800c8fe:	f7ff feb9 	bl	800c674 <scalbnf>
 800c902:	9b06      	ldr	r3, [sp, #24]
 800c904:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c908:	e020      	b.n	800c94c <__kernel_rem_pio2f+0x1c0>
 800c90a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c90e:	3e01      	subs	r6, #1
 800c910:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c918:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c91c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c920:	ecac 0a01 	vstmia	ip!, {s0}
 800c924:	ed30 0a01 	vldmdb	r0!, {s0}
 800c928:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c92c:	e79e      	b.n	800c86c <__kernel_rem_pio2f+0xe0>
 800c92e:	d105      	bne.n	800c93c <__kernel_rem_pio2f+0x1b0>
 800c930:	1e60      	subs	r0, r4, #1
 800c932:	a908      	add	r1, sp, #32
 800c934:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c938:	11f6      	asrs	r6, r6, #7
 800c93a:	e7c8      	b.n	800c8ce <__kernel_rem_pio2f+0x142>
 800c93c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c940:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c948:	da31      	bge.n	800c9ae <__kernel_rem_pio2f+0x222>
 800c94a:	2600      	movs	r6, #0
 800c94c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c954:	f040 8098 	bne.w	800ca88 <__kernel_rem_pio2f+0x2fc>
 800c958:	1e60      	subs	r0, r4, #1
 800c95a:	2200      	movs	r2, #0
 800c95c:	4550      	cmp	r0, sl
 800c95e:	da4b      	bge.n	800c9f8 <__kernel_rem_pio2f+0x26c>
 800c960:	2a00      	cmp	r2, #0
 800c962:	d065      	beq.n	800ca30 <__kernel_rem_pio2f+0x2a4>
 800c964:	3c01      	subs	r4, #1
 800c966:	ab08      	add	r3, sp, #32
 800c968:	3d08      	subs	r5, #8
 800c96a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d0f8      	beq.n	800c964 <__kernel_rem_pio2f+0x1d8>
 800c972:	4628      	mov	r0, r5
 800c974:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c978:	f7ff fe7c 	bl	800c674 <scalbnf>
 800c97c:	1c63      	adds	r3, r4, #1
 800c97e:	aa44      	add	r2, sp, #272	@ 0x110
 800c980:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800ca80 <__kernel_rem_pio2f+0x2f4>
 800c984:	0099      	lsls	r1, r3, #2
 800c986:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c98a:	4623      	mov	r3, r4
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f280 80a9 	bge.w	800cae4 <__kernel_rem_pio2f+0x358>
 800c992:	4623      	mov	r3, r4
 800c994:	2b00      	cmp	r3, #0
 800c996:	f2c0 80c7 	blt.w	800cb28 <__kernel_rem_pio2f+0x39c>
 800c99a:	aa44      	add	r2, sp, #272	@ 0x110
 800c99c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c9a0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800ca78 <__kernel_rem_pio2f+0x2ec>
 800c9a4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800c9a8:	2000      	movs	r0, #0
 800c9aa:	1ae2      	subs	r2, r4, r3
 800c9ac:	e0b1      	b.n	800cb12 <__kernel_rem_pio2f+0x386>
 800c9ae:	2602      	movs	r6, #2
 800c9b0:	e78f      	b.n	800c8d2 <__kernel_rem_pio2f+0x146>
 800c9b2:	f852 1b04 	ldr.w	r1, [r2], #4
 800c9b6:	b948      	cbnz	r0, 800c9cc <__kernel_rem_pio2f+0x240>
 800c9b8:	b121      	cbz	r1, 800c9c4 <__kernel_rem_pio2f+0x238>
 800c9ba:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c9be:	f842 1c04 	str.w	r1, [r2, #-4]
 800c9c2:	2101      	movs	r1, #1
 800c9c4:	f10e 0e01 	add.w	lr, lr, #1
 800c9c8:	4608      	mov	r0, r1
 800c9ca:	e787      	b.n	800c8dc <__kernel_rem_pio2f+0x150>
 800c9cc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c9d0:	e7f5      	b.n	800c9be <__kernel_rem_pio2f+0x232>
 800c9d2:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800c9d6:	aa08      	add	r2, sp, #32
 800c9d8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c9dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c9e0:	a908      	add	r1, sp, #32
 800c9e2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c9e6:	e781      	b.n	800c8ec <__kernel_rem_pio2f+0x160>
 800c9e8:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800c9ec:	aa08      	add	r2, sp, #32
 800c9ee:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c9f2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c9f6:	e7f3      	b.n	800c9e0 <__kernel_rem_pio2f+0x254>
 800c9f8:	a908      	add	r1, sp, #32
 800c9fa:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c9fe:	3801      	subs	r0, #1
 800ca00:	430a      	orrs	r2, r1
 800ca02:	e7ab      	b.n	800c95c <__kernel_rem_pio2f+0x1d0>
 800ca04:	3201      	adds	r2, #1
 800ca06:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ca0a:	2e00      	cmp	r6, #0
 800ca0c:	d0fa      	beq.n	800ca04 <__kernel_rem_pio2f+0x278>
 800ca0e:	9905      	ldr	r1, [sp, #20]
 800ca10:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800ca14:	eb0d 0001 	add.w	r0, sp, r1
 800ca18:	18e6      	adds	r6, r4, r3
 800ca1a:	a91c      	add	r1, sp, #112	@ 0x70
 800ca1c:	f104 0c01 	add.w	ip, r4, #1
 800ca20:	384c      	subs	r0, #76	@ 0x4c
 800ca22:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800ca26:	4422      	add	r2, r4
 800ca28:	4562      	cmp	r2, ip
 800ca2a:	da04      	bge.n	800ca36 <__kernel_rem_pio2f+0x2aa>
 800ca2c:	4614      	mov	r4, r2
 800ca2e:	e710      	b.n	800c852 <__kernel_rem_pio2f+0xc6>
 800ca30:	9804      	ldr	r0, [sp, #16]
 800ca32:	2201      	movs	r2, #1
 800ca34:	e7e7      	b.n	800ca06 <__kernel_rem_pio2f+0x27a>
 800ca36:	9903      	ldr	r1, [sp, #12]
 800ca38:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ca3c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ca40:	9105      	str	r1, [sp, #20]
 800ca42:	ee07 1a90 	vmov	s15, r1
 800ca46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca4a:	2400      	movs	r4, #0
 800ca4c:	ece6 7a01 	vstmia	r6!, {s15}
 800ca50:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800ca54:	46b1      	mov	r9, r6
 800ca56:	455c      	cmp	r4, fp
 800ca58:	dd04      	ble.n	800ca64 <__kernel_rem_pio2f+0x2d8>
 800ca5a:	ece0 7a01 	vstmia	r0!, {s15}
 800ca5e:	f10c 0c01 	add.w	ip, ip, #1
 800ca62:	e7e1      	b.n	800ca28 <__kernel_rem_pio2f+0x29c>
 800ca64:	ecfe 6a01 	vldmia	lr!, {s13}
 800ca68:	ed39 7a01 	vldmdb	r9!, {s14}
 800ca6c:	3401      	adds	r4, #1
 800ca6e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ca72:	e7f0      	b.n	800ca56 <__kernel_rem_pio2f+0x2ca>
 800ca74:	0802a904 	.word	0x0802a904
 800ca78:	0802a8d8 	.word	0x0802a8d8
 800ca7c:	43800000 	.word	0x43800000
 800ca80:	3b800000 	.word	0x3b800000
 800ca84:	00000000 	.word	0x00000000
 800ca88:	9b02      	ldr	r3, [sp, #8]
 800ca8a:	eeb0 0a48 	vmov.f32	s0, s16
 800ca8e:	eba3 0008 	sub.w	r0, r3, r8
 800ca92:	f7ff fdef 	bl	800c674 <scalbnf>
 800ca96:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800ca7c <__kernel_rem_pio2f+0x2f0>
 800ca9a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ca9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caa2:	db19      	blt.n	800cad8 <__kernel_rem_pio2f+0x34c>
 800caa4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800ca80 <__kernel_rem_pio2f+0x2f4>
 800caa8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800caac:	aa08      	add	r2, sp, #32
 800caae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cab2:	3508      	adds	r5, #8
 800cab4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cab8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cabc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cac0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cac4:	ee10 3a10 	vmov	r3, s0
 800cac8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cacc:	ee17 3a90 	vmov	r3, s15
 800cad0:	3401      	adds	r4, #1
 800cad2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cad6:	e74c      	b.n	800c972 <__kernel_rem_pio2f+0x1e6>
 800cad8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cadc:	aa08      	add	r2, sp, #32
 800cade:	ee10 3a10 	vmov	r3, s0
 800cae2:	e7f6      	b.n	800cad2 <__kernel_rem_pio2f+0x346>
 800cae4:	a808      	add	r0, sp, #32
 800cae6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800caea:	9001      	str	r0, [sp, #4]
 800caec:	ee07 0a90 	vmov	s15, r0
 800caf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800caf4:	3b01      	subs	r3, #1
 800caf6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cafa:	ee20 0a07 	vmul.f32	s0, s0, s14
 800cafe:	ed62 7a01 	vstmdb	r2!, {s15}
 800cb02:	e743      	b.n	800c98c <__kernel_rem_pio2f+0x200>
 800cb04:	ecfc 6a01 	vldmia	ip!, {s13}
 800cb08:	ecb5 7a01 	vldmia	r5!, {s14}
 800cb0c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cb10:	3001      	adds	r0, #1
 800cb12:	4550      	cmp	r0, sl
 800cb14:	dc01      	bgt.n	800cb1a <__kernel_rem_pio2f+0x38e>
 800cb16:	4290      	cmp	r0, r2
 800cb18:	ddf4      	ble.n	800cb04 <__kernel_rem_pio2f+0x378>
 800cb1a:	a858      	add	r0, sp, #352	@ 0x160
 800cb1c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800cb20:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800cb24:	3b01      	subs	r3, #1
 800cb26:	e735      	b.n	800c994 <__kernel_rem_pio2f+0x208>
 800cb28:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cb2a:	2b02      	cmp	r3, #2
 800cb2c:	dc09      	bgt.n	800cb42 <__kernel_rem_pio2f+0x3b6>
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	dc27      	bgt.n	800cb82 <__kernel_rem_pio2f+0x3f6>
 800cb32:	d040      	beq.n	800cbb6 <__kernel_rem_pio2f+0x42a>
 800cb34:	f009 0007 	and.w	r0, r9, #7
 800cb38:	b059      	add	sp, #356	@ 0x164
 800cb3a:	ecbd 8b04 	vpop	{d8-d9}
 800cb3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb42:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cb44:	2b03      	cmp	r3, #3
 800cb46:	d1f5      	bne.n	800cb34 <__kernel_rem_pio2f+0x3a8>
 800cb48:	aa30      	add	r2, sp, #192	@ 0xc0
 800cb4a:	1f0b      	subs	r3, r1, #4
 800cb4c:	4413      	add	r3, r2
 800cb4e:	461a      	mov	r2, r3
 800cb50:	4620      	mov	r0, r4
 800cb52:	2800      	cmp	r0, #0
 800cb54:	dc50      	bgt.n	800cbf8 <__kernel_rem_pio2f+0x46c>
 800cb56:	4622      	mov	r2, r4
 800cb58:	2a01      	cmp	r2, #1
 800cb5a:	dc5d      	bgt.n	800cc18 <__kernel_rem_pio2f+0x48c>
 800cb5c:	ab30      	add	r3, sp, #192	@ 0xc0
 800cb5e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800cb62:	440b      	add	r3, r1
 800cb64:	2c01      	cmp	r4, #1
 800cb66:	dc67      	bgt.n	800cc38 <__kernel_rem_pio2f+0x4ac>
 800cb68:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800cb6c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800cb70:	2e00      	cmp	r6, #0
 800cb72:	d167      	bne.n	800cc44 <__kernel_rem_pio2f+0x4b8>
 800cb74:	edc7 6a00 	vstr	s13, [r7]
 800cb78:	ed87 7a01 	vstr	s14, [r7, #4]
 800cb7c:	edc7 7a02 	vstr	s15, [r7, #8]
 800cb80:	e7d8      	b.n	800cb34 <__kernel_rem_pio2f+0x3a8>
 800cb82:	ab30      	add	r3, sp, #192	@ 0xc0
 800cb84:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800cb88:	440b      	add	r3, r1
 800cb8a:	4622      	mov	r2, r4
 800cb8c:	2a00      	cmp	r2, #0
 800cb8e:	da24      	bge.n	800cbda <__kernel_rem_pio2f+0x44e>
 800cb90:	b34e      	cbz	r6, 800cbe6 <__kernel_rem_pio2f+0x45a>
 800cb92:	eef1 7a47 	vneg.f32	s15, s14
 800cb96:	edc7 7a00 	vstr	s15, [r7]
 800cb9a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800cb9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cba2:	aa31      	add	r2, sp, #196	@ 0xc4
 800cba4:	2301      	movs	r3, #1
 800cba6:	429c      	cmp	r4, r3
 800cba8:	da20      	bge.n	800cbec <__kernel_rem_pio2f+0x460>
 800cbaa:	b10e      	cbz	r6, 800cbb0 <__kernel_rem_pio2f+0x424>
 800cbac:	eef1 7a67 	vneg.f32	s15, s15
 800cbb0:	edc7 7a01 	vstr	s15, [r7, #4]
 800cbb4:	e7be      	b.n	800cb34 <__kernel_rem_pio2f+0x3a8>
 800cbb6:	ab30      	add	r3, sp, #192	@ 0xc0
 800cbb8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800ca84 <__kernel_rem_pio2f+0x2f8>
 800cbbc:	440b      	add	r3, r1
 800cbbe:	2c00      	cmp	r4, #0
 800cbc0:	da05      	bge.n	800cbce <__kernel_rem_pio2f+0x442>
 800cbc2:	b10e      	cbz	r6, 800cbc8 <__kernel_rem_pio2f+0x43c>
 800cbc4:	eef1 7a67 	vneg.f32	s15, s15
 800cbc8:	edc7 7a00 	vstr	s15, [r7]
 800cbcc:	e7b2      	b.n	800cb34 <__kernel_rem_pio2f+0x3a8>
 800cbce:	ed33 7a01 	vldmdb	r3!, {s14}
 800cbd2:	3c01      	subs	r4, #1
 800cbd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbd8:	e7f1      	b.n	800cbbe <__kernel_rem_pio2f+0x432>
 800cbda:	ed73 7a01 	vldmdb	r3!, {s15}
 800cbde:	3a01      	subs	r2, #1
 800cbe0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cbe4:	e7d2      	b.n	800cb8c <__kernel_rem_pio2f+0x400>
 800cbe6:	eef0 7a47 	vmov.f32	s15, s14
 800cbea:	e7d4      	b.n	800cb96 <__kernel_rem_pio2f+0x40a>
 800cbec:	ecb2 7a01 	vldmia	r2!, {s14}
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbf6:	e7d6      	b.n	800cba6 <__kernel_rem_pio2f+0x41a>
 800cbf8:	ed72 7a01 	vldmdb	r2!, {s15}
 800cbfc:	edd2 6a01 	vldr	s13, [r2, #4]
 800cc00:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cc04:	3801      	subs	r0, #1
 800cc06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc0a:	ed82 7a00 	vstr	s14, [r2]
 800cc0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc12:	edc2 7a01 	vstr	s15, [r2, #4]
 800cc16:	e79c      	b.n	800cb52 <__kernel_rem_pio2f+0x3c6>
 800cc18:	ed73 7a01 	vldmdb	r3!, {s15}
 800cc1c:	edd3 6a01 	vldr	s13, [r3, #4]
 800cc20:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cc24:	3a01      	subs	r2, #1
 800cc26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc2a:	ed83 7a00 	vstr	s14, [r3]
 800cc2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc32:	edc3 7a01 	vstr	s15, [r3, #4]
 800cc36:	e78f      	b.n	800cb58 <__kernel_rem_pio2f+0x3cc>
 800cc38:	ed33 7a01 	vldmdb	r3!, {s14}
 800cc3c:	3c01      	subs	r4, #1
 800cc3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc42:	e78f      	b.n	800cb64 <__kernel_rem_pio2f+0x3d8>
 800cc44:	eef1 6a66 	vneg.f32	s13, s13
 800cc48:	eeb1 7a47 	vneg.f32	s14, s14
 800cc4c:	edc7 6a00 	vstr	s13, [r7]
 800cc50:	ed87 7a01 	vstr	s14, [r7, #4]
 800cc54:	eef1 7a67 	vneg.f32	s15, s15
 800cc58:	e790      	b.n	800cb7c <__kernel_rem_pio2f+0x3f0>
 800cc5a:	bf00      	nop

0800cc5c <__ieee754_logf>:
 800cc5c:	ee10 3a10 	vmov	r3, s0
 800cc60:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800cc64:	d106      	bne.n	800cc74 <__ieee754_logf+0x18>
 800cc66:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800ce00 <__ieee754_logf+0x1a4>
 800cc6a:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800ce04 <__ieee754_logf+0x1a8>
 800cc6e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800cc72:	4770      	bx	lr
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	461a      	mov	r2, r3
 800cc78:	da02      	bge.n	800cc80 <__ieee754_logf+0x24>
 800cc7a:	ee30 7a40 	vsub.f32	s14, s0, s0
 800cc7e:	e7f4      	b.n	800cc6a <__ieee754_logf+0xe>
 800cc80:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cc84:	db02      	blt.n	800cc8c <__ieee754_logf+0x30>
 800cc86:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cc8a:	4770      	bx	lr
 800cc8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cc90:	bfb8      	it	lt
 800cc92:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800ce08 <__ieee754_logf+0x1ac>
 800cc96:	485d      	ldr	r0, [pc, #372]	@ (800ce0c <__ieee754_logf+0x1b0>)
 800cc98:	bfbe      	ittt	lt
 800cc9a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800cc9e:	f06f 0118 	mvnlt.w	r1, #24
 800cca2:	ee17 2a90 	vmovlt	r2, s15
 800cca6:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800ccaa:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800ccae:	4410      	add	r0, r2
 800ccb0:	bfa8      	it	ge
 800ccb2:	2100      	movge	r1, #0
 800ccb4:	3b7f      	subs	r3, #127	@ 0x7f
 800ccb6:	440b      	add	r3, r1
 800ccb8:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800ccbc:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800ccc0:	4311      	orrs	r1, r2
 800ccc2:	ee00 1a10 	vmov	s0, r1
 800ccc6:	4952      	ldr	r1, [pc, #328]	@ (800ce10 <__ieee754_logf+0x1b4>)
 800ccc8:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800cccc:	f102 000f 	add.w	r0, r2, #15
 800ccd0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ccd4:	4001      	ands	r1, r0
 800ccd6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ccda:	bb89      	cbnz	r1, 800cd40 <__ieee754_logf+0xe4>
 800ccdc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800cce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cce4:	d10f      	bne.n	800cd06 <__ieee754_logf+0xaa>
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	f000 8087 	beq.w	800cdfa <__ieee754_logf+0x19e>
 800ccec:	ee07 3a90 	vmov	s15, r3
 800ccf0:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800ce14 <__ieee754_logf+0x1b8>
 800ccf4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800ce18 <__ieee754_logf+0x1bc>
 800ccf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccfc:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cd00:	eea7 0a87 	vfma.f32	s0, s15, s14
 800cd04:	4770      	bx	lr
 800cd06:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800ce1c <__ieee754_logf+0x1c0>
 800cd0a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cd0e:	eee0 7a66 	vfms.f32	s15, s0, s13
 800cd12:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cd16:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd1a:	b913      	cbnz	r3, 800cd22 <__ieee754_logf+0xc6>
 800cd1c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cd20:	4770      	bx	lr
 800cd22:	ee07 3a90 	vmov	s15, r3
 800cd26:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ce14 <__ieee754_logf+0x1b8>
 800cd2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd2e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800cd32:	ee37 0a40 	vsub.f32	s0, s14, s0
 800cd36:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800ce18 <__ieee754_logf+0x1bc>
 800cd3a:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800cd3e:	4770      	bx	lr
 800cd40:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800cd44:	ee70 7a27 	vadd.f32	s15, s0, s15
 800cd48:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ce20 <__ieee754_logf+0x1c4>
 800cd4c:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800ce24 <__ieee754_logf+0x1c8>
 800cd50:	4935      	ldr	r1, [pc, #212]	@ (800ce28 <__ieee754_logf+0x1cc>)
 800cd52:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800cd56:	4411      	add	r1, r2
 800cd58:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800cd5c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800cd60:	430a      	orrs	r2, r1
 800cd62:	2a00      	cmp	r2, #0
 800cd64:	ee07 3a90 	vmov	s15, r3
 800cd68:	ee26 5a06 	vmul.f32	s10, s12, s12
 800cd6c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800cd70:	ee25 7a05 	vmul.f32	s14, s10, s10
 800cd74:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800ce2c <__ieee754_logf+0x1d0>
 800cd78:	eee7 7a25 	vfma.f32	s15, s14, s11
 800cd7c:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800ce30 <__ieee754_logf+0x1d4>
 800cd80:	eee7 5a87 	vfma.f32	s11, s15, s14
 800cd84:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800ce34 <__ieee754_logf+0x1d8>
 800cd88:	eee7 7a24 	vfma.f32	s15, s14, s9
 800cd8c:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800ce38 <__ieee754_logf+0x1dc>
 800cd90:	eee7 4a87 	vfma.f32	s9, s15, s14
 800cd94:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800ce3c <__ieee754_logf+0x1e0>
 800cd98:	eee4 7a87 	vfma.f32	s15, s9, s14
 800cd9c:	ee67 7a85 	vmul.f32	s15, s15, s10
 800cda0:	eee5 7a87 	vfma.f32	s15, s11, s14
 800cda4:	dd1a      	ble.n	800cddc <__ieee754_logf+0x180>
 800cda6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800cdaa:	ee20 7a07 	vmul.f32	s14, s0, s14
 800cdae:	ee27 7a00 	vmul.f32	s14, s14, s0
 800cdb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cdb6:	ee67 7a86 	vmul.f32	s15, s15, s12
 800cdba:	b913      	cbnz	r3, 800cdc2 <__ieee754_logf+0x166>
 800cdbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cdc0:	e7ac      	b.n	800cd1c <__ieee754_logf+0xc0>
 800cdc2:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800ce14 <__ieee754_logf+0x1b8>
 800cdc6:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cdca:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cdce:	ee37 0a40 	vsub.f32	s0, s14, s0
 800cdd2:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800ce18 <__ieee754_logf+0x1bc>
 800cdd6:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800cdda:	4770      	bx	lr
 800cddc:	ee70 7a67 	vsub.f32	s15, s0, s15
 800cde0:	ee67 7a86 	vmul.f32	s15, s15, s12
 800cde4:	b913      	cbnz	r3, 800cdec <__ieee754_logf+0x190>
 800cde6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cdea:	4770      	bx	lr
 800cdec:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800ce14 <__ieee754_logf+0x1b8>
 800cdf0:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800cdf4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800cdf8:	e7eb      	b.n	800cdd2 <__ieee754_logf+0x176>
 800cdfa:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800ce04 <__ieee754_logf+0x1a8>
 800cdfe:	4770      	bx	lr
 800ce00:	cc000000 	.word	0xcc000000
 800ce04:	00000000 	.word	0x00000000
 800ce08:	4c000000 	.word	0x4c000000
 800ce0c:	004afb20 	.word	0x004afb20
 800ce10:	007ffff0 	.word	0x007ffff0
 800ce14:	3717f7d1 	.word	0x3717f7d1
 800ce18:	3f317180 	.word	0x3f317180
 800ce1c:	3eaaaaab 	.word	0x3eaaaaab
 800ce20:	3e1cd04f 	.word	0x3e1cd04f
 800ce24:	3e178897 	.word	0x3e178897
 800ce28:	ffcf5c30 	.word	0xffcf5c30
 800ce2c:	3e638e29 	.word	0x3e638e29
 800ce30:	3ecccccd 	.word	0x3ecccccd
 800ce34:	3e3a3325 	.word	0x3e3a3325
 800ce38:	3e924925 	.word	0x3e924925
 800ce3c:	3f2aaaab 	.word	0x3f2aaaab

0800ce40 <floorf>:
 800ce40:	ee10 3a10 	vmov	r3, s0
 800ce44:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ce48:	3a7f      	subs	r2, #127	@ 0x7f
 800ce4a:	2a16      	cmp	r2, #22
 800ce4c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ce50:	dc2b      	bgt.n	800ceaa <floorf+0x6a>
 800ce52:	2a00      	cmp	r2, #0
 800ce54:	da12      	bge.n	800ce7c <floorf+0x3c>
 800ce56:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cebc <floorf+0x7c>
 800ce5a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce5e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce66:	dd06      	ble.n	800ce76 <floorf+0x36>
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	da24      	bge.n	800ceb6 <floorf+0x76>
 800ce6c:	2900      	cmp	r1, #0
 800ce6e:	4b14      	ldr	r3, [pc, #80]	@ (800cec0 <floorf+0x80>)
 800ce70:	bf08      	it	eq
 800ce72:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ce76:	ee00 3a10 	vmov	s0, r3
 800ce7a:	4770      	bx	lr
 800ce7c:	4911      	ldr	r1, [pc, #68]	@ (800cec4 <floorf+0x84>)
 800ce7e:	4111      	asrs	r1, r2
 800ce80:	420b      	tst	r3, r1
 800ce82:	d0fa      	beq.n	800ce7a <floorf+0x3a>
 800ce84:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800cebc <floorf+0x7c>
 800ce88:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce8c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce94:	ddef      	ble.n	800ce76 <floorf+0x36>
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	bfbe      	ittt	lt
 800ce9a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800ce9e:	fa40 f202 	asrlt.w	r2, r0, r2
 800cea2:	189b      	addlt	r3, r3, r2
 800cea4:	ea23 0301 	bic.w	r3, r3, r1
 800cea8:	e7e5      	b.n	800ce76 <floorf+0x36>
 800ceaa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ceae:	d3e4      	bcc.n	800ce7a <floorf+0x3a>
 800ceb0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ceb4:	4770      	bx	lr
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	e7dd      	b.n	800ce76 <floorf+0x36>
 800ceba:	bf00      	nop
 800cebc:	7149f2ca 	.word	0x7149f2ca
 800cec0:	bf800000 	.word	0xbf800000
 800cec4:	007fffff 	.word	0x007fffff

0800cec8 <_init>:
 800cec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceca:	bf00      	nop
 800cecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cece:	bc08      	pop	{r3}
 800ced0:	469e      	mov	lr, r3
 800ced2:	4770      	bx	lr

0800ced4 <_fini>:
 800ced4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ced6:	bf00      	nop
 800ced8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceda:	bc08      	pop	{r3}
 800cedc:	469e      	mov	lr, r3
 800cede:	4770      	bx	lr
