# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ALU_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/add_sub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add_sub
# -- Compiling architecture synth of add_sub
# vcom -93 -work work {//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/comparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparator
# -- Compiling architecture synth of comparator
# vcom -93 -work work {//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/logic_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_unit
# -- Compiling architecture synth of logic_unit
# vcom -93 -work work {//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/multiplexer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplexer
# -- Compiling architecture synth of multiplexer
# vcom -93 -work work {//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/shift_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shift_unit
# -- Compiling architecture synth of shift_unit
# ** Warning: //vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/shift_unit.vhd(22): (vcom-1275) Arguments of overloaded "nor" operator are not the same length (32 vs. 5).
# 
# ** Warning: //vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/shift_unit.vhd(24): (vcom-1275) Arguments of overloaded "and" operator are not the same length (32 vs. 5).
# 
# ** Warning: //vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/shift_unit.vhd(26): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 5).
# 
# ** Warning: //vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/shift_unit.vhd(28): (vcom-1275) Arguments of overloaded "xor" operator are not the same length (32 vs. 5).
# 
# ** Warning: //vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 3 - ALU/project_files/vhdl/shift_unit.vhd(30): (vcom-1275) Arguments of overloaded "xor" operator are not the same length (32 vs. 5).
# 
# 
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Loading project alu
