$date
	Sat Dec 05 16:49:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#20000
0!
1"
#40000
1!
1#
#60000
0"
#100000
