<map version="0.9.0">
<!-- To view this file, download free mind mapping software FreeMind from http://freemind.sourceforge.net -->
<node CREATED="1565889863564" ID="ID_1449665679" MODIFIED="1565915446537" TEXT="Computational Structures">
<node CREATED="1565889879520" ID="ID_1334672529" MODIFIED="1565890008524" POSITION="right" TEXT="1.2.1. What is information?"/>
<node CREATED="1565889887102" ID="ID_1751097778" MODIFIED="1565890015351" POSITION="left" TEXT="1.2.2. Quantifying Information"/>
<node CREATED="1565889901068" ID="ID_1623884167" MODIFIED="1565890023999" POSITION="right" TEXT="1.2.3. Entropy"/>
<node CREATED="1565889907176" ID="ID_109301215" MODIFIED="1565890030185" POSITION="left" TEXT="1.2.4. Encoding"/>
<node CREATED="1565889913084" ID="ID_1167861337" MODIFIED="1565890045709" POSITION="right" TEXT="1.2.5. Fixed-Length Encodings"/>
<node CREATED="1565889922223" ID="ID_331504438" MODIFIED="1565890051950" POSITION="left" TEXT="1.2.6. Signed Integers: 2&apos;s Complement"/>
<node CREATED="1565889958328" ID="ID_1022172986" MODIFIED="1565889982589" POSITION="right" TEXT="1.2.7. Variable-Length Encoding"/>
<node CREATED="1565890055753" ID="ID_947167488" MODIFIED="1565890063190" POSITION="left" TEXT="1.2.8. Huffman&apos;s Algorithm"/>
<node CREATED="1565890064921" ID="ID_1304810118" MODIFIED="1565890072523" POSITION="right" TEXT="1.2.9. Huffman Code"/>
<node CREATED="1565890073901" ID="ID_464186849" MODIFIED="1565890085692" POSITION="left" TEXT="1.2.10. Error Detection and Correction"/>
<node CREATED="1565890087114" ID="ID_437272429" MODIFIED="1565890094069" POSITION="right" TEXT="1.2.11. Error Correction"/>
<node CREATED="1565890095440" ID="ID_1735749344" MODIFIED="1565890107174" POSITION="left" TEXT="1.2.12. Worked Examples: Quantifying Information"/>
<node CREATED="1565890108573" ID="ID_1988754083" MODIFIED="1565890447603" POSITION="right" TEXT="1.2.12. Worked Examples: Two&apos;s Complement Representation"/>
<node CREATED="1565890419149" ID="ID_229579595" MODIFIED="1565890441482" POSITION="left" TEXT="1.2.12. Worked Examples: Two&apos;s Complement Addition"/>
<node CREATED="1565890451258" ID="ID_1149068721" MODIFIED="1565890463985" POSITION="right" TEXT="1.2.12. Huffman Encoding"/>
<node CREATED="1565890468056" ID="ID_435454717" MODIFIED="1565890493476" POSITION="left" TEXT="1.2.12. Worked Examples: Error Correction"/>
<node CREATED="1565890495307" ID="ID_1029148482" MODIFIED="1565890509129" POSITION="right" TEXT="2.2.1 Concrete Encoding of Information"/>
<node CREATED="1565890512671" ID="ID_188198157" MODIFIED="1565890520422" POSITION="left" TEXT="2.2.2. Analog Signaling"/>
<node CREATED="1565890524899" ID="ID_1823064350" MODIFIED="1565890536992" POSITION="right" TEXT="2.2.3. Using Voltages Digitally"/>
<node CREATED="1565890539030" ID="ID_1049116083" MODIFIED="1565890548172" POSITION="left" TEXT="2.2.4. Combinational Devices"/>
<node CREATED="1565890549996" ID="ID_1357215521" MODIFIED="1565890568640" POSITION="right" TEXT="2.2.5. Dealing with Noise"/>
<node CREATED="1565890570301" ID="ID_758997556" MODIFIED="1565890586590" POSITION="left" TEXT="2.2.6. Voltage Transfer Characteristic"/>
<node CREATED="1565890588421" ID="ID_1192374244" MODIFIED="1565890597727" POSITION="right" TEXT="2.2.7. VTC Example"/>
<node CREATED="1565890599224" ID="ID_1692626369" MODIFIED="1565890612324" POSITION="left" TEXT="2.2.8. Worked Examples: The Static Discipline"/>
<node CREATED="1565890613958" ID="ID_542396559" MODIFIED="1565890628783" POSITION="right" TEXT="3.2.1. MOSFET: Physical View"/>
<node CREATED="1565890638624" ID="ID_1055118960" MODIFIED="1565890648310" POSITION="left" TEXT="3.2.2. MOSFET: Electrical View"/>
<node CREATED="1565890706999" ID="ID_1133447997" MODIFIED="1565890716798" POSITION="right" TEXT="3.2.3. CMOS Recipe"/>
<node CREATED="1565890718261" ID="ID_1066476536" MODIFIED="1565890733418" POSITION="left" TEXT="3.2.4. Beyond Inverters"/>
<node CREATED="1565890734811" ID="ID_1152568970" MODIFIED="1565890741120" POSITION="right" TEXT="3.2.5. CMOS Gates"/>
<node CREATED="1565890742471" ID="ID_15536538" MODIFIED="1565890750742" POSITION="left" TEXT="3.2.6. CMOS Timing"/>
<node CREATED="1565890758276" ID="ID_1350417819" MODIFIED="1565890766927" POSITION="right" TEXT="3.2.7. Lenient Gates"/>
<node CREATED="1565890768264" ID="ID_1343303072" MODIFIED="1565890778664" POSITION="left" TEXT="3.2.8. Worked Examples: CMOS Functions"/>
<node CREATED="1565890780224" ID="ID_1644608181" MODIFIED="1565890791089" POSITION="right" TEXT="4.2.1. Sum of Products"/>
<node CREATED="1565890793363" ID="ID_902506603" MODIFIED="1565890801173" POSITION="left" TEXT="4.2.2. Userful Logic Gates"/>
<node CREATED="1565890802783" ID="ID_1128115993" MODIFIED="1565890815809" POSITION="right" TEXT="4.2.3. Inverting Logic"/>
<node CREATED="1565890817747" ID="ID_64697269" MODIFIED="1565890826775" POSITION="left" TEXT="4.2.4. Logic SImplification"/>
<node CREATED="1565890828117" ID="ID_1332836254" MODIFIED="1565890836723" POSITION="right" TEXT="4.2.5. Karnough Maps"/>
<node CREATED="1565890838193" ID="ID_1786703622" MODIFIED="1565890846707" POSITION="left" TEXT="4.2.6. Multiplexers"/>
<node CREATED="1565890855336" ID="ID_1291746664" MODIFIED="1565890865108" POSITION="right" TEXT="4.2.7. Read-only Memories"/>
<node CREATED="1565890866569" ID="ID_1355098960" MODIFIED="1565890875854" POSITION="left" TEXT="4.2.8. Worked Examples: Truth Tables"/>
<node CREATED="1565890877301" ID="ID_333708230" MODIFIED="1565890890003" POSITION="right" TEXT="4.2.8. Worked Examples: Gates and Boolean Logic"/>
<node CREATED="1565890891734" ID="ID_1570210886" MODIFIED="1565890903396" POSITION="left" TEXT="4.2.8. Worked Examples: Combinational Logic Timing"/>
<node CREATED="1565890905357" ID="ID_22531172" MODIFIED="1565890917067" POSITION="right" TEXT="4.2.8. Worked Examples: Karnough Maps"/>
<node CREATED="1565890918488" ID="ID_1794996029" MODIFIED="1565890930093" POSITION="left" TEXT="5.2.1. Digital State"/>
<node CREATED="1565890931604" ID="ID_1003395437" MODIFIED="1565890936850" POSITION="right" TEXT="5.2.2. D Latch"/>
<node CREATED="1565890938206" ID="ID_1923483317" MODIFIED="1565890945290" POSITION="left" TEXT="5.2.3. D Register"/>
<node CREATED="1565890946791" ID="ID_1810395194" MODIFIED="1565890956034" POSITION="right" TEXT="5.2.4. D Register Timing"/>
<node CREATED="1565890957388" ID="ID_1360353035" MODIFIED="1565890967739" POSITION="left" TEXT="5.2.5. Sequential Circuit Timing"/>
<node CREATED="1565890969193" ID="ID_1104242338" MODIFIED="1565890981066" POSITION="right" TEXT="5.2.6. Timing Example"/>
<node CREATED="1565890990586" ID="ID_988064493" MODIFIED="1565890998631" POSITION="left" TEXT="5.2.7. Worked Example 1"/>
<node CREATED="1565891001965" ID="ID_1365454266" MODIFIED="1565891013263" POSITION="right" TEXT="5.2.8. Worked Example 2"/>
<node CREATED="1565891014804" ID="ID_1909498697" MODIFIED="1565891028339" POSITION="left" TEXT="6.2.1. Finite State Machines"/>
<node CREATED="1565891034110" ID="ID_1024980285" MODIFIED="1565891045674" POSITION="right" TEXT="6.2.2. State Transition Diagrams"/>
<node CREATED="1565891049786" ID="ID_1567159415" MODIFIED="1565891058249" POSITION="left" TEXT="6.2.3. FST States"/>
<node CREATED="1565891060881" ID="ID_1289952325" MODIFIED="1565891075014" POSITION="right" TEXT="6.2.4. Roboant Example"/>
<node CREATED="1565891076915" ID="ID_1907980876" MODIFIED="1565891092300" POSITION="left" TEXT="6.2.5. Equivalent States: Implementation"/>
<node CREATED="1565891093678" ID="ID_1137797365" MODIFIED="1565891107303" POSITION="right" TEXT="6.2.6. Synchronization and Metastability"/>
<node CREATED="1565891108784" ID="ID_20257930" MODIFIED="1565891122037" POSITION="left" TEXT="6.2.7. Worked Examples: FSM States and Transitions"/>
<node CREATED="1565915460593" ID="ID_1747937571" MODIFIED="1565915475496" POSITION="right" TEXT="6.2.7. Worked Examples: FSM Implementation"/>
<node CREATED="1565915477580" ID="ID_831754088" MODIFIED="1565915489225" POSITION="left" TEXT="7.2.1. Latency and Throughput"/>
<node CREATED="1565915497606" ID="ID_1760058023" MODIFIED="1565915511973" POSITION="right" TEXT="7.2.2. Pipelined Circuits"/>
<node CREATED="1565915513881" ID="ID_1327301718" MODIFIED="1565915526877" POSITION="left" TEXT="7.2.3. Pipelining Methodology"/>
<node CREATED="1565915528785" ID="ID_1577408127" MODIFIED="1565915538314" POSITION="right" TEXT="7.2.4. Circuit Interleaving"/>
<node CREATED="1565915539870" ID="ID_694256670" MODIFIED="1565915549276" POSITION="left" TEXT="7.2.5. Self-timed Circuits"/>
<node CREATED="1565915551160" ID="ID_902677364" MODIFIED="1565915561371" POSITION="right" TEXT="7.2.6. Control Structures"/>
<node CREATED="1565915563965" ID="ID_1181679727" MODIFIED="1565915591438" POSITION="left" TEXT="7.2.7. Worked Examples: Pipelining"/>
<node CREATED="1565915593853" ID="ID_1293161858" MODIFIED="1565915609703" POSITION="right" TEXT="7.2.7. Worked Examples: Pipelining 2"/>
<node CREATED="1565915611806" ID="ID_186643214" MODIFIED="1565915620514" POSITION="left" TEXT="8.2.1. Power Dissipation"/>
<node CREATED="1565915622194" ID="ID_1409791109" MODIFIED="1565915635048" POSITION="right" TEXT="8.2.2. Carry-select Adders"/>
<node CREATED="1565915637017" ID="ID_272205743" MODIFIED="1565915648405" POSITION="left" TEXT="8.2.3. Carry-lookahead Adders"/>
<node CREATED="1565915650002" ID="ID_144752907" MODIFIED="1565915665924" POSITION="right" TEXT="8.2.4. Binary Multiplication"/>
<node CREATED="1565915667832" ID="ID_1439192545" MODIFIED="1565915687330" POSITION="left" TEXT="8.2.5. Multiplier Tradeoffs"/>
<node CREATED="1565915689517" ID="ID_1788353230" MODIFIED="1565915698776" POSITION="right" TEXT="8.2.6. Part 1 Wrap-up"/>
<node CREATED="1565915700836" ID="ID_940976914" MODIFIED="1565915713645" POSITION="left" TEXT="9.2.1. Datapaths and FSMs"/>
<node CREATED="1565915715357" ID="ID_736658317" MODIFIED="1565915723160" POSITION="right" TEXT="9.2.2. Programmable Datapaths"/>
<node CREATED="1565915724812" ID="ID_711706783" MODIFIED="1565915734399" POSITION="left" TEXT="9.2.3. The von Neumann Model"/>
<node CREATED="1565915736040" ID="ID_572377304" MODIFIED="1565915740600" POSITION="right" TEXT="9.2.4. Storage"/>
<node CREATED="1565915755144" ID="ID_1060776061" MODIFIED="1565915762460" POSITION="left" TEXT="9.2.5. ALU Instructions"/>
<node CREATED="1565915763920" ID="ID_1233090426" MODIFIED="1565915773099" POSITION="right" TEXT="9.2.6. Constant Operands"/>
<node CREATED="1565915774553" ID="ID_791938381" MODIFIED="1565915782346" POSITION="left" TEXT="9.2.7. Memory Access"/>
<node CREATED="1565915784092" ID="ID_1664912430" MODIFIED="1565915788932" POSITION="right" TEXT="9.2.8. Branches"/>
<node CREATED="1565915790274" ID="ID_1522910188" MODIFIED="1565915793961" POSITION="left" TEXT="9.2.9. Jumps"/>
<node CREATED="1565915795309" ID="ID_1616124556" MODIFIED="1565915815874" POSITION="right" TEXT="9.2.10. Worked Examples: Programmable Architectures"/>
<node CREATED="1565915819845" ID="ID_1033711882" MODIFIED="1565915834665" POSITION="left" TEXT="10.2.1. Intro to Assembly Language"/>
<node CREATED="1565915836399" ID="ID_1535384450" MODIFIED="1565915844095" POSITION="right" TEXT="10.2.2. Symbols and Labels"/>
<node CREATED="1565915845650" ID="ID_1467675012" MODIFIED="1565915853276" POSITION="left" TEXT="10.2.3. Instruction Macros"/>
<node CREATED="1565915854655" ID="ID_470342464" MODIFIED="1565915861862" POSITION="right" TEXT="10.2.4. Assembly Wrap-up"/>
<node CREATED="1565915863547" ID="ID_1057877453" MODIFIED="1565915872226" POSITION="left" TEXT="10.2.5. Models of Computation"/>
<node CREATED="1565915873619" ID="ID_529104164" MODIFIED="1565915894807" POSITION="right" TEXT="10.2.6. Computability, Universality"/>
<node CREATED="1565915896909" ID="ID_1336491300" MODIFIED="1565915909683" POSITION="left" TEXT="10.2.7. Uncomputable Functions"/>
<node CREATED="1565915911628" ID="ID_1605173445" MODIFIED="1565915925741" POSITION="right" TEXT="10.2.8. Worked Examples: Beta Assembly"/>
<node CREATED="1565915927318" ID="ID_709092668" MODIFIED="1565915946776" POSITION="left" TEXT="11.2.1. Interpretation and Compilation"/>
<node CREATED="1565915948540" ID="ID_1663872725" MODIFIED="1565915956223" POSITION="right" TEXT="11.2.2. Compiling Expressions"/>
<node CREATED="1565915957803" ID="ID_1889460453" MODIFIED="1565915966777" POSITION="left" TEXT="11.2.3. Compiling Statements"/>
<node CREATED="1565915968183" ID="ID_1199220445" MODIFIED="1565915985425" POSITION="right" TEXT="11.2.4. Compiler Frontend"/>
<node CREATED="1565915987139" ID="ID_609139792" MODIFIED="1565915998064" POSITION="left" TEXT="11.2.5. Optimization and Code Generation"/>
<node CREATED="1565916010977" ID="ID_1060197582" MODIFIED="1565916023593" POSITION="right" TEXT="11.2.6. Worked Examples"/>
<node CREATED="1565916025041" ID="ID_10814693" MODIFIED="1565916032725" POSITION="left" TEXT="12.2.1. Procedures"/>
<node CREATED="1565916034067" ID="ID_1088959714" MODIFIED="1565916044390" POSITION="right" TEXT="12.2.2. Activation Records and Stacks"/>
<node CREATED="1565916045558" ID="ID_786156280" MODIFIED="1565916054813" POSITION="left" TEXT="12.2.3. Stack Frame Organization"/>
<node CREATED="1565916056021" ID="ID_924129789" MODIFIED="1565916071119" POSITION="right" TEXT="12.2.4. Compiling a Procedure"/>
<node CREATED="1565916072458" ID="ID_767344802" MODIFIED="1565916081210" POSITION="left" TEXT="12.2.5. Stack Detective"/>
<node CREATED="1565916082538" ID="ID_722977097" MODIFIED="1565916110814" POSITION="right" TEXT="12.2.6. Worked Examples: Procedures and Stacks"/>
<node CREATED="1565916112348" ID="ID_340747063" MODIFIED="1565916120782" POSITION="left" TEXT="13.2.1. Building Blocks"/>
<node CREATED="1565916122924" ID="ID_85165433" MODIFIED="1565916130937" POSITION="right" TEXT="13.2.2. ALU Instructions"/>
<node CREATED="1565916132347" ID="ID_1971624942" MODIFIED="1565916142950" POSITION="left" TEXT="13.2.3. Load and Store"/>
<node CREATED="1565916144281" ID="ID_8414379" MODIFIED="1565916156160" POSITION="right" TEXT="13.2.4. Jumps and Branches"/>
<node CREATED="1565916157419" ID="ID_1575480574" MODIFIED="1565916162998" POSITION="left" TEXT="13.2.5. Exceptions"/>
<node CREATED="1565916164213" ID="ID_1555395442" MODIFIED="1565916173252" POSITION="right" TEXT="13.2.6. Summary"/>
<node CREATED="1565916174390" ID="ID_88227" MODIFIED="1565916185490" POSITION="left" TEXT="13.2.7. Worked Examples: A Better Beta"/>
<node CREATED="1565916186646" ID="ID_1240613583" MODIFIED="1565916199305" POSITION="right" TEXT="13.2.7. Worked Examples: Beta Control Signals"/>
<node CREATED="1565916200550" ID="ID_1438959009" MODIFIED="1565916215457" POSITION="left" TEXT="14.2.1. Memory Technologies"/>
<node CREATED="1565916216830" ID="ID_1010788380" MODIFIED="1565916227939" POSITION="right" TEXT="14.2.2. SRAM"/>
<node CREATED="1565916229207" ID="ID_1280641591" MODIFIED="1565916235605" POSITION="left" TEXT="14.2.3. DRAM"/>
<node CREATED="1565916237364" ID="ID_490408893" MODIFIED="1565916251593" POSITION="right" TEXT="14.2.4. Non-Volatile Storage; Using the Hierarchy"/>
<node CREATED="1565916252856" ID="ID_898515341" MODIFIED="1565916261432" POSITION="left" TEXT="14.2.5. The Locality Principle"/>
<node CREATED="1565916262525" ID="ID_1672276015" MODIFIED="1565916266953" POSITION="right" TEXT="14.2.6. Caches"/>
<node CREATED="1565916268432" ID="ID_1512931158" MODIFIED="1565916276340" POSITION="left" TEXT="14.2.7. Direct-mapped Caches"/>
<node CREATED="1565916277288" ID="ID_1547341172" MODIFIED="1565916291984" POSITION="right" TEXT="14.2.8. Block size; Cache Conflicts"/>
<node CREATED="1565916293319" ID="ID_423372756" MODIFIED="1565916301192" POSITION="left" TEXT="14.2.9. Associative Caches"/>
<node CREATED="1565916302529" ID="ID_650046906" MODIFIED="1565916309607" POSITION="right" TEXT="14.2.10. Write Strategies"/>
<node CREATED="1565916310691" ID="ID_1423233489" MODIFIED="1565916321555" POSITION="left" TEXT="14.2.11. Worked Examples: Cache Benefits"/>
<node CREATED="1565916322639" ID="ID_937933037" MODIFIED="1565916332946" POSITION="right" TEXT="14.2.11. Worked Examples: Caches"/>
<node CREATED="1565916334239" ID="ID_62255478" MODIFIED="1565916348997" POSITION="left" TEXT="15.2.1. Improving Beta Performance"/>
<node CREATED="1565916350307" ID="ID_1333378947" MODIFIED="1565916362692" POSITION="right" TEXT="15.2.2. Basic 5-Stage Pipeline"/>
<node CREATED="1565916363843" ID="ID_1883527416" MODIFIED="1565916370220" POSITION="left" TEXT="15.2.3. Data Hazards"/>
<node CREATED="1565916371288" ID="ID_818878536" MODIFIED="1565916378412" POSITION="right" TEXT="15.2.4. Control Hazards"/>
<node CREATED="1565916379557" ID="ID_1870030609" MODIFIED="1565916388668" POSITION="left" TEXT="15.2.5. Exceptions and Interrupts"/>
<node CREATED="1565916389829" ID="ID_1872036306" MODIFIED="1565916401918" POSITION="right" TEXT="15.2.6. Pipelining Summary"/>
<node CREATED="1565916403075" ID="ID_1797868451" MODIFIED="1565916416926" POSITION="left" TEXT="15.2.7. Worked Examples: Pipelined Beta"/>
<node CREATED="1565916418099" ID="ID_846304677" MODIFIED="1565916429580" POSITION="right" TEXT="15.2.7. Worked Examples: Beta Junkyard"/>
<node CREATED="1565916430703" ID="ID_668977625" MODIFIED="1565916442935" POSITION="left" TEXT="16.2.1. Even More Memory Hierarchy"/>
<node CREATED="1565916444117" ID="ID_799686735" MODIFIED="1565916456440" POSITION="right" TEXT="16.2.2. Basics of Virtual Memory"/>
<node CREATED="1565916457820" ID="ID_332567970" MODIFIED="1565916464457" POSITION="left" TEXT="16.2.3. Page Faults"/>
<node CREATED="1565916469766" ID="ID_626146750" MODIFIED="1565916475855" POSITION="right" TEXT="16.2.4. Building the MMU"/>
<node CREATED="1565916476771" ID="ID_518606175" MODIFIED="1565916482484" POSITION="left" TEXT="16.2.5. Contexts"/>
<node CREATED="1565916483615" ID="ID_531824497" MODIFIED="1565916492586" POSITION="right" TEXT="16.2.6. MMU Improvements"/>
<node CREATED="1565916493642" ID="ID_665546576" MODIFIED="1565916505682" POSITION="left" TEXT="16.2.7. Worked Examples: Virtual Memory"/>
<node CREATED="1565916506843" ID="ID_559213383" MODIFIED="1565916518034" POSITION="right" TEXT="17.2.1. Recap: Virtual Memory"/>
<node CREATED="1565916519051" ID="ID_402172804" MODIFIED="1565916524476" POSITION="left" TEXT="17.2.2. Processes"/>
<node CREATED="1565916525556" ID="ID_49704084" MODIFIED="1565916535509" POSITION="right" TEXT="17.2.3. Timesharing"/>
<node CREATED="1565916536539" ID="ID_586787264" MODIFIED="1565916545970" POSITION="left" TEXT="17.2.4. Handling Illegal Instructions"/>
<node CREATED="1565916546991" ID="ID_1256103713" MODIFIED="1565916554639" POSITION="right" TEXT="17.2.5. Supervisor Calls"/>
<node CREATED="1565916555654" ID="ID_758373432" MODIFIED="1565916566987" POSITION="left" TEXT="17.2.6. Worked Examples: Operating Systems"/>
<node CREATED="1565916568214" ID="ID_1477007928" MODIFIED="1565916579086" POSITION="right" TEXT="18.2.1. OS Device Handlers"/>
<node CREATED="1565916580243" ID="ID_1447617448" MODIFIED="1565916596047" POSITION="left" TEXT="18.2.2. SVCs for Input/Output"/>
<node CREATED="1565916597754" ID="ID_990652109" MODIFIED="1565916607102" POSITION="right" TEXT="18.2.3. Example: Match Handlers with OS"/>
<node CREATED="1565916608147" ID="ID_1355642468" MODIFIED="1565916613593" POSITION="left" TEXT="18.2.4. Real Time"/>
<node CREATED="1565916614891" ID="ID_645060139" MODIFIED="1565916622466" POSITION="right" TEXT="18.2.5. Weak Priorities"/>
<node CREATED="1565916623638" ID="ID_1435688444" MODIFIED="1565916632580" POSITION="left" TEXT="18.2.6. Strong Priorities"/>
<node CREATED="1565916633837" ID="ID_509740840" MODIFIED="1565916644130" POSITION="right" TEXT="18.2.7. Example: Priorities in Action!"/>
<node CREATED="1565916645264" ID="ID_1661066018" MODIFIED="1565916661607" POSITION="left" TEXT="18.2.8. Worked Examples: Devices and Interrupts"/>
<node CREATED="1565916663065" ID="ID_1537851772" MODIFIED="1565916671474" POSITION="right" TEXT="19.2.1. Interprocess Communication"/>
<node CREATED="1565916672590" ID="ID_1632053419" MODIFIED="1565916678415" POSITION="left" TEXT="19.2.2. Semaphores"/>
<node CREATED="1565916679439" ID="ID_1520357781" MODIFIED="1565916688500" POSITION="right" TEXT="19.2.3. Atomic Transactions"/>
<node CREATED="1565916691949" ID="ID_870397084" MODIFIED="1565916701970" POSITION="left" TEXT="19.2.4. Semaphores Implementation"/>
<node CREATED="1565916703226" ID="ID_47808853" MODIFIED="1565916709539" POSITION="right" TEXT="19.2.5. Deadlock"/>
<node CREATED="1565916710635" ID="ID_1216700872" MODIFIED="1565916725409" POSITION="left" TEXT="19.2.6. Worked Exmples: Semaphores"/>
<node CREATED="1565916726536" ID="ID_1948729619" MODIFIED="1565916743032" POSITION="right" TEXT="20.2.1. System-level Interfaces"/>
<node CREATED="1565916744447" ID="ID_1274161946" MODIFIED="1565916749557" POSITION="left" TEXT="20.2.2. Wires"/>
<node CREATED="1565916750711" ID="ID_468774450" MODIFIED="1565916755882" POSITION="right" TEXT="20.2.3. Buses"/>
<node CREATED="1565916756900" ID="ID_440241148" MODIFIED="1565916767289" POSITION="left" TEXT="20.2.4. Point-to-point Communication"/>
<node CREATED="1565916768687" ID="ID_1177741020" MODIFIED="1565916781469" POSITION="right" TEXT="20.2.5. System-level Interconnect"/>
<node CREATED="1565916782726" ID="ID_793948558" MODIFIED="1565916791107" POSITION="left" TEXT="20.2.6. Communication Topologies"/>
<node CREATED="1565916792308" ID="ID_1467577604" MODIFIED="1565916802214" POSITION="right" TEXT="21.2.1. Instruction-level Parallelism"/>
<node CREATED="1565916803337" ID="ID_174905157" MODIFIED="1565916813281" POSITION="left" TEXT="21.2.2. Data-level Parallelism"/>
<node CREATED="1565916814518" ID="ID_956250370" MODIFIED="1565916829001" POSITION="right" TEXT="21.2.3. Thread-level Parallelism"/>
<node CREATED="1565916830392" ID="ID_1274456265" MODIFIED="1565916839372" POSITION="left" TEXT="21.2.4. Shared Memory &amp; Caches"/>
<node CREATED="1565916840562" ID="ID_1653452770" MODIFIED="1565916849847" POSITION="right" TEXT="21.2.5. Cache Coherence"/>
<node CREATED="1565916850954" ID="ID_1569494709" MODIFIED="1565916871262" POSITION="left" TEXT="21.2.6. 6.004 Wrap-up"/>
<node CREATED="1565916872479" ID="ID_1917440304" MODIFIED="1565916893967" POSITION="right" TEXT="An Interview with Christopher Terman on Teaching Computation Structures"/>
</node>
</map>
