* D:\General Data\Files\Projects\1) Major Projects\SOAR PMB REV 2\Code\SOAR_PMB_Rev_2\SPICE SIMS\Main circuit.asc
* Generated by LTspice 24.1.4 for Windows.
V§UMBILICAL N015 0 PULSE(0 48 0 10m 2m 200m 5 1)
V§BATT_1 N016 0 PULSE(0 16.8 0 10m 10m 500m 5 1)
V§BATT_2 N017 0 PULSE(0 16.8 0 10m 100m 10 11 1)
R1 N022 UMBILICAL 100000
R2 N022 0 12000
C2 Umbilical_priority_comparator 0 10n
R8 N022 Umbilical_priority_comparator 330
B§UMBILICAL_Noise UMBILICAL N015 V=white(2e4*time) / 13
BATT_1_Noise BATT_1 N016 V=white(2e4*time) / 13
BATT_2_Noise BATT_2 N017 V=white(2e4*time) / 13
C7 N032 0 1n
C8 N026 0 4.7µ Rser=1.5m
X§U1 N023 N026 N023 N032 N026 0 ADM7170-5.0
R55 0 N003 10
C1 N004 0 100µ
X§U11 Deny_Signal Umbilical_gate_control_logic_output N047 N047 N047 N040 SN74LVC1G08DBVR
C13 LOGIC_POWER 0 1µ
C14 LOGIC_POWER 0 1µ
C16 LOGIC_POWER 0 1µ
C17 LOGIC_POWER 0 1µ
C24 LOGIC_POWER 0 1µ
C26 LOGIC_POWER 0 0.1µ
C27 LOGIC_POWER 0 0.1µ
C28 LOGIC_POWER 0 0.1µ
C29 LOGIC_POWER 0 0.1µ
C30 LOGIC_POWER 0 0.1µ
C3 LOGIC_POWER 0 1µ
C37 LOGIC_POWER 0 0.1µ
C5 LOGIC_POWER 0 1µ
C6 LOGIC_POWER 0 1µ
C9 LOGIC_POWER 0 1µ
C32 LOGIC_POWER 0 1µ
C39 LOGIC_POWER 0 0.1µ
C40 LOGIC_POWER 0 0.1µ
C41 LOGIC_POWER 0 0.1µ
C42 LOGIC_POWER 0 0.1µ
R13 LOGIC_POWER N026 0.001
X§U15 LOGIC_POWER N013 0 Umbilical_gate_control_logic_output N018 N005 N011 N002 N007 LTC7001
R11 N013 0 67857
C18 N002 N007 250n
M4 N001 N005 N002 N002 IPA180N10N3
M5 OUTPUT_RAIL N005 N002 N002 IPA180N10N3
D7 LOGIC_POWER N007 RF071MM2S
R19 N005 N011 2000
C20 N019 0 20n
R20 N005 N019 10
X§U14 LOGIC_POWER N035 0 BATT_1_gate_control_logic_output N036 N027 N034 N025 N029 LTC7001
C19 N025 N029 250n
M2 N024 N027 N025 N025 IPA180N10N3
M3 OUTPUT_RAIL N027 N025 N025 IPA180N10N3
D3 LOGIC_POWER N029 RF071MM2S
R15 N027 N034 500
C21 N037 0 20n
R17 N027 N037 10
X§U16 LOGIC_POWER N055 0 BATT_2_gate_control_signal_logic_output N058 N049 N053 N045 N050 LTC7001
C22 N045 N050 250n
M8 N044 N049 N045 N045 IPA180N10N3
M9 OUTPUT_RAIL N049 N045 N045 IPA180N10N3
D8 LOGIC_POWER N050 RF071MM2S
R23 N049 N053 500
C23 N059 0 20n
R24 N049 N059 10
D9 0 N002 D
D10 0 N025 D
D11 0 N045 D
R5 N018 Deny_Signal 1000
R10 0 N018 1000
D12 0 N018 UMZ5_1N
R14 N035 0 67857
R18 N036 Deny_Signal 1000
R21 0 N036 1000
D13 0 N036 UMZ5_1N
R22 N055 0 67857
R25 N058 Deny_Signal 1000
R26 0 N058 1000
D14 0 N058 UMZ5_1N
R27 N001 UMBILICAL 0.00001
R28 N024 BATT_1 0.00001
R29 N044 BATT_2 0.00001
C33 LOGIC_POWER 0 1µ
C34 LOGIC_POWER 0 1µ
C35 LOGIC_POWER 0 1µ
C43 LOGIC_POWER 0 0.1µ
C44 LOGIC_POWER 0 0.1µ
C45 LOGIC_POWER 0 0.1µ
C36 N004 0 100n
C46 N004 0 100p
R30 N004 N003 0.00001
X§U17 Umbilical_turn_on BATT_1_turn_on BATT_2_turn_on BATT_2_turn_on BATT_2_turn_on N038 SN74LVC1G332DBVR
X§U2 5V N038 N038 RESET_GATE Deny_Signal NC_01 SN74LVC2G74DCUR
X§U4 5V Umbilical_gate_control_logic_output Umbilical_gate_control_logic_output N009 Umbilical_turn_on NC_02 SN74LVC2G74DCUR
C12 N008 0 230p
R16 N008 Umbilical_gate_control_logic_output 25000
R33 Umbilical_gate_control_logic_output 0 66000
X§U6 5V BATT_1_gate_control_logic_output BATT_1_gate_control_logic_output N021 BATT_1_turn_on NC_03 SN74LVC2G74DCUR
C48 N020 0 230p
R35 N020 BATT_1_gate_control_logic_output 25000
R36 BATT_1_gate_control_logic_output 0 66000
X§U19 5V BATT_2_gate_control_signal_logic_output BATT_2_gate_control_signal_logic_output N031 BATT_2_turn_on NC_04 SN74LVC2G74DCUR
C49 N030 0 230p
R37 N030 BATT_2_gate_control_signal_logic_output 25000
R38 BATT_2_gate_control_signal_logic_output 0 66000
X§U21 N030 N031 SN74LVC1G14DBVR
X§U22 N020 N021 SN74LVC1G14DBVR
V2 5V 0 5
X§U5 N008 N009 SN74LVC1G14DBVR
X§U18 Umbilical_priority_comparator LOGIC_POWER LOGIC_POWER Umbilical_gate_control_logic_output TLV1851DBVR
X§U20 BATT_1_priority_comparator LOGIC_POWER LOGIC_POWER N010 TLV1851DBVR
X§U23 BATT_2_priority_comparator LOGIC_POWER LOGIC_POWER N014 TLV1851DBVR
X§U24 N006 N010 N010 N010 N010 BATT_1_gate_control_logic_output SN74LVC1G08DBVR
X§U25 N006 N012 N014 N014 N014 BATT_2_gate_control_signal_logic_output SN74LVC1G08DBVR
X§U26 Umbilical_gate_control_logic_output N006 SN74LVC1G14DBVR
X§U27 N010 N012 SN74LVC1G14DBVR
X§U12 N052 OUTPUT_RAIL_comparator LOGIC_POWER N047 TLV1851DBVR
X§U13 Deny_Signal BATT_1_gate_control_logic_output N054 N054 N054 N046 SN74LVC1G08DBVR
X§U28 N057 OUTPUT_RAIL_comparator LOGIC_POWER N054 TLV1851DBVR
X§U29 Deny_Signal BATT_2_gate_control_signal_logic_output N060 N060 N060 N048 SN74LVC1G08DBVR
X§U30 N062 OUTPUT_RAIL_comparator LOGIC_POWER N060 TLV1851DBVR
R41 N042 0 33000
R42 N042 N041 0.00001
X§U31 N040 N046 N048 NC_05 NC_06 N041 SN74LVC1G332DBVR
C51 N043 0 6n
R43 N043 N042 5000
X§U32 N043 RESET_GATE SN74LVC1G14DBVR
D5 BATT_2 N023 MMSD4148
D6 BATT_1 N023 MMSD4148
D15 UMBILICAL N023 MMSD4148
R7 N028 0 30000
R9 BATT_1 N028 68000
C10 BATT_1_priority_comparator 0 10n
R12 N028 BATT_1_priority_comparator 330
R44 BATT_2 N033 68000
C15 BATT_2_priority_comparator 0 10n
R45 N033 BATT_2_priority_comparator 330
R3 UMBILICAL N051 68000
R4 N051 0 68000
R46 OUTPUT_RAIL N039 68000
R47 N039 0 68000
C11 N052 0 1n
R48 N051 N052 330
R6 BATT_1 N056 68000
R31 N056 0 68000
C47 N057 0 1n
R32 N056 N057 330
R34 BATT_2 N061 68000
R49 N061 0 68000
C52 N062 0 1n
R50 N061 N062 330
C53 OUTPUT_RAIL_comparator 0 1n
R51 N039 OUTPUT_RAIL_comparator 330
R52 N003 OUTPUT_RAIL 0.00001
R39 N033 0 30000
C4 LOGIC_POWER 0 1µ
C38 LOGIC_POWER 0 1µ
C54 LOGIC_POWER 0 0.1µ
C55 LOGIC_POWER 0 0.1µ
C57 LOGIC_POWER 0 1µ
C58 LOGIC_POWER 0 1µ
C59 LOGIC_POWER 0 1µ
C60 LOGIC_POWER 0 0.1µ
C61 LOGIC_POWER 0 0.1µ
C62 LOGIC_POWER 0 0.1µ
C63 LOGIC_POWER 0 1µ
C64 LOGIC_POWER 0 0.1µ
C25 LOGIC_POWER 0 1µ
C31 LOGIC_POWER 0 1µ
C65 LOGIC_POWER 0 1µ
C66 LOGIC_POWER 0 1µ
C67 LOGIC_POWER 0 0.1µ
C68 LOGIC_POWER 0 0.1µ
C69 LOGIC_POWER 0 0.1µ
C70 LOGIC_POWER 0 0.1µ
C71 LOGIC_POWER 0 1µ
C72 LOGIC_POWER 0 1µ
C74 LOGIC_POWER 0 0.1µ
C75 LOGIC_POWER 0 0.1µ
.model D D
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.mos
.tran 640m
* OR Gate power bypass caps
* Schmitt inverter power bypass caps
* LTC7001 power bypass caps
* POWER INPUTS & LOGIC 5V POWER CONVERTER
* SWITCHING CIRCUIT LOGIC
* POWER INPUT LOAD SWITCHES AND GATE DIRVERS
* OUTPUT RAIL
* Priority switching circuit
* Switching event sensing circuits
* Power input comparator debounce circuits
* Output rail comparator debounce circuit
* Cross conduction prevention circuit
* Back to back NMOS switches and their gate drives
* Power inputs
* 5V converter for logic circuitry
* Logic IC bypass capacitors
* Dflop power bypass caps
* AND Gate power bypass caps
* Comparator power bypass caps
.lib ADM7170-5.0.sub
.lib LTC7001.sub
.lib SN74LVC1G08DBVR.sub
.lib SN74LVC1G14DBVR.sub
.lib SN74LVC1G332DBVR.sub
.lib SN74LVC2G74DCUR.sub
.lib TLV1851DBVR.sub
.backanno
.end
