
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000630                       # Number of seconds simulated
sim_ticks                                   629604000                       # Number of ticks simulated
final_tick                                  629604000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161197                       # Simulator instruction rate (inst/s)
host_op_rate                                   315302                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47591296                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451048                       # Number of bytes of host memory used
host_seconds                                    13.23                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             295424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         159185774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         310036150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             469221924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    159185774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        159185774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         304954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               304954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         304954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        159185774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        310036150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469526877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417832000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10008                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4617                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1054                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4617                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 290944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  295488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     71                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     629602000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4617                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.404103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.728508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.118566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          277     28.41%     28.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          262     26.87%     55.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91      9.33%     64.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      6.67%     71.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      4.31%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      5.03%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      2.26%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.36%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144     14.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          975                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.258065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.500080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.044094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             44     70.97%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             9     14.52%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      4.84%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.61%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.306452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     83.87%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.23%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     11.29%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       195200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 152070190.151269704103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 310036149.706799864769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102769359.788057252765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1054                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60881500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    101092750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15260868000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38852.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33145.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14479001.90                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     76736750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161974250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16880.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35630.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       462.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    469.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     111021.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4376820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2299770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19427940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2777040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             36726240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1328640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       105365070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19556640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         67132680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              287264280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            456.261841                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            545406000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2167000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    263614000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50931250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      69862750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    231069000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1400355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13023360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2500380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42516870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1920480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        96226260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25004160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         65672520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              279941295                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            444.630744                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            531118000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3564000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    255010250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65109750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82702000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    210998000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  210715                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210715                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10668                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                82216                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23043                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                296                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77673                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4543                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1500                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      821721                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138039                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1756                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           122                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      240728                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           291                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       629604000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1259209                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             280323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2454452                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      210715                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100716                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        881134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1548                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          115                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          640                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    240545                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1174660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.056097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.666070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   469120     39.94%     39.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5575      0.47%     40.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44757      3.81%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45702      3.89%     48.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19530      1.66%     49.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66606      5.67%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15118      1.29%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35534      3.03%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   472718     40.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1174660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.167339                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.949201                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   259272                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                227342                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    661523                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15726                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10797                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4667429                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10797                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   269255                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  133335                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5262                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    665330                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 90681                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4618022                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2868                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10450                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    160                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76112                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5224927                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10161075                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4258921                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3650554                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   527841                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                177                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            132                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     61876                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               821395                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              145248                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40620                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10703                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4530208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 287                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4416805                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3817                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          359244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       522187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            223                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1174660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.760071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.813885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              276846     23.57%     23.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54733      4.66%     28.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               98731      8.41%     36.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95282      8.11%     44.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              144793     12.33%     57.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130499     11.11%     68.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123515     10.51%     78.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               96081      8.18%     86.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              154180     13.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1174660                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17475     10.29%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     3      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     10.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.01%     10.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    18      0.01%     10.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     10.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77486     45.64%     55.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64957     38.26%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1354      0.80%     95.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   672      0.40%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7752      4.57%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10417      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1898983     42.99%     43.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10077      0.23%     43.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1607      0.04%     43.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552141     12.50%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  729      0.02%     56.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21655      0.49%     56.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1983      0.04%     56.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381305      8.63%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                960      0.02%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.19%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7519      0.17%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.89%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               263218      5.96%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              103683      2.35%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549312     12.44%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35648      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4416805                       # Type of FU issued
system.cpu.iq.rate                           3.507603                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      169788                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038441                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4738362                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2225925                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1736009                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5443513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2663872                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2638998                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1776962                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2799214                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106697                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52084                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        13978                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2512                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10797                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   89508                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2692                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4530495                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1284                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                821395                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               145248                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                179                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    607                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1742                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1913                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12298                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14211                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4394271                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22534                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       944591                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   158459                       # Number of branches executed
system.cpu.iew.exec_stores                     138031                       # Number of stores executed
system.cpu.iew.exec_rate                     3.489707                       # Inst execution rate
system.cpu.iew.wb_sent                        4381819                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4375007                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2879405                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4507397                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.474409                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638818                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          359280                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10753                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1118910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.727958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.136984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       283965     25.38%     25.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       109769      9.81%     35.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       106124      9.48%     44.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        53115      4.75%     49.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117410     10.49%     59.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59522      5.32%     65.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63428      5.67%     70.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62546      5.59%     76.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       263031     23.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1118910                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                263031                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5386409                       # The number of ROB reads
system.cpu.rob.rob_writes                     9117870                       # The number of ROB writes
system.cpu.timesIdled                             783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.590474                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.590474                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.693556                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.693556                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3878429                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1484771                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3628352                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2603200                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    684975                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   841715                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1274796                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2165.838864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  50                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                12                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.166667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2165.838864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.264385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.264385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3038                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3029                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.370850                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1686478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1686478                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       697421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          697421                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130282                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       827703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           827703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       827703                       # number of overall hits
system.cpu.dcache.overall_hits::total          827703                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13020                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          991                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14011                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14011                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14011                       # number of overall misses
system.cpu.dcache.overall_misses::total         14011                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    672990500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    672990500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65697000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65697000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    738687500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    738687500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    738687500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    738687500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       710441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       710441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       841714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841714                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007549                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016646                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51688.978495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51688.978495                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66293.642785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66293.642785                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52721.968453                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52721.968453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52721.968453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52721.968453                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.771605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10956                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10961                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10961                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10961                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10961                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2064                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          986                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3050                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    133344500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133344500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64185000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64185000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    197529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    197529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    197529500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    197529500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003624                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64604.893411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64604.893411                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65096.348884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65096.348884                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64763.770492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64763.770492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64763.770492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64763.770492                       # average overall mshr miss latency
system.cpu.dcache.replacements                     12                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.576434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               93556                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1054                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.762808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.576434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            482654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           482654                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       238283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238283                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       238283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238283                       # number of overall hits
system.cpu.icache.overall_hits::total          238283                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2261                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2261                       # number of overall misses
system.cpu.icache.overall_misses::total          2261                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144862497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144862497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144862497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144862497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144862497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144862497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       240544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240544                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009400                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009400                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009400                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009400                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009400                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009400                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64070.100398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64070.100398                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64070.100398                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64070.100398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64070.100398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64070.100398                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1054                       # number of writebacks
system.cpu.icache.writebacks::total              1054                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1567                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1567                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1567                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1567                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110922997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110922997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110922997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110922997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110922997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110922997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006514                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70786.851946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70786.851946                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70786.851946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70786.851946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70786.851946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70786.851946                       # average overall mshr miss latency
system.cpu.icache.replacements                   1054                       # number of replacements
system.membus.snoop_filter.tot_requests          5683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    629604000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1054                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               986                       # Transaction distribution
system.membus.trans_dist::ReadExResp              986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2064                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       167680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       167680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       195392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       195392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  363072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4617                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001733                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041594                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4609     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4617                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10726000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8283248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16113750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
