// EPOS Intel Sandy Bridge PMU Mediator

#include <architecture/ia32/ia32_pmu.h>

__BEGIN_SYS

const Intel_Sandy_Bridge_PMU::Event Intel_Sandy_Bridge_PMU::_events[EVENTS] = {
    UNHALTED_REFERENCE_CYCLES,          // CPU_CYCLES,
    UNHALTED_CORE_CYCLES,               // UNHALTED_CYCLES,

    INSTRUCTIONS_RETIRED,               // INSTRUCTIONS_RETIRED,
    MEM_UOP_RETIRED_LOADS,              // LOAD_INSTRUCTIONS_RETIRED,
    MEM_UOP_RETIRED_STORES,             // STORE_INSTRUCTIONS_RETIRED,
    UNSUPORTED_EVENT,                   // INTEGER_ARITHMETIC_INSTRUCTIONS_RETIRED,
    UNSUPORTED_EVENT,                   // INTEGER_MULTIPLICATION_INSTRUCTIONS_RETIRED,
    UNSUPORTED_EVENT,                   // INTEGER_DIVISION_INSTRUCTIONS_RETIRED,
    UNSUPORTED_EVENT,                   // FPU_INSTRUCTIONS_RETIRED,
    UNSUPORTED_EVENT,                   // SIMD_INSTRUCTIONS_RETIRED,
    UNSUPORTED_EVENT,                   // ATOMIC_MEMEMORY_INSTRUCTIONS_RETIRED,

    BRANCH_INSTRUCTIONS_RETIRED,        // BRANCHES,
    BR_INST_EXEC_COND,                  // CONDITIONAL_BRANCHES,         // for some architectures BRANCHES = IMIDIATE + CONDITIONAL
    UNSUPORTED_EVENT,                   // PREDICTABLE_BRANCHES,
    UNSUPORTED_EVENT,                   // IMIDIATE_BRANCHES,
    BRANCH_MISSES_RETIRED,              // BRANCH_MISPREDICTIONS,
    UNSUPORTED_EVENT,                   // BRANCH_DIRECTION_MISPREDICTIONS,
    BR_MISP_RETIRED_CONDITIONAL,        // CONDITIONAL_BRANCH_MISPREDICTIONS,

    UNSUPORTED_EVENT,                   // EXCEPTIONS,
    UNSUPORTED_EVENT,                   // INTERRUPTS,

    MEM_LOAD_UOPS_RETIRED_L1_HIT,       // L1_CACHE_HITS,
    UNSUPORTED_EVENT,                   // L1_CACHE_MISSES,
    UNSUPORTED_EVENT,                   // L1_DATA_CACHE_MISSES,
    L2_TRANS_L1D_WB,                    // L1_DATA_CACHE_WRITEBACKS,
    ICACHE_MISSES,                      // L1_INSTRUCTION_CACHE_MISSES,
    MEM_LOAD_UOPS_RETIRED_L2_HIT,       // L2_CACHE_HITS,
    UNSUPORTED_EVENT,                   // L2_CACHE_MISSES,
    UNSUPORTED_EVENT,                   // L2_DATA_CACHE_MISSES,
    L2_TRANS_L2_WB,                     // L2_DATA_CACHE_WRITEBACKS,
    LLC_REFERENCES,                     // L3_CACHE_HITS,
    LLC_MISSES,                         // L3_CACHE_MISSES,

    UNSUPORTED_EVENT,                   // UNCACHED_MEMORY_ACCESSES,
    UNSUPORTED_EVENT,                   // UNALIGNED_MEMORY_ACCESSES,

    UNSUPORTED_EVENT,                   // BUS_CYCLES,
    UNSUPORTED_EVENT,                   // BUS_ACCESSES,
    UNSUPORTED_EVENT,                   // TLB_MISSES,
    UNSUPORTED_EVENT,                   // INSTRUCTION_TLB_MISSES,
    UNSUPORTED_EVENT,                   // MEMORY_ERRORS,

    RESOURCE_STALLS_SB,                 // STALL_CYCLES,
    UNSUPORTED_EVENT,                   // STALL_CYCLES_CACHE,
    UNSUPORTED_EVENT,                   // STALL_CYCLES_DATA_CACHE,
    UNSUPORTED_EVENT,                   // STALL_CYCLES_TLB,
    UNSUPORTED_EVENT,                   // STALL_CYCLES_MEMORY,
    UNSUPORTED_EVENT,                   // PIPELINE_SERIALIZATIONS,    // ISB
    UNSUPORTED_EVENT,                   // BUS_SERIALIZATION,          // DSB

    // Architecture                              // NUM
    OTHER_ASSISTS_ITLB_MISS_RETIRED,             // ARCHITECTURE_DEPENDENT_EVENT1
    L1D_EVICTION,                                // ARCHITECTURE_DEPENDENT_EVENT2
    IDQ_UOPS_NOT_DELIVERED_CORE,                 // ARCHITECTURE_DEPENDENT_EVENT3
    IDQ_EMPTY,                                   // ARCHITECTURE_DEPENDENT_EVENT4
    BR_MISP_EXEC_RETURN_NEAR,                    // ARCHITECTURE_DEPENDENT_EVENT5
    FP_COMP_OPS_EXE_X87,                         // ARCHITECTURE_DEPENDENT_EVENT6
    DTLB_STORE_MISSES_WALK_DURATION,             // ARCHITECTURE_DEPENDENT_EVENT7
    DTLB_LOAD_MISSES_MISS_WALK_DURATION,         // ARCHITECTURE_DEPENDENT_EVENT8
    BR_INST_EXEC_RETURN_NEAR,                    // ARCHITECTURE_DEPENDENT_EVENT9
    XSNP_HIT,                                    // ARCHITECTURE_DEPENDENT_EVENT10
    BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET,      // ARCHITECTURE_DEPENDENT_EVENT11
    LD_BLOCKS_DATA_UNKNOWN,                      // ARCHITECTURE_DEPENDENT_EVENT12
    LD_BLOCKS_STORE_FORWARD,                     // ARCHITECTURE_DEPENDENT_EVENT13
    LD_BLOCKS_NO_SR,                             // ARCHITECTURE_DEPENDENT_EVENT14
    LD_BLOCKS_ALL_BLOCK,                         // ARCHITECTURE_DEPENDENT_EVENT15
    MISALIGN_MEM_REF_LOADS,                      // ARCHITECTURE_DEPENDENT_EVENT16
    MISALIGN_MEM_REF_STORES,                     // ARCHITECTURE_DEPENDENT_EVENT17
    LD_BLOCKS_PARTIAL_ADDRESS_ALIAS,             // ARCHITECTURE_DEPENDENT_EVENT18
    LD_BLOCKS_PARTIAL_ALL_STA_BLCOK,             // ARCHITECTURE_DEPENDENT_EVENT19
    DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK,         // ARCHITECTURE_DEPENDENT_EVENT20
    DTLB_LOAD_MISSES_MISS_WALK_COMPLETED,        // ARCHITECTURE_DEPENDENT_EVENT21
    DTLB_LOAD_MISSES_MISS_STLB_HIT,              // ARCHITECTURE_DEPENDENT_EVENT22
    INT_MISC_RECOVERY_CYCLES,                    // ARCHITECTURE_DEPENDENT_EVENT23
    INT_MISC_RAT_STALL_CYCLES,                   // ARCHITECTURE_DEPENDENT_EVENT24
    UOPS_ISSUED_ANY,                             // ARCHITECTURE_DEPENDENT_EVENT25
    FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE,        // ARCHITECTURE_DEPENDENT_EVENT26
    FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE,        // ARCHITECTURE_DEPENDENT_EVENT27
    FP_COMP_OPS_EXE_SSE_PACKED_SINGLE,           // ARCHITECTURE_DEPENDENT_EVENT28
    FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE,           // ARCHITECTURE_DEPENDENT_EVENT29
    SIMD_FP_256_PACKED_SINGLE,                   // ARCHITECTURE_DEPENDENT_EVENT30
    SIMD_FP_256_PACKED_DOUBLE,                   // ARCHITECTURE_DEPENDENT_EVENT31
    ARITH_FPU_DIV_ACTIVE,                        // ARCHITECTURE_DEPENDENT_EVENT32
    INSTS_WRITTEN_TO_IQ_INSTS,                   // ARCHITECTURE_DEPENDENT_EVENT33
    L2_RQSTS_DEMAND_DATA_RD_HIT,                 // ARCHITECTURE_DEPENDENT_EVENT34
    L2_RQSTS_ALL_DEMAND_DATA_RD,                 // ARCHITECTURE_DEPENDENT_EVENT35
    L2_RQSTS_RFO_HITS,                           // ARCHITECTURE_DEPENDENT_EVENT36
    L2_RQSTS_RFO_MISS,                           // ARCHITECTURE_DEPENDENT_EVENT37
    L2_RQSTS_ALL_RFO,                            // ARCHITECTURE_DEPENDENT_EVENT38
    L2_RQSTS_CODE_RD_HIT,                        // ARCHITECTURE_DEPENDENT_EVENT39
    L2_RQSTS_CODE_RD_MISS,                       // ARCHITECTURE_DEPENDENT_EVENT40
    L2_RQSTS_ALL_CODE_RD,                        // ARCHITECTURE_DEPENDENT_EVENT41
    L2_RQSTS_PF_HIT,                             // ARCHITECTURE_DEPENDENT_EVENT42
    L2_RQSTS_PF_MISS,                            // ARCHITECTURE_DEPENDENT_EVENT43
    L2_RQSTS_ALL_PF,                             // ARCHITECTURE_DEPENDENT_EVENT44
    L2_STORE_LOCK_RQSTS_MISS,                    // ARCHITECTURE_DEPENDENT_EVENT45
    L2_STORE_LOCK_RQSTS_HIT_E,                   // ARCHITECTURE_DEPENDENT_EVENT46
    L2_STORE_LOCK_RQSTS_HIT_M,                   // ARCHITECTURE_DEPENDENT_EVENT47
    L2_STORE_LOCK_RQSTS_ALL,                     // ARCHITECTURE_DEPENDENT_EVENT48
    L2_L1D_WB_RQSTS_HIT_E,                       // ARCHITECTURE_DEPENDENT_EVENT49
    L2_L1D_WB_RQSTS_HIT_M,                       // ARCHITECTURE_DEPENDENT_EVENT50
    L2_TRANS_DEMAND_DATA_RD,                     // ARCHITECTURE_DEPENDENT_EVENT51
    L2_TRANS_RFO,                                // ARCHITECTURE_DEPENDENT_EVENT52
    L2_TRANS_CODE_RD,                            // ARCHITECTURE_DEPENDENT_EVENT53
    L2_TRANS_ALL_PF,                             // ARCHITECTURE_DEPENDENT_EVENT54
    L2_TRANS_L2_FILL,                            // ARCHITECTURE_DEPENDENT_EVENT55
    L2_TRANS_ALL_REQ_UESTS,                      // ARCHITECTURE_DEPENDENT_EVENT56
    L2_LINES_IN_I,                               // ARCHITECTURE_DEPENDENT_EVENT57
    L2_LINES_IN_S,                               // ARCHITECTURE_DEPENDENT_EVENT58
    L2_LINES_IN_E,                               // ARCHITECTURE_DEPENDENT_EVENT59
    L2_LINES_IN_ALL,                             // ARCHITECTURE_DEPENDENT_EVENT60
    L2_LINES_OUT_DEMAND_CLEAN,                   // ARCHITECTURE_DEPENDENT_EVENT61
    L2_LINES_OUT_DEMAND_DIRTY,                   // ARCHITECTURE_DEPENDENT_EVENT62
    L2_LINES_OUT_DEMAND_PF_CLEAN,                // ARCHITECTURE_DEPENDENT_EVENT63
    L2_LINES_OUT_DEMAND_PF_DIRTY,                // ARCHITECTURE_DEPENDENT_EVENT64
    L2_LINES_OUT_DEMAND_DIRTY_ALL,               // ARCHITECTURE_DEPENDENT_EVENT65
    LONGEST_LAT_CACHE_REFERENCE,                 // ARCHITECTURE_DEPENDENT_EVENT66
    LONGEST_LAT_CACHE_MISS,                      // ARCHITECTURE_DEPENDENT_EVENT67
    CPU_CLK_UNHALTED_THREAD_P,                   // ARCHITECTURE_DEPENDENT_EVENT68
    CPU_CLK_THREAD_UNHALTED_REF_XCLK,            // ARCHITECTURE_DEPENDENT_EVENT69
    L1D_PEND_MISS_PENDING,                       // ARCHITECTURE_DEPENDENT_EVENT70
    DTLB_STORE_MISSES_MISS_CAUSES_A_WALK,        // ARCHITECTURE_DEPENDENT_EVENT71
    DTLB_STORE_MISSES_WALK_COMPLETED,            // ARCHITECTURE_DEPENDENT_EVENT72
    DTLB_STORE_MISSES_TLB_HIT,                   // ARCHITECTURE_DEPENDENT_EVENT73
    LOAD_HIT_PRE_SW_PF,                          // ARCHITECTURE_DEPENDENT_EVENT74
    LOAD_HIT_PREHW_PF,                           // ARCHITECTURE_DEPENDENT_EVENT75
    HW_PRE_REQ_DL1_MISS,                         // ARCHITECTURE_DEPENDENT_EVENT76
    L1D_REPLACEMENT,                             // ARCHITECTURE_DEPENDENT_EVENT77
    L1D_ALLOCATED_IN_M,                          // ARCHITECTURE_DEPENDENT_EVENT78
    L1D_ALL_M_REPLACEMENT,                       // ARCHITECTURE_DEPENDENT_EVENT79
    PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP,          // ARCHITECTURE_DEPENDENT_EVENT80
    PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW,          // ARCHITECTURE_DEPENDENT_EVENT81
    PARTIAL_RAT_STALLS_MUL_SINGLE_UOP,           // ARCHITECTURE_DEPENDENT_EVENT82
    RESOURCE_STALLS2_ALL_FL_EMPTY,               // ARCHITECTURE_DEPENDENT_EVENT83
    RESOURCE_STALLS2_ALL_PRF_CONTROL,            // ARCHITECTURE_DEPENDENT_EVENT84
    RESOURCE_STALLS2_BOB_FULL,                   // ARCHITECTURE_DEPENDENT_EVENT85
    RESOURCE_STALLS2_OOO_RSRC,                   // ARCHITECTURE_DEPENDENT_EVENT86
    CPL_CYCLES_RING0,                            // ARCHITECTURE_DEPENDENT_EVENT87
    CPL_CYCLES_RING123,                          // ARCHITECTURE_DEPENDENT_EVENT88
    RS_EVENTS_EMPTY_CYCLES,                      // ARCHITECTURE_DEPENDENT_EVENT89
    OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD, // ARCHITECTURE_DEPENDENT_EVENT90
    OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO,     // ARCHITECTURE_DEPENDENT_EVENT91
    OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD,    // ARCHITECTURE_DEPENDENT_EVENT92
    LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION,     // ARCHITECTURE_DEPENDENT_EVENT93
    LOCK_CYCLES_CACHE_LOCK_DURATION,             // ARCHITECTURE_DEPENDENT_EVENT94
    IDQ_MITE_UOPS,                               // ARCHITECTURE_DEPENDENT_EVENT95
    IDQ_DSB_UOPS,                                // ARCHITECTURE_DEPENDENT_EVENT96
    IDQ_MS_DSB_UOPS,                             // ARCHITECTURE_DEPENDENT_EVENT97
    IDQ_MS_MITE_UOPS,                            // ARCHITECTURE_DEPENDENT_EVENT98
    IDQ_MS_UOPS,                                 // ARCHITECTURE_DEPENDENT_EVENT99
    ITLB_MISSES_MISS_CAUSES_A_WALK,              // ARCHITECTURE_DEPENDENT_EVENT100
    ITLB_MISSES_WALK_COMPLETED,                  // ARCHITECTURE_DEPENDENT_EVENT101
    ITLB_MISSES_WALK_DURATION,                   // ARCHITECTURE_DEPENDENT_EVENT102
    ITLB_MISSES_STLB_HIT,                        // ARCHITECTURE_DEPENDENT_EVENT103
    ILD_STALL_LCP,                               // ARCHITECTURE_DEPENDENT_EVENT104
    ILD_STALL_IQ_FULL,                           // ARCHITECTURE_DEPENDENT_EVENT105
    BR_INST_EXEC_DIRECT_JMP,                     // ARCHITECTURE_DEPENDENT_EVENT106
    BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET,      // ARCHITECTURE_DEPENDENT_EVENT107
    BR_INST_EXEC_DIRECT_NEAR_CALL,               // ARCHITECTURE_DEPENDENT_EVENT108
    BR_INST_EXEC_INDIRECT_NEAR_CALL,             // ARCHITECTURE_DEPENDENT_EVENT109
    BR_INST_EXEC_NON_TAKEN,                      // ARCHITECTURE_DEPENDENT_EVENT110
    BR_INST_EXEC_TAKEN,                          // ARCHITECTURE_DEPENDENT_EVENT111
    BR_INST_EXEC_ALL_BRANCHES,                   // ARCHITECTURE_DEPENDENT_EVENT112
    BR_MISP_EXEC_COND,                           // ARCHITECTURE_DEPENDENT_EVENT113
    BR_MISP_EXEC_DIRECT_NEAR_CALL,               // ARCHITECTURE_DEPENDENT_EVENT114
    BR_MISP_EXEC_INDIRECT_NEAR_CALL,             // ARCHITECTURE_DEPENDENT_EVENT115
    BR_MISP_EXEC_NON_TAKEN,                      // ARCHITECTURE_DEPENDENT_EVENT116
    BR_MISP_EXEC_TAKEN,                          // ARCHITECTURE_DEPENDENT_EVENT117
    BR_MISP_EXEC_ALL_BRANCHES,                   // ARCHITECTURE_DEPENDENT_EVENT118
    UOPS_DISPATCHED_PORT_PORT_0,                 // ARCHITECTURE_DEPENDENT_EVENT119
    UOPS_DISPATCHED_PORT_PORT_1,                 // ARCHITECTURE_DEPENDENT_EVENT120
    UOPS_DISPATCHED_PORT_PORT_2_LD,              // ARCHITECTURE_DEPENDENT_EVENT121
    UOPS_DISPATCHED_PORT_PORT_2_STA,             // ARCHITECTURE_DEPENDENT_EVENT122
    UOPS_DISPATCHED_PORT_PORT_2,                 // ARCHITECTURE_DEPENDENT_EVENT123
    UOPS_DISPATCHED_PORT_PORT_3_LD,              // ARCHITECTURE_DEPENDENT_EVENT124
    UOPS_DISPATCHED_PORT_PORT_3_STA,             // ARCHITECTURE_DEPENDENT_EVENT125
    UOPS_DISPATCHED_PORT_PORT_3,                 // ARCHITECTURE_DEPENDENT_EVENT126
    UOPS_DISPATCHED_PORT_PORT_4,                 // ARCHITECTURE_DEPENDENT_EVENT127
    UOPS_DISPATCHED_PORT_PORT_5,                 // ARCHITECTURE_DEPENDENT_EVENT128
    RESOURCE_STALLS_ANY,                         // ARCHITECTURE_DEPENDENT_EVENT129
    RESOURCE_STALLS_LB,                          // ARCHITECTURE_DEPENDENT_EVENT130
    RESOURCE_STALLS_RS,                          // ARCHITECTURE_DEPENDENT_EVENT131
    RESOURCE_STALLS_ROB,                         // ARCHITECTURE_DEPENDENT_EVENT132
    RESOURCE_STALLS_FCSW,                        // ARCHITECTURE_DEPENDENT_EVENT133
    RESOURCE_STALLS_MXCSR,                       // ARCHITECTURE_DEPENDENT_EVENT134
    RESOURCE_STALLS_OTHER,                       // ARCHITECTURE_DEPENDENT_EVENT135
    DSB2MITE_SWITCHES_COUNT,                     // ARCHITECTURE_DEPENDENT_EVENT136
    DSB2MITE_SWITCHES_PENALTY_CYCLES,            // ARCHITECTURE_DEPENDENT_EVENT137
    DSB_FILL_OTHER_CANCEL,                       // ARCHITECTURE_DEPENDENT_EVENT138
    DSB_FILL_EXCEED_DSB_LINES,                   // ARCHITECTURE_DEPENDENT_EVENT139
    DSB_FILL_ALL_CANCEL,                         // ARCHITECTURE_DEPENDENT_EVENT140
    ITLB_ITLB_FLUSH,                             // ARCHITECTURE_DEPENDENT_EVENT141
    OFFCORE_REQUESTS_DEMAND_DATA_RD,             // ARCHITECTURE_DEPENDENT_EVENT142
    OFFCORE_REQUESTS_DEMAND_RFO,                 // ARCHITECTURE_DEPENDENT_EVENT143
    OFFCORE_REQUESTS_ALL_DATA_RD,                // ARCHITECTURE_DEPENDENT_EVENT144
    UOPS_DISPATCHED_THREAD,                      // ARCHITECTURE_DEPENDENT_EVENT145
    UOPS_DISPATCHED_CORE,                        // ARCHITECTURE_DEPENDENT_EVENT146
    OFFCORE_REQUESTS_BUFFER_SQ_FULL,             // ARCHITECTURE_DEPENDENT_EVENT147
    AGU_BYPASS_CANCEL_COUNT,                     // ARCHITECTURE_DEPENDENT_EVENT148
    OFF_CORE_RESPONSE_0,                         // ARCHITECTURE_DEPENDENT_EVENT149
    OFF_CORE_RESPONSE_1,                         // ARCHITECTURE_DEPENDENT_EVENT150
    TLB_FLUSH_DTLB_THREAD,                       // ARCHITECTURE_DEPENDENT_EVENT151
    TLB_FLUSH_STLB_ANY,                          // ARCHITECTURE_DEPENDENT_EVENT152
    L1D_BLOCKS_BANK_CONFLICT_CYCLES,             // ARCHITECTURE_DEPENDENT_EVENT153
    INST_RETIRED_ANY_P,                          // ARCHITECTURE_DEPENDENT_EVENT154
    INST_RETIRED_PREC_DIST,                      // ARCHITECTURE_DEPENDENT_EVENT155
    OTHER_ASSISTS_AVX_STORE,                     // ARCHITECTURE_DEPENDENT_EVENT156
    OTHER_ASSISTS_AVX_TO_SSE,                    // ARCHITECTURE_DEPENDENT_EVENT157
    OTHER_ASSISTS_SSE_TO_AVX,                    // ARCHITECTURE_DEPENDENT_EVENT158
    UOPS_RETIRED_ALL,                            // ARCHITECTURE_DEPENDENT_EVENT159
    UOPS_RETIRED_RETIRE_SLOTS,                   // ARCHITECTURE_DEPENDENT_EVENT160
    MACHINE_CLEARS_MEMORY_ORDERING,              // ARCHITECTURE_DEPENDENT_EVENT161
    MACHINE_CLEARS_SMC,                          // ARCHITECTURE_DEPENDENT_EVENT162
    MACHINE_CLEARS_MASKMOV,                      // ARCHITECTURE_DEPENDENT_EVENT163
    BR_INST_RETIRED_ALL_BRANCHES_ARCH,           // ARCHITECTURE_DEPENDENT_EVENT164
    BR_INST_RETIRED_CONDITIONAL,                 // ARCHITECTURE_DEPENDENT_EVENT165
    BR_INST_RETIRED_NEAR_CALL,                   // ARCHITECTURE_DEPENDENT_EVENT166
    BR_INST_RETIRED_ALL_BRANCHES,                // ARCHITECTURE_DEPENDENT_EVENT167
    BR_INST_RETIRED_NEAR_RETURN,                 // ARCHITECTURE_DEPENDENT_EVENT168
    BR_INST_RETIRED_NOT_TAKEN,                   // ARCHITECTURE_DEPENDENT_EVENT169
    BR_INST_RETIRED_NEAR_TAKEN,                  // ARCHITECTURE_DEPENDENT_EVENT170
    BR_INST_RETIRED_FAR_BRANCH,                  // ARCHITECTURE_DEPENDENT_EVENT171
    BR_MISP_RETIRED_ALL_BRANCHES_ARCH,           // ARCHITECTURE_DEPENDENT_EVENT172
    BR_MISP_RETIRED_NEAR_CALL,                   // ARCHITECTURE_DEPENDENT_EVENT173
    BR_MISP_RETIRED_ALL_BRANCHES,                // ARCHITECTURE_DEPENDENT_EVENT174
    BR_MISP_RETIRED_NOT_TAKEN,                   // ARCHITECTURE_DEPENDENT_EVENT175
    BR_MISP_RETIRED_TAKEN,                       // ARCHITECTURE_DEPENDENT_EVENT176
    FP_ASSIST_X87_OUTPUT,                        // ARCHITECTURE_DEPENDENT_EVENT177
    FP_ASSIST_X87_INPUT,                         // ARCHITECTURE_DEPENDENT_EVENT178
    FP_ASSIST_SIMD_OUTPUT,                       // ARCHITECTURE_DEPENDENT_EVENT179
    FP_ASSIST_SIMD_INPUT,                        // ARCHITECTURE_DEPENDENT_EVENT180
    FP_ASSIST_ANY,                               // ARCHITECTURE_DEPENDENT_EVENT181
    ROB_MISC_EVENTS_LBR_INSERTS,                 // ARCHITECTURE_DEPENDENT_EVENT182
    MEM_TRANS_RETIRED_LOAD_LATENCY,              // ARCHITECTURE_DEPENDENT_EVENT183
    MEM_TRANS_RETIRED_PRECISE_STORE,             // ARCHITECTURE_DEPENDENT_EVENT184
    MEM_UOP_RETIRED_STLB_MISS,                   // ARCHITECTURE_DEPENDENT_EVENT185
    MEM_UOP_RETIRED_LOCK,                        // ARCHITECTURE_DEPENDENT_EVENT186
    MEM_UOP_RETIRED_SPLIT,                       // ARCHITECTURE_DEPENDENT_EVENT187
    MEM_UOPS_RETIRED_ALL_LOADS,                  // ARCHITECTURE_DEPENDENT_EVENT188
    MEM_LOAD_UOPS_RETIRED_L3_HIT,                // ARCHITECTURE_DEPENDENT_EVENT189
    MEM_LOAD_UOPS_RETIRED_HIT_LFB,               // ARCHITECTURE_DEPENDENT_EVENT190
    XSNP_MISS,                                   // ARCHITECTURE_DEPENDENT_EVENT191
    XSNP_HITM,                                   // ARCHITECTURE_DEPENDENT_EVENT192
    XSNP_NONE,                                   // ARCHITECTURE_DEPENDENT_EVENT193
    MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS,         // ARCHITECTURE_DEPENDENT_EVENT194
    SQ_MISC_SPLIT_LOCK                           // ARCHITECTURE_DEPENDENT_EVENT195
};

__END_SYS
