
build/debug/lcd+joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005360  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  080054a0  080054a0  000064a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080057d4  080057d4  000067d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080057dc  080057dc  000067dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080057e0  080057e0  000067e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000068  20000008  080057e4  00007008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .tdata        00000000  20000070  20000070  00007070  2**2
                  CONTENTS, ALLOC, LOAD, DATA, THREAD_LOCAL
  8 .tbss         00000000  20000070  20000070  00000000  2**2
                  ALLOC, THREAD_LOCAL
  9 .bss          00000314  20000070  0800584c  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  0800584c  00007384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024984  00000000  00000000  000070d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040d7  00000000  00000000  0002ba5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f593  00000000  00000000  0002fb34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001458  00000000  00000000  0003f0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001321  00000000  00000000  00040520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001939b  00000000  00000000  00041841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000080e0  00000000  00000000  0005abdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000032d4  00000000  00000000  00062cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000001ab  00000000  00000000  00065f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <memchr>:
 8000140:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000144:	2a10      	cmp	r2, #16
 8000146:	db2b      	blt.n	80001a0 <memchr+0x60>
 8000148:	f010 0f07 	tst.w	r0, #7
 800014c:	d008      	beq.n	8000160 <memchr+0x20>
 800014e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000152:	3a01      	subs	r2, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d02d      	beq.n	80001b4 <memchr+0x74>
 8000158:	f010 0f07 	tst.w	r0, #7
 800015c:	b342      	cbz	r2, 80001b0 <memchr+0x70>
 800015e:	d1f6      	bne.n	800014e <memchr+0xe>
 8000160:	b4f0      	push	{r4, r5, r6, r7}
 8000162:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000166:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800016a:	f022 0407 	bic.w	r4, r2, #7
 800016e:	f07f 0700 	mvns.w	r7, #0
 8000172:	2300      	movs	r3, #0
 8000174:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000178:	3c08      	subs	r4, #8
 800017a:	ea85 0501 	eor.w	r5, r5, r1
 800017e:	ea86 0601 	eor.w	r6, r6, r1
 8000182:	fa85 f547 	uadd8	r5, r5, r7
 8000186:	faa3 f587 	sel	r5, r3, r7
 800018a:	fa86 f647 	uadd8	r6, r6, r7
 800018e:	faa5 f687 	sel	r6, r5, r7
 8000192:	b98e      	cbnz	r6, 80001b8 <memchr+0x78>
 8000194:	d1ee      	bne.n	8000174 <memchr+0x34>
 8000196:	bcf0      	pop	{r4, r5, r6, r7}
 8000198:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800019c:	f002 0207 	and.w	r2, r2, #7
 80001a0:	b132      	cbz	r2, 80001b0 <memchr+0x70>
 80001a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a6:	3a01      	subs	r2, #1
 80001a8:	ea83 0301 	eor.w	r3, r3, r1
 80001ac:	b113      	cbz	r3, 80001b4 <memchr+0x74>
 80001ae:	d1f8      	bne.n	80001a2 <memchr+0x62>
 80001b0:	2000      	movs	r0, #0
 80001b2:	4770      	bx	lr
 80001b4:	3801      	subs	r0, #1
 80001b6:	4770      	bx	lr
 80001b8:	2d00      	cmp	r5, #0
 80001ba:	bf06      	itte	eq
 80001bc:	4635      	moveq	r5, r6
 80001be:	3803      	subeq	r0, #3
 80001c0:	3807      	subne	r0, #7
 80001c2:	f015 0f01 	tst.w	r5, #1
 80001c6:	d107      	bne.n	80001d8 <memchr+0x98>
 80001c8:	3001      	adds	r0, #1
 80001ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80001ce:	bf02      	ittt	eq
 80001d0:	3001      	addeq	r0, #1
 80001d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80001d6:	3001      	addeq	r0, #1
 80001d8:	bcf0      	pop	{r4, r5, r6, r7}
 80001da:	3801      	subs	r0, #1
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b80c 	b.w	8000210 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f004 ffc6 	bl	8005190 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__aeabi_idiv0>:
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop

08000214 <__do_global_dtors_aux>:
 8000214:	b510      	push	{r4, lr}
 8000216:	4c05      	ldr	r4, [pc, #20]	@ (800022c <__do_global_dtors_aux+0x18>)
 8000218:	7823      	ldrb	r3, [r4, #0]
 800021a:	b933      	cbnz	r3, 800022a <__do_global_dtors_aux+0x16>
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <__do_global_dtors_aux+0x1c>)
 800021e:	b113      	cbz	r3, 8000226 <__do_global_dtors_aux+0x12>
 8000220:	4804      	ldr	r0, [pc, #16]	@ (8000234 <__do_global_dtors_aux+0x20>)
 8000222:	f3af 8000 	nop.w
 8000226:	2301      	movs	r3, #1
 8000228:	7023      	strb	r3, [r4, #0]
 800022a:	bd10      	pop	{r4, pc}
 800022c:	20000070 	.word	0x20000070
 8000230:	00000000 	.word	0x00000000
 8000234:	08005488 	.word	0x08005488

08000238 <frame_dummy>:
 8000238:	b508      	push	{r3, lr}
 800023a:	4b03      	ldr	r3, [pc, #12]	@ (8000248 <frame_dummy+0x10>)
 800023c:	b11b      	cbz	r3, 8000246 <frame_dummy+0xe>
 800023e:	4903      	ldr	r1, [pc, #12]	@ (800024c <frame_dummy+0x14>)
 8000240:	4803      	ldr	r0, [pc, #12]	@ (8000250 <frame_dummy+0x18>)
 8000242:	f3af 8000 	nop.w
 8000246:	bd08      	pop	{r3, pc}
 8000248:	00000000 	.word	0x00000000
 800024c:	20000074 	.word	0x20000074
 8000250:	08005488 	.word	0x08005488

08000254 <Game_Init>:
/**
 * @brief  Initialize the game state and information.
 * @param  game: Pointer to the Game structure to initialize.
 */
void Game_Init(Game* game)
{
 8000254:	b508      	push	{r3, lr}
    game->state = WELCOME;
 8000256:	2100      	movs	r1, #0
 8000258:	f800 1b04 	strb.w	r1, [r0], #4
    memset(&game->info, 0, sizeof(GameInfo));
 800025c:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8000260:	f003 ff4a 	bl	80040f8 <memset>
}
 8000264:	bd08      	pop	{r3, pc}

08000266 <displayOnLCD>:
 * @brief  Display two lines of text on the LCD.
 * @param  lineOne: Pointer to the first line of text (max 16 characters).
 * @param  lineTwo: Pointer to the second line of text (max 16 characters
 */
void displayOnLCD(char* lineOne, char* lineTwo)
{
 8000266:	b538      	push	{r3, r4, r5, lr}
 8000268:	4605      	mov	r5, r0
 800026a:	460c      	mov	r4, r1
  LCD_GotoXY(0, 0);
 800026c:	2100      	movs	r1, #0
 800026e:	4608      	mov	r0, r1
 8000270:	f000 fe20 	bl	8000eb4 <LCD_GotoXY>
  LCD_Print(lineOne);
 8000274:	4628      	mov	r0, r5
 8000276:	f000 fe55 	bl	8000f24 <LCD_Print>
  LCD_GotoXY(0, 1);
 800027a:	2101      	movs	r1, #1
 800027c:	2000      	movs	r0, #0
 800027e:	f000 fe19 	bl	8000eb4 <LCD_GotoXY>
  LCD_Print(lineTwo);
 8000282:	4620      	mov	r0, r4
 8000284:	f000 fe4e 	bl	8000f24 <LCD_Print>
  HAL_Delay(1000);
 8000288:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800028c:	f000 ff4a 	bl	8001124 <HAL_Delay>
}
 8000290:	bd38      	pop	{r3, r4, r5, pc}

08000292 <compareSequences>:
 *         Increment player's score by 1 point for each correct color input.
 * @param  game: Pointer to the Game structure.
 */
void compareSequences(Game* game)
{
  if (game->info.numPlayers == 1)
 8000292:	7903      	ldrb	r3, [r0, #4]
 8000294:	2b01      	cmp	r3, #1
 8000296:	d004      	beq.n	80002a2 <compareSequences+0x10>
      { game->info.playerScores[0]++; }
    }
  }
  else
  {
    for(int i = 0; i < game->info.sequenceLength - 1; i++)
 8000298:	2200      	movs	r2, #0
 800029a:	e01e      	b.n	80002da <compareSequences+0x48>
        game->state = GAME_RESULT;
 800029c:	2306      	movs	r3, #6
 800029e:	7003      	strb	r3, [r0, #0]
        return;
 80002a0:	4770      	bx	lr
    for(int i = 0; i < game->info.sequenceLength; i++)
 80002a2:	2300      	movs	r3, #0
 80002a4:	f890 2070 	ldrb.w	r2, [r0, #112]	@ 0x70
 80002a8:	429a      	cmp	r2, r3
 80002aa:	dd0c      	ble.n	80002c6 <compareSequences+0x34>
      if(game->info.sequence[i] != game->info.playerInputs[0][i])
 80002ac:	18c2      	adds	r2, r0, r3
 80002ae:	7b11      	ldrb	r1, [r2, #12]
 80002b0:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
 80002b4:	4291      	cmp	r1, r2
 80002b6:	d1f1      	bne.n	800029c <compareSequences+0xa>
      { game->info.playerScores[0]++; }
 80002b8:	f890 213a 	ldrb.w	r2, [r0, #314]	@ 0x13a
 80002bc:	3201      	adds	r2, #1
 80002be:	f880 213a 	strb.w	r2, [r0, #314]	@ 0x13a
    for(int i = 0; i < game->info.sequenceLength; i++)
 80002c2:	3301      	adds	r3, #1
 80002c4:	e7ee      	b.n	80002a4 <compareSequences+0x12>
 80002c6:	4770      	bx	lr
    {
      if(game->info.playerInputs[0][i] != game->info.playerInputs[1][i])
      {
        game->state = GAME_RESULT;
 80002c8:	2306      	movs	r3, #6
 80002ca:	7003      	strb	r3, [r0, #0]
        return;
 80002cc:	4770      	bx	lr
      }
      else
      {
        if(game->info.currentPlayer == 1)
        { game->info.playerScores[0]++; }
 80002ce:	f890 313a 	ldrb.w	r3, [r0, #314]	@ 0x13a
 80002d2:	3301      	adds	r3, #1
 80002d4:	f880 313a 	strb.w	r3, [r0, #314]	@ 0x13a
    for(int i = 0; i < game->info.sequenceLength - 1; i++)
 80002d8:	3201      	adds	r2, #1
 80002da:	f890 3070 	ldrb.w	r3, [r0, #112]	@ 0x70
 80002de:	3b01      	subs	r3, #1
 80002e0:	4293      	cmp	r3, r2
 80002e2:	dd0f      	ble.n	8000304 <compareSequences+0x72>
      if(game->info.playerInputs[0][i] != game->info.playerInputs[1][i])
 80002e4:	1883      	adds	r3, r0, r2
 80002e6:	f893 1072 	ldrb.w	r1, [r3, #114]	@ 0x72
 80002ea:	f893 30d6 	ldrb.w	r3, [r3, #214]	@ 0xd6
 80002ee:	4299      	cmp	r1, r3
 80002f0:	d1ea      	bne.n	80002c8 <compareSequences+0x36>
        if(game->info.currentPlayer == 1)
 80002f2:	7943      	ldrb	r3, [r0, #5]
 80002f4:	2b01      	cmp	r3, #1
 80002f6:	d0ea      	beq.n	80002ce <compareSequences+0x3c>
        else
        { game->info.playerScores[1]++; }
 80002f8:	f890 313b 	ldrb.w	r3, [r0, #315]	@ 0x13b
 80002fc:	3301      	adds	r3, #1
 80002fe:	f880 313b 	strb.w	r3, [r0, #315]	@ 0x13b
 8000302:	e7e9      	b.n	80002d8 <compareSequences+0x46>
      }
    }
  }
}
 8000304:	4770      	bx	lr
	...

08000308 <computerTurn>:
/**
 * @brief  Handle the computer's turn in the game.
 * @param  game: Pointer to the Game structure.
 */
void computerTurn(Game* game)
{
 8000308:	b570      	push	{r4, r5, r6, lr}
 800030a:	4604      	mov	r4, r0
  for(int i = 0; i < game->info.sequenceLength; i++)
 800030c:	2500      	movs	r5, #0
 800030e:	e00b      	b.n	8000328 <computerTurn+0x20>
  {
    // select random numbers for the color sequence
    // 0 - Red, 1 - Blue, 2 - Yellow, 3 - Green
    int colorRandom = rand() % 4;
 8000310:	f003 fd76 	bl	8003e00 <rand>
 8000314:	4243      	negs	r3, r0
 8000316:	f000 0003 	and.w	r0, r0, #3
 800031a:	f003 0303 	and.w	r3, r3, #3
 800031e:	bf58      	it	pl
 8000320:	4258      	negpl	r0, r3

    // Store the color code in the sequence array
    game->info.sequence[i] = colorRandom;
 8000322:	1963      	adds	r3, r4, r5
 8000324:	7318      	strb	r0, [r3, #12]
  for(int i = 0; i < game->info.sequenceLength; i++)
 8000326:	3501      	adds	r5, #1
 8000328:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 800032c:	42ab      	cmp	r3, r5
 800032e:	dcef      	bgt.n	8000310 <computerTurn+0x8>
  }

  for(int i = 0; i < game->info.sequenceLength; i++)
 8000330:	2500      	movs	r5, #0
 8000332:	e010      	b.n	8000356 <computerTurn+0x4e>
  {
    // Light up the corresponding LED based on the color code
    switch(game->info.sequence[i])
    {
      case 0: // Red
        HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_SET);
 8000334:	4e34      	ldr	r6, [pc, #208]	@ (8000408 <computerTurn+0x100>)
 8000336:	2201      	movs	r2, #1
 8000338:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800033c:	4630      	mov	r0, r6
 800033e:	f001 fd82 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 8000342:	68a0      	ldr	r0, [r4, #8]
 8000344:	f000 feee 	bl	8001124 <HAL_Delay>
        HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800034e:	4630      	mov	r0, r6
 8000350:	f001 fd79 	bl	8001e46 <HAL_GPIO_WritePin>
  for(int i = 0; i < game->info.sequenceLength; i++)
 8000354:	3501      	adds	r5, #1
 8000356:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 800035a:	42ab      	cmp	r3, r5
 800035c:	dd52      	ble.n	8000404 <computerTurn+0xfc>
    switch(game->info.sequence[i])
 800035e:	1963      	adds	r3, r4, r5
 8000360:	7b1b      	ldrb	r3, [r3, #12]
 8000362:	2b03      	cmp	r3, #3
 8000364:	d837      	bhi.n	80003d6 <computerTurn+0xce>
 8000366:	a201      	add	r2, pc, #4	@ (adr r2, 800036c <computerTurn+0x64>)
 8000368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800036c:	08000335 	.word	0x08000335
 8000370:	0800037d 	.word	0x0800037d
 8000374:	0800039b 	.word	0x0800039b
 8000378:	080003b9 	.word	0x080003b9
        break;
      case 1: // Blue
        HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_SET);
 800037c:	4e23      	ldr	r6, [pc, #140]	@ (800040c <computerTurn+0x104>)
 800037e:	2201      	movs	r2, #1
 8000380:	2120      	movs	r1, #32
 8000382:	4630      	mov	r0, r6
 8000384:	f001 fd5f 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 8000388:	68a0      	ldr	r0, [r4, #8]
 800038a:	f000 fecb 	bl	8001124 <HAL_Delay>
        HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 800038e:	2200      	movs	r2, #0
 8000390:	2120      	movs	r1, #32
 8000392:	4630      	mov	r0, r6
 8000394:	f001 fd57 	bl	8001e46 <HAL_GPIO_WritePin>
        break;
 8000398:	e7dc      	b.n	8000354 <computerTurn+0x4c>
      case 2: // Yellow
        HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_SET);
 800039a:	4e1b      	ldr	r6, [pc, #108]	@ (8000408 <computerTurn+0x100>)
 800039c:	2201      	movs	r2, #1
 800039e:	2104      	movs	r1, #4
 80003a0:	4630      	mov	r0, r6
 80003a2:	f001 fd50 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 80003a6:	68a0      	ldr	r0, [r4, #8]
 80003a8:	f000 febc 	bl	8001124 <HAL_Delay>
        HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	2104      	movs	r1, #4
 80003b0:	4630      	mov	r0, r6
 80003b2:	f001 fd48 	bl	8001e46 <HAL_GPIO_WritePin>
        break;
 80003b6:	e7cd      	b.n	8000354 <computerTurn+0x4c>
      case 3: // Green
        HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_SET);
 80003b8:	4e15      	ldr	r6, [pc, #84]	@ (8000410 <computerTurn+0x108>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	2110      	movs	r1, #16
 80003be:	4630      	mov	r0, r6
 80003c0:	f001 fd41 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 80003c4:	68a0      	ldr	r0, [r4, #8]
 80003c6:	f000 fead 	bl	8001124 <HAL_Delay>
        HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2110      	movs	r1, #16
 80003ce:	4630      	mov	r0, r6
 80003d0:	f001 fd39 	bl	8001e46 <HAL_GPIO_WritePin>
        break;
 80003d4:	e7be      	b.n	8000354 <computerTurn+0x4c>
      default:
        HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_RESET);
 80003d6:	4e0c      	ldr	r6, [pc, #48]	@ (8000408 <computerTurn+0x100>)
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003de:	4630      	mov	r0, r6
 80003e0:	f001 fd31 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2120      	movs	r1, #32
 80003e8:	4808      	ldr	r0, [pc, #32]	@ (800040c <computerTurn+0x104>)
 80003ea:	f001 fd2c 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	2104      	movs	r1, #4
 80003f2:	4630      	mov	r0, r6
 80003f4:	f001 fd27 	bl	8001e46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2110      	movs	r1, #16
 80003fc:	4804      	ldr	r0, [pc, #16]	@ (8000410 <computerTurn+0x108>)
 80003fe:	f001 fd22 	bl	8001e46 <HAL_GPIO_WritePin>
        break;
 8000402:	e7a7      	b.n	8000354 <computerTurn+0x4c>
    }
  }
}
 8000404:	bd70      	pop	{r4, r5, r6, pc}
 8000406:	bf00      	nop
 8000408:	48000400 	.word	0x48000400
 800040c:	48000800 	.word	0x48000800
 8000410:	48001000 	.word	0x48001000

08000414 <getButtonPressed>:
 * 
 * @return int button index: 0-Red, 1-Blue, 2-Yellow, 3-Green, -1 no button pressed
 */
int getButtonPressed()
{
  if(redButtonPressed) 
 8000414:	4b10      	ldr	r3, [pc, #64]	@ (8000458 <getButtonPressed+0x44>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	b96b      	cbnz	r3, 8000436 <getButtonPressed+0x22>
  { 
    redButtonPressed = 0; 
    return 0; 
  }
  else if(blueButtonPressed) 
 800041a:	4b10      	ldr	r3, [pc, #64]	@ (800045c <getButtonPressed+0x48>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	b973      	cbnz	r3, 800043e <getButtonPressed+0x2a>
  { 
    blueButtonPressed = 0; 
    return 1; 
  }
  else if(yellowButtonPressed) 
 8000420:	4b0f      	ldr	r3, [pc, #60]	@ (8000460 <getButtonPressed+0x4c>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	b983      	cbnz	r3, 8000448 <getButtonPressed+0x34>
  {
    yellowButtonPressed = 0; 
    return 2; 
  }
  else if(greenButtonPressed) 
 8000426:	4b0f      	ldr	r3, [pc, #60]	@ (8000464 <getButtonPressed+0x50>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	b193      	cbz	r3, 8000452 <getButtonPressed+0x3e>
  { 
    greenButtonPressed = 0; 
 800042c:	4b0d      	ldr	r3, [pc, #52]	@ (8000464 <getButtonPressed+0x50>)
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
    return 3; 
 8000432:	2003      	movs	r0, #3
 8000434:	4770      	bx	lr
    redButtonPressed = 0; 
 8000436:	2000      	movs	r0, #0
 8000438:	4b07      	ldr	r3, [pc, #28]	@ (8000458 <getButtonPressed+0x44>)
 800043a:	6018      	str	r0, [r3, #0]
    return 0; 
 800043c:	4770      	bx	lr
    blueButtonPressed = 0; 
 800043e:	4b07      	ldr	r3, [pc, #28]	@ (800045c <getButtonPressed+0x48>)
 8000440:	2200      	movs	r2, #0
 8000442:	601a      	str	r2, [r3, #0]
    return 1; 
 8000444:	2001      	movs	r0, #1
 8000446:	4770      	bx	lr
    yellowButtonPressed = 0; 
 8000448:	4b05      	ldr	r3, [pc, #20]	@ (8000460 <getButtonPressed+0x4c>)
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
    return 2; 
 800044e:	2002      	movs	r0, #2
 8000450:	4770      	bx	lr
  }
  else
  { return -1; }// no button pressed
 8000452:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000456:	4770      	bx	lr
 8000458:	200000cc 	.word	0x200000cc
 800045c:	200000c8 	.word	0x200000c8
 8000460:	200000c4 	.word	0x200000c4
 8000464:	200000c0 	.word	0x200000c0

08000468 <playerTurn>:
/**
 * @brief  Handle the player's turn in the game.
 * @param  game: Pointer to the Game structure.
 */
void playerTurn(Game* game)
{
 8000468:	b538      	push	{r3, r4, r5, lr}
 800046a:	4605      	mov	r5, r0
  for(int i = 0; i < game->info.sequenceLength; i++)
 800046c:	2400      	movs	r4, #0
 800046e:	e000      	b.n	8000472 <playerTurn+0xa>
 8000470:	3401      	adds	r4, #1
 8000472:	f895 3070 	ldrb.w	r3, [r5, #112]	@ 0x70
 8000476:	42a3      	cmp	r3, r4
 8000478:	dd16      	ble.n	80004a8 <playerTurn+0x40>
  {
    // Reset and start timer for player's input timeout
    buttonTimer = 0;    
 800047a:	2300      	movs	r3, #0
 800047c:	4a0b      	ldr	r2, [pc, #44]	@ (80004ac <playerTurn+0x44>)
 800047e:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000480:	4a0b      	ldr	r2, [pc, #44]	@ (80004b0 <playerTurn+0x48>)
 8000482:	6812      	ldr	r2, [r2, #0]
 8000484:	6253      	str	r3, [r2, #36]	@ 0x24

    int buttonIndex = -1;
 8000486:	f04f 30ff 	mov.w	r0, #4294967295
    
    //while (buttonTimer < (300*game->info.sequenceLength) ) // 30 seconds timeout
    while(buttonIndex < 0)
 800048a:	2800      	cmp	r0, #0
 800048c:	daf0      	bge.n	8000470 <playerTurn+0x8>
    {
      buttonIndex = getButtonPressed();
 800048e:	f7ff ffc1 	bl	8000414 <getButtonPressed>
      if(buttonIndex >= 0) // Red
 8000492:	2800      	cmp	r0, #0
 8000494:	dbf9      	blt.n	800048a <playerTurn+0x22>
      {
        game->info.playerInputs[game->info.currentPlayer - 1][i] = buttonIndex;
 8000496:	796b      	ldrb	r3, [r5, #5]
 8000498:	3b01      	subs	r3, #1
 800049a:	2264      	movs	r2, #100	@ 0x64
 800049c:	fb02 5303 	mla	r3, r2, r3, r5
 80004a0:	4423      	add	r3, r4
 80004a2:	f883 0072 	strb.w	r0, [r3, #114]	@ 0x72
        break; 
 80004a6:	e7e3      	b.n	8000470 <playerTurn+0x8>
    // {
    //   game->state = GAME_RESULT;
    //   return;
    // }
  }
}
 80004a8:	bd38      	pop	{r3, r4, r5, pc}
 80004aa:	bf00      	nop
 80004ac:	200000d0 	.word	0x200000d0
 80004b0:	20000158 	.word	0x20000158

080004b4 <Game_Run>:
{
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	b083      	sub	sp, #12
 80004b8:	4604      	mov	r4, r0
 80004ba:	460d      	mov	r5, r1
    switch(game->state)
 80004bc:	7803      	ldrb	r3, [r0, #0]
 80004be:	2b09      	cmp	r3, #9
 80004c0:	f200 8269 	bhi.w	8000996 <Game_Run+0x4e2>
 80004c4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80004c8:	0040000a 	.word	0x0040000a
 80004cc:	00690051 	.word	0x00690051
 80004d0:	015c00eb 	.word	0x015c00eb
 80004d4:	023701d4 	.word	0x023701d4
 80004d8:	025e0252 	.word	0x025e0252
        LCD_Cls();
 80004dc:	f000 fd14 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Welcome to the");
 80004e0:	4e95      	ldr	r6, [pc, #596]	@ (8000738 <Game_Run+0x284>)
 80004e2:	4b96      	ldr	r3, [pc, #600]	@ (800073c <Game_Run+0x288>)
 80004e4:	4635      	mov	r5, r6
 80004e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004e8:	c507      	stmia	r5!, {r0, r1, r2}
 80004ea:	802b      	strh	r3, [r5, #0]
 80004ec:	0c1b      	lsrs	r3, r3, #16
 80004ee:	f805 3f02 	strb.w	r3, [r5, #2]!
        snprintf(lineTwo, sizeof(lineTwo), "Simon Game");
 80004f2:	4f93      	ldr	r7, [pc, #588]	@ (8000740 <Game_Run+0x28c>)
 80004f4:	4a93      	ldr	r2, [pc, #588]	@ (8000744 <Game_Run+0x290>)
 80004f6:	463b      	mov	r3, r7
 80004f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80004fa:	c303      	stmia	r3!, {r0, r1}
 80004fc:	f823 2b02 	strh.w	r2, [r3], #2
 8000500:	0c12      	lsrs	r2, r2, #16
 8000502:	701a      	strb	r2, [r3, #0]
        displayOnLCD(lineOne, lineTwo);
 8000504:	4639      	mov	r1, r7
 8000506:	4630      	mov	r0, r6
 8000508:	f7ff fead 	bl	8000266 <displayOnLCD>
        HAL_Delay(2000);  
 800050c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000510:	f000 fe08 	bl	8001124 <HAL_Delay>
        LCD_Cls();
 8000514:	f000 fcf8 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Push To Start!");
 8000518:	4b8b      	ldr	r3, [pc, #556]	@ (8000748 <Game_Run+0x294>)
 800051a:	46b4      	mov	ip, r6
 800051c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800051e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8000522:	f8ac 3000 	strh.w	r3, [ip]
 8000526:	0c1b      	lsrs	r3, r3, #16
 8000528:	702b      	strb	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 800052a:	2500      	movs	r5, #0
 800052c:	703d      	strb	r5, [r7, #0]
        displayOnLCD(lineOne, lineTwo);
 800052e:	4639      	mov	r1, r7
 8000530:	4630      	mov	r0, r6
 8000532:	f7ff fe98 	bl	8000266 <displayOnLCD>
        game->state = START;
 8000536:	2301      	movs	r3, #1
 8000538:	7023      	strb	r3, [r4, #0]
        buttonTimer = 0; 
 800053a:	4b84      	ldr	r3, [pc, #528]	@ (800074c <Game_Run+0x298>)
 800053c:	601d      	str	r5, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 800053e:	4b84      	ldr	r3, [pc, #528]	@ (8000750 <Game_Run+0x29c>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	625d      	str	r5, [r3, #36]	@ 0x24
}
 8000544:	b003      	add	sp, #12
 8000546:	bdf0      	pop	{r4, r5, r6, r7, pc}
        while (buttonTimer < 100) // 10 seconds timeout
 8000548:	4b80      	ldr	r3, [pc, #512]	@ (800074c <Game_Run+0x298>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b63      	cmp	r3, #99	@ 0x63
 800054e:	dc06      	bgt.n	800055e <Game_Run+0xaa>
          if (Joystick_Pressed(joystick)) 
 8000550:	4628      	mov	r0, r5
 8000552:	f000 fc2d 	bl	8000db0 <Joystick_Pressed>
 8000556:	2800      	cmp	r0, #0
 8000558:	d0f6      	beq.n	8000548 <Game_Run+0x94>
            game->state = PLAYER_MENU;  
 800055a:	2302      	movs	r3, #2
 800055c:	7023      	strb	r3, [r4, #0]
        if (game->state != PLAYER_MENU)
 800055e:	7823      	ldrb	r3, [r4, #0]
 8000560:	2b02      	cmp	r3, #2
 8000562:	d0ef      	beq.n	8000544 <Game_Run+0x90>
        { game->state = SLEEP; }
 8000564:	2308      	movs	r3, #8
 8000566:	7023      	strb	r3, [r4, #0]
 8000568:	e7ec      	b.n	8000544 <Game_Run+0x90>
        LCD_Cls();
 800056a:	f000 fccd 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "1 player OR");
 800056e:	4d72      	ldr	r5, [pc, #456]	@ (8000738 <Game_Run+0x284>)
 8000570:	4b78      	ldr	r3, [pc, #480]	@ (8000754 <Game_Run+0x2a0>)
 8000572:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000576:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        snprintf(lineTwo, sizeof(lineTwo), "2 players?");
 800057a:	4e71      	ldr	r6, [pc, #452]	@ (8000740 <Game_Run+0x28c>)
 800057c:	4a76      	ldr	r2, [pc, #472]	@ (8000758 <Game_Run+0x2a4>)
 800057e:	4633      	mov	r3, r6
 8000580:	ca07      	ldmia	r2, {r0, r1, r2}
 8000582:	c303      	stmia	r3!, {r0, r1}
 8000584:	f823 2b02 	strh.w	r2, [r3], #2
 8000588:	0c12      	lsrs	r2, r2, #16
 800058a:	701a      	strb	r2, [r3, #0]
        displayOnLCD(lineOne, lineTwo);
 800058c:	4631      	mov	r1, r6
 800058e:	4628      	mov	r0, r5
 8000590:	f7ff fe69 	bl	8000266 <displayOnLCD>
        game->state = PLAYER_SELECT;
 8000594:	2303      	movs	r3, #3
 8000596:	7023      	strb	r3, [r4, #0]
        break;
 8000598:	e7d4      	b.n	8000544 <Game_Run+0x90>
        direction = Joystick_GetDirection(joystick);
 800059a:	4608      	mov	r0, r1
 800059c:	f000 fbe4 	bl	8000d68 <Joystick_GetDirection>
 80005a0:	4b6e      	ldr	r3, [pc, #440]	@ (800075c <Game_Run+0x2a8>)
 80005a2:	7018      	strb	r0, [r3, #0]
        if(directionDelay < 3 && lastDirection == JOY_UP && direction == JOY_IDLE)
 80005a4:	4b6e      	ldr	r3, [pc, #440]	@ (8000760 <Game_Run+0x2ac>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b02      	cmp	r3, #2
 80005aa:	dc03      	bgt.n	80005b4 <Game_Run+0x100>
 80005ac:	4a6d      	ldr	r2, [pc, #436]	@ (8000764 <Game_Run+0x2b0>)
 80005ae:	7812      	ldrb	r2, [r2, #0]
 80005b0:	2a01      	cmp	r2, #1
 80005b2:	d029      	beq.n	8000608 <Game_Run+0x154>
        { directionDelay = 0; }
 80005b4:	4b6a      	ldr	r3, [pc, #424]	@ (8000760 <Game_Run+0x2ac>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
        if (direction != JOY_IDLE && direction != lastDirection)
 80005ba:	4b68      	ldr	r3, [pc, #416]	@ (800075c <Game_Run+0x2a8>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	b15b      	cbz	r3, 80005d8 <Game_Run+0x124>
 80005c0:	4a68      	ldr	r2, [pc, #416]	@ (8000764 <Game_Run+0x2b0>)
 80005c2:	7812      	ldrb	r2, [r2, #0]
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d007      	beq.n	80005d8 <Game_Run+0x124>
          if (direction == JOY_UP)
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d026      	beq.n	800061a <Game_Run+0x166>
          else if (direction == JOY_DOWN) 
 80005cc:	2b02      	cmp	r3, #2
 80005ce:	d03e      	beq.n	800064e <Game_Run+0x19a>
          lastDirection = direction;  // store last direction
 80005d0:	4b62      	ldr	r3, [pc, #392]	@ (800075c <Game_Run+0x2a8>)
 80005d2:	781a      	ldrb	r2, [r3, #0]
 80005d4:	4b63      	ldr	r3, [pc, #396]	@ (8000764 <Game_Run+0x2b0>)
 80005d6:	701a      	strb	r2, [r3, #0]
        if (Joystick_Pressed(joystick)) 
 80005d8:	4628      	mov	r0, r5
 80005da:	f000 fbe9 	bl	8000db0 <Joystick_Pressed>
 80005de:	2800      	cmp	r0, #0
 80005e0:	d0b0      	beq.n	8000544 <Game_Run+0x90>
          if (game->info.numPlayers == 1)
 80005e2:	7923      	ldrb	r3, [r4, #4]
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d048      	beq.n	800067a <Game_Run+0x1c6>
            game->state = TWO_PLAYERS;
 80005e8:	2305      	movs	r3, #5
 80005ea:	7023      	strb	r3, [r4, #0]
          game->info.round = 1;
 80005ec:	2301      	movs	r3, #1
 80005ee:	f884 3071 	strb.w	r3, [r4, #113]	@ 0x71
          game->info.sequenceLength = 1;
 80005f2:	f884 3070 	strb.w	r3, [r4, #112]	@ 0x70
          game->info.playerScores[0] = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	f884 313a 	strb.w	r3, [r4, #314]	@ 0x13a
          game->info.playerScores[1] = 0;
 80005fc:	f884 313b 	strb.w	r3, [r4, #315]	@ 0x13b
          game->info.sequenceSpeed = 1000; // Initial speed 1 s
 8000600:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000604:	60a3      	str	r3, [r4, #8]
 8000606:	e79d      	b.n	8000544 <Game_Run+0x90>
        if(directionDelay < 3 && lastDirection == JOY_UP && direction == JOY_IDLE)
 8000608:	2800      	cmp	r0, #0
 800060a:	d1d3      	bne.n	80005b4 <Game_Run+0x100>
          direction = JOY_UP;
 800060c:	4a53      	ldr	r2, [pc, #332]	@ (800075c <Game_Run+0x2a8>)
 800060e:	2101      	movs	r1, #1
 8000610:	7011      	strb	r1, [r2, #0]
          directionDelay++;
 8000612:	440b      	add	r3, r1
 8000614:	4a52      	ldr	r2, [pc, #328]	@ (8000760 <Game_Run+0x2ac>)
 8000616:	6013      	str	r3, [r2, #0]
 8000618:	e7cf      	b.n	80005ba <Game_Run+0x106>
            LCD_Cls();
 800061a:	f000 fc75 	bl	8000f08 <LCD_Cls>
            snprintf(lineOne, sizeof(lineOne), "<1> player OR");
 800061e:	4f46      	ldr	r7, [pc, #280]	@ (8000738 <Game_Run+0x284>)
 8000620:	4b51      	ldr	r3, [pc, #324]	@ (8000768 <Game_Run+0x2b4>)
 8000622:	463e      	mov	r6, r7
 8000624:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000626:	c607      	stmia	r6!, {r0, r1, r2}
 8000628:	8033      	strh	r3, [r6, #0]
            snprintf(lineTwo, sizeof(lineTwo), "2 players?");
 800062a:	4e45      	ldr	r6, [pc, #276]	@ (8000740 <Game_Run+0x28c>)
 800062c:	4a4a      	ldr	r2, [pc, #296]	@ (8000758 <Game_Run+0x2a4>)
 800062e:	4633      	mov	r3, r6
 8000630:	ca07      	ldmia	r2, {r0, r1, r2}
 8000632:	c303      	stmia	r3!, {r0, r1}
 8000634:	f823 2b02 	strh.w	r2, [r3], #2
 8000638:	0c12      	lsrs	r2, r2, #16
 800063a:	701a      	strb	r2, [r3, #0]
            displayOnLCD(lineOne, lineTwo);
 800063c:	4631      	mov	r1, r6
 800063e:	4638      	mov	r0, r7
 8000640:	f7ff fe11 	bl	8000266 <displayOnLCD>
            game->info.numPlayers = 1;
 8000644:	2301      	movs	r3, #1
 8000646:	7123      	strb	r3, [r4, #4]
            direction = JOY_UP;
 8000648:	4a44      	ldr	r2, [pc, #272]	@ (800075c <Game_Run+0x2a8>)
 800064a:	7013      	strb	r3, [r2, #0]
 800064c:	e7c0      	b.n	80005d0 <Game_Run+0x11c>
            LCD_Cls();
 800064e:	f000 fc5b 	bl	8000f08 <LCD_Cls>
            snprintf(lineOne, sizeof(lineOne), "1 player OR");
 8000652:	4f39      	ldr	r7, [pc, #228]	@ (8000738 <Game_Run+0x284>)
 8000654:	4b3f      	ldr	r3, [pc, #252]	@ (8000754 <Game_Run+0x2a0>)
 8000656:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800065a:	e887 0007 	stmia.w	r7, {r0, r1, r2}
            snprintf(lineTwo, sizeof(lineTwo), "<2> players?");
 800065e:	f8df c0e0 	ldr.w	ip, [pc, #224]	@ 8000740 <Game_Run+0x28c>
 8000662:	4b42      	ldr	r3, [pc, #264]	@ (800076c <Game_Run+0x2b8>)
 8000664:	4666      	mov	r6, ip
 8000666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000668:	c607      	stmia	r6!, {r0, r1, r2}
 800066a:	7033      	strb	r3, [r6, #0]
            displayOnLCD(lineOne, lineTwo);
 800066c:	4661      	mov	r1, ip
 800066e:	4638      	mov	r0, r7
 8000670:	f7ff fdf9 	bl	8000266 <displayOnLCD>
            game->info.numPlayers = 2;
 8000674:	2302      	movs	r3, #2
 8000676:	7123      	strb	r3, [r4, #4]
 8000678:	e7aa      	b.n	80005d0 <Game_Run+0x11c>
            game->state = ONE_PLAYER;
 800067a:	2304      	movs	r3, #4
 800067c:	7023      	strb	r3, [r4, #0]
            game->info.currentPlayer = 1;
 800067e:	2301      	movs	r3, #1
 8000680:	7163      	strb	r3, [r4, #5]
            uint16_t seed[2] = {0};
 8000682:	2300      	movs	r3, #0
 8000684:	9301      	str	r3, [sp, #4]
            Joystick_ReadXY(joystick, seed);
 8000686:	a901      	add	r1, sp, #4
 8000688:	4628      	mov	r0, r5
 800068a:	f000 fb83 	bl	8000d94 <Joystick_ReadXY>
            srand(seed[0] ^ seed[1]);
 800068e:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8000692:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000696:	4058      	eors	r0, r3
 8000698:	f003 fb84 	bl	8003da4 <srand>
 800069c:	e7a6      	b.n	80005ec <Game_Run+0x138>
        LCD_Cls();
 800069e:	f000 fc33 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Round %d", game->info.round);
 80006a2:	4e25      	ldr	r6, [pc, #148]	@ (8000738 <Game_Run+0x284>)
 80006a4:	f894 3071 	ldrb.w	r3, [r4, #113]	@ 0x71
 80006a8:	4a31      	ldr	r2, [pc, #196]	@ (8000770 <Game_Run+0x2bc>)
 80006aa:	2111      	movs	r1, #17
 80006ac:	4630      	mov	r0, r6
 80006ae:	f003 fca9 	bl	8004004 <sniprintf>
        snprintf(lineTwo, sizeof(lineTwo), "Simon's Turn!");
 80006b2:	4f23      	ldr	r7, [pc, #140]	@ (8000740 <Game_Run+0x28c>)
 80006b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000774 <Game_Run+0x2c0>)
 80006b6:	463d      	mov	r5, r7
 80006b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006ba:	c507      	stmia	r5!, {r0, r1, r2}
 80006bc:	802b      	strh	r3, [r5, #0]
        displayOnLCD(lineOne, lineTwo);
 80006be:	4639      	mov	r1, r7
 80006c0:	4630      	mov	r0, r6
 80006c2:	f7ff fdd0 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80006c6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006ca:	f000 fd2b 	bl	8001124 <HAL_Delay>
        computerTurn(game);
 80006ce:	4620      	mov	r0, r4
 80006d0:	f7ff fe1a 	bl	8000308 <computerTurn>
        LCD_Cls();
 80006d4:	f000 fc18 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Player's Turn!");
 80006d8:	4b27      	ldr	r3, [pc, #156]	@ (8000778 <Game_Run+0x2c4>)
 80006da:	4635      	mov	r5, r6
 80006dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006de:	c507      	stmia	r5!, {r0, r1, r2}
 80006e0:	f825 3b02 	strh.w	r3, [r5], #2
 80006e4:	0c1b      	lsrs	r3, r3, #16
 80006e6:	702b      	strb	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[0]);
 80006e8:	f894 313a 	ldrb.w	r3, [r4, #314]	@ 0x13a
 80006ec:	4a23      	ldr	r2, [pc, #140]	@ (800077c <Game_Run+0x2c8>)
 80006ee:	2111      	movs	r1, #17
 80006f0:	4638      	mov	r0, r7
 80006f2:	f003 fc87 	bl	8004004 <sniprintf>
        displayOnLCD(lineOne, lineTwo);
 80006f6:	4639      	mov	r1, r7
 80006f8:	4630      	mov	r0, r6
 80006fa:	f7ff fdb4 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80006fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000702:	f000 fd0f 	bl	8001124 <HAL_Delay>
        playerTurn(game);
 8000706:	4620      	mov	r0, r4
 8000708:	f7ff feae 	bl	8000468 <playerTurn>
        if(game->state != GAME_RESULT)
 800070c:	7823      	ldrb	r3, [r4, #0]
 800070e:	2b06      	cmp	r3, #6
 8000710:	f43f af18 	beq.w	8000544 <Game_Run+0x90>
          compareSequences(game);
 8000714:	4620      	mov	r0, r4
 8000716:	f7ff fdbc 	bl	8000292 <compareSequences>
          if(game->state != GAME_RESULT)
 800071a:	7823      	ldrb	r3, [r4, #0]
 800071c:	2b06      	cmp	r3, #6
 800071e:	f43f af11 	beq.w	8000544 <Game_Run+0x90>
            game->info.round++;
 8000722:	f894 3071 	ldrb.w	r3, [r4, #113]	@ 0x71
 8000726:	3301      	adds	r3, #1
 8000728:	f884 3071 	strb.w	r3, [r4, #113]	@ 0x71
            game->info.sequenceLength++;
 800072c:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000730:	3301      	adds	r3, #1
 8000732:	f884 3070 	strb.w	r3, [r4, #112]	@ 0x70
 8000736:	e705      	b.n	8000544 <Game_Run+0x90>
 8000738:	200000ac 	.word	0x200000ac
 800073c:	080054cc 	.word	0x080054cc
 8000740:	20000098 	.word	0x20000098
 8000744:	080054e0 	.word	0x080054e0
 8000748:	080054ec 	.word	0x080054ec
 800074c:	200000d0 	.word	0x200000d0
 8000750:	20000158 	.word	0x20000158
 8000754:	080054fc 	.word	0x080054fc
 8000758:	08005508 	.word	0x08005508
 800075c:	20000094 	.word	0x20000094
 8000760:	20000090 	.word	0x20000090
 8000764:	2000008c 	.word	0x2000008c
 8000768:	08005514 	.word	0x08005514
 800076c:	08005524 	.word	0x08005524
 8000770:	08005534 	.word	0x08005534
 8000774:	08005540 	.word	0x08005540
 8000778:	08005550 	.word	0x08005550
 800077c:	08005560 	.word	0x08005560
        LCD_Cls();
 8000780:	f000 fbc2 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Round %d", game->info.round);
 8000784:	4d85      	ldr	r5, [pc, #532]	@ (800099c <Game_Run+0x4e8>)
 8000786:	f894 3071 	ldrb.w	r3, [r4, #113]	@ 0x71
 800078a:	4a85      	ldr	r2, [pc, #532]	@ (80009a0 <Game_Run+0x4ec>)
 800078c:	2111      	movs	r1, #17
 800078e:	4628      	mov	r0, r5
 8000790:	f003 fc38 	bl	8004004 <sniprintf>
        snprintf(lineTwo, sizeof(lineTwo), "");
 8000794:	4e83      	ldr	r6, [pc, #524]	@ (80009a4 <Game_Run+0x4f0>)
 8000796:	2300      	movs	r3, #0
 8000798:	7033      	strb	r3, [r6, #0]
        displayOnLCD(lineOne, lineTwo);
 800079a:	4631      	mov	r1, r6
 800079c:	4628      	mov	r0, r5
 800079e:	f7ff fd62 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80007a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007a6:	f000 fcbd 	bl	8001124 <HAL_Delay>
        snprintf(lineOne, sizeof(lineOne), "Player 1's Turn");
 80007aa:	4b7f      	ldr	r3, [pc, #508]	@ (80009a8 <Game_Run+0x4f4>)
 80007ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007ae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
        snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[0]);
 80007b2:	f894 313a 	ldrb.w	r3, [r4, #314]	@ 0x13a
 80007b6:	4a7d      	ldr	r2, [pc, #500]	@ (80009ac <Game_Run+0x4f8>)
 80007b8:	2111      	movs	r1, #17
 80007ba:	4630      	mov	r0, r6
 80007bc:	f003 fc22 	bl	8004004 <sniprintf>
        displayOnLCD(lineOne, lineTwo);
 80007c0:	4631      	mov	r1, r6
 80007c2:	4628      	mov	r0, r5
 80007c4:	f7ff fd4f 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80007c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007cc:	f000 fcaa 	bl	8001124 <HAL_Delay>
        game->info.currentPlayer = 1;
 80007d0:	2301      	movs	r3, #1
 80007d2:	7163      	strb	r3, [r4, #5]
        playerTurn(game);
 80007d4:	4620      	mov	r0, r4
 80007d6:	f7ff fe47 	bl	8000468 <playerTurn>
        if (game->state != GAME_RESULT)
 80007da:	7823      	ldrb	r3, [r4, #0]
 80007dc:	2b06      	cmp	r3, #6
 80007de:	f43f aeb1 	beq.w	8000544 <Game_Run+0x90>
          if(game->info.round > 1)
 80007e2:	f894 3071 	ldrb.w	r3, [r4, #113]	@ 0x71
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d836      	bhi.n	8000858 <Game_Run+0x3a4>
          game->info.sequenceLength++;
 80007ea:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 80007ee:	3301      	adds	r3, #1
 80007f0:	f884 3070 	strb.w	r3, [r4, #112]	@ 0x70
          LCD_Cls();
 80007f4:	f000 fb88 	bl	8000f08 <LCD_Cls>
          snprintf(lineOne, sizeof(lineOne), "Player 2's Turn");
 80007f8:	4d68      	ldr	r5, [pc, #416]	@ (800099c <Game_Run+0x4e8>)
 80007fa:	4b6d      	ldr	r3, [pc, #436]	@ (80009b0 <Game_Run+0x4fc>)
 80007fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007fe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
          snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[1]);
 8000802:	4e68      	ldr	r6, [pc, #416]	@ (80009a4 <Game_Run+0x4f0>)
 8000804:	f894 313b 	ldrb.w	r3, [r4, #315]	@ 0x13b
 8000808:	4a68      	ldr	r2, [pc, #416]	@ (80009ac <Game_Run+0x4f8>)
 800080a:	2111      	movs	r1, #17
 800080c:	4630      	mov	r0, r6
 800080e:	f003 fbf9 	bl	8004004 <sniprintf>
          displayOnLCD(lineOne, lineTwo);
 8000812:	4631      	mov	r1, r6
 8000814:	4628      	mov	r0, r5
 8000816:	f7ff fd26 	bl	8000266 <displayOnLCD>
          HAL_Delay(500);  //wait 1/2 second
 800081a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800081e:	f000 fc81 	bl	8001124 <HAL_Delay>
          game->info.currentPlayer = 2;
 8000822:	2302      	movs	r3, #2
 8000824:	7163      	strb	r3, [r4, #5]
          playerTurn(game);
 8000826:	4620      	mov	r0, r4
 8000828:	f7ff fe1e 	bl	8000468 <playerTurn>
          if(game->state != GAME_RESULT)
 800082c:	7823      	ldrb	r3, [r4, #0]
 800082e:	2b06      	cmp	r3, #6
 8000830:	f43f ae88 	beq.w	8000544 <Game_Run+0x90>
            compareSequences(game);
 8000834:	4620      	mov	r0, r4
 8000836:	f7ff fd2c 	bl	8000292 <compareSequences>
            if(game->state != GAME_RESULT)
 800083a:	7823      	ldrb	r3, [r4, #0]
 800083c:	2b06      	cmp	r3, #6
 800083e:	f43f ae81 	beq.w	8000544 <Game_Run+0x90>
              game->info.round++;
 8000842:	f894 3071 	ldrb.w	r3, [r4, #113]	@ 0x71
 8000846:	3301      	adds	r3, #1
 8000848:	f884 3071 	strb.w	r3, [r4, #113]	@ 0x71
              game->info.sequenceLength++;
 800084c:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000850:	3301      	adds	r3, #1
 8000852:	f884 3070 	strb.w	r3, [r4, #112]	@ 0x70
 8000856:	e675      	b.n	8000544 <Game_Run+0x90>
            compareSequences(game);
 8000858:	4620      	mov	r0, r4
 800085a:	f7ff fd1a 	bl	8000292 <compareSequences>
            if(game->state != GAME_RESULT)
 800085e:	7823      	ldrb	r3, [r4, #0]
 8000860:	2b06      	cmp	r3, #6
 8000862:	d0c2      	beq.n	80007ea <Game_Run+0x336>
            { game->info.playerScores[0]++; }
 8000864:	f894 313a 	ldrb.w	r3, [r4, #314]	@ 0x13a
 8000868:	3301      	adds	r3, #1
 800086a:	f884 313a 	strb.w	r3, [r4, #314]	@ 0x13a
 800086e:	e7bc      	b.n	80007ea <Game_Run+0x336>
        LCD_Cls();
 8000870:	f000 fb4a 	bl	8000f08 <LCD_Cls>
        if (game->info.numPlayers == 1 )
 8000874:	7923      	ldrb	r3, [r4, #4]
 8000876:	2b01      	cmp	r3, #1
 8000878:	d037      	beq.n	80008ea <Game_Run+0x436>
          snprintf(lineOne, sizeof(lineOne), "Game Over!");
 800087a:	4a4e      	ldr	r2, [pc, #312]	@ (80009b4 <Game_Run+0x500>)
 800087c:	4b47      	ldr	r3, [pc, #284]	@ (800099c <Game_Run+0x4e8>)
 800087e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000880:	c303      	stmia	r3!, {r0, r1}
 8000882:	f823 2b02 	strh.w	r2, [r3], #2
 8000886:	0c12      	lsrs	r2, r2, #16
 8000888:	701a      	strb	r2, [r3, #0]
          if(game->info.playerScores[0] > game->info.playerScores[1])
 800088a:	f894 213a 	ldrb.w	r2, [r4, #314]	@ 0x13a
 800088e:	f894 313b 	ldrb.w	r3, [r4, #315]	@ 0x13b
 8000892:	429a      	cmp	r2, r3
 8000894:	d843      	bhi.n	800091e <Game_Run+0x46a>
          else if(game->info.playerScores[0] < game->info.playerScores[1])
 8000896:	429a      	cmp	r2, r3
 8000898:	d247      	bcs.n	800092a <Game_Run+0x476>
            snprintf(lineTwo, sizeof(lineTwo), "Player 2 Wins");
 800089a:	4b47      	ldr	r3, [pc, #284]	@ (80009b8 <Game_Run+0x504>)
 800089c:	4d41      	ldr	r5, [pc, #260]	@ (80009a4 <Game_Run+0x4f0>)
 800089e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008a0:	c507      	stmia	r5!, {r0, r1, r2}
 80008a2:	802b      	strh	r3, [r5, #0]
          displayOnLCD(lineOne, lineTwo);
 80008a4:	4e3f      	ldr	r6, [pc, #252]	@ (80009a4 <Game_Run+0x4f0>)
 80008a6:	4d3d      	ldr	r5, [pc, #244]	@ (800099c <Game_Run+0x4e8>)
 80008a8:	4631      	mov	r1, r6
 80008aa:	4628      	mov	r0, r5
 80008ac:	f7ff fcdb 	bl	8000266 <displayOnLCD>
          HAL_Delay(2000);  //wait 1 second
 80008b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008b4:	f000 fc36 	bl	8001124 <HAL_Delay>
          snprintf(lineOne, sizeof(lineOne), "P1 Score: %d", game->info.playerScores[0]);
 80008b8:	f894 313a 	ldrb.w	r3, [r4, #314]	@ 0x13a
 80008bc:	4a3f      	ldr	r2, [pc, #252]	@ (80009bc <Game_Run+0x508>)
 80008be:	2111      	movs	r1, #17
 80008c0:	4628      	mov	r0, r5
 80008c2:	f003 fb9f 	bl	8004004 <sniprintf>
          snprintf(lineTwo, sizeof(lineTwo), "P2 Score: %d", game->info.playerScores[1]);
 80008c6:	f894 313b 	ldrb.w	r3, [r4, #315]	@ 0x13b
 80008ca:	4a3d      	ldr	r2, [pc, #244]	@ (80009c0 <Game_Run+0x50c>)
 80008cc:	2111      	movs	r1, #17
 80008ce:	4630      	mov	r0, r6
 80008d0:	f003 fb98 	bl	8004004 <sniprintf>
          displayOnLCD(lineOne, lineTwo);
 80008d4:	4631      	mov	r1, r6
 80008d6:	4628      	mov	r0, r5
 80008d8:	f7ff fcc5 	bl	8000266 <displayOnLCD>
          HAL_Delay(2000);  //wait 2 seconds
 80008dc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008e0:	f000 fc20 	bl	8001124 <HAL_Delay>
        game->state = PLAY_AGAIN;
 80008e4:	2307      	movs	r3, #7
 80008e6:	7023      	strb	r3, [r4, #0]
        break;
 80008e8:	e62c      	b.n	8000544 <Game_Run+0x90>
          snprintf(lineOne, sizeof(lineOne), "Game Over!");
 80008ea:	4d2c      	ldr	r5, [pc, #176]	@ (800099c <Game_Run+0x4e8>)
 80008ec:	4a31      	ldr	r2, [pc, #196]	@ (80009b4 <Game_Run+0x500>)
 80008ee:	462b      	mov	r3, r5
 80008f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80008f2:	c303      	stmia	r3!, {r0, r1}
 80008f4:	f823 2b02 	strh.w	r2, [r3], #2
 80008f8:	0c12      	lsrs	r2, r2, #16
 80008fa:	701a      	strb	r2, [r3, #0]
          snprintf(lineTwo, sizeof(lineTwo), "P1 Score: %d", game->info.playerScores[0]);
 80008fc:	4e29      	ldr	r6, [pc, #164]	@ (80009a4 <Game_Run+0x4f0>)
 80008fe:	f894 313a 	ldrb.w	r3, [r4, #314]	@ 0x13a
 8000902:	4a2e      	ldr	r2, [pc, #184]	@ (80009bc <Game_Run+0x508>)
 8000904:	2111      	movs	r1, #17
 8000906:	4630      	mov	r0, r6
 8000908:	f003 fb7c 	bl	8004004 <sniprintf>
          displayOnLCD(lineOne, lineTwo);
 800090c:	4631      	mov	r1, r6
 800090e:	4628      	mov	r0, r5
 8000910:	f7ff fca9 	bl	8000266 <displayOnLCD>
          HAL_Delay(2000);  //wait 2 seconds
 8000914:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000918:	f000 fc04 	bl	8001124 <HAL_Delay>
 800091c:	e7e2      	b.n	80008e4 <Game_Run+0x430>
            snprintf(lineTwo, sizeof(lineTwo), "Player 1 Wins");
 800091e:	4b29      	ldr	r3, [pc, #164]	@ (80009c4 <Game_Run+0x510>)
 8000920:	4d20      	ldr	r5, [pc, #128]	@ (80009a4 <Game_Run+0x4f0>)
 8000922:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000924:	c507      	stmia	r5!, {r0, r1, r2}
 8000926:	802b      	strh	r3, [r5, #0]
 8000928:	e7bc      	b.n	80008a4 <Game_Run+0x3f0>
            snprintf(lineTwo, sizeof(lineTwo), "Players Tied");
 800092a:	4b27      	ldr	r3, [pc, #156]	@ (80009c8 <Game_Run+0x514>)
 800092c:	4d1d      	ldr	r5, [pc, #116]	@ (80009a4 <Game_Run+0x4f0>)
 800092e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000930:	c507      	stmia	r5!, {r0, r1, r2}
 8000932:	702b      	strb	r3, [r5, #0]
 8000934:	e7b6      	b.n	80008a4 <Game_Run+0x3f0>
        LCD_Cls();
 8000936:	f000 fae7 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Play Again?");
 800093a:	4e18      	ldr	r6, [pc, #96]	@ (800099c <Game_Run+0x4e8>)
 800093c:	4b23      	ldr	r3, [pc, #140]	@ (80009cc <Game_Run+0x518>)
 800093e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000942:	e886 0007 	stmia.w	r6, {r0, r1, r2}
        snprintf(lineTwo, sizeof(lineTwo), "Push to Start");
 8000946:	4f17      	ldr	r7, [pc, #92]	@ (80009a4 <Game_Run+0x4f0>)
 8000948:	4b21      	ldr	r3, [pc, #132]	@ (80009d0 <Game_Run+0x51c>)
 800094a:	463d      	mov	r5, r7
 800094c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800094e:	c507      	stmia	r5!, {r0, r1, r2}
 8000950:	802b      	strh	r3, [r5, #0]
        displayOnLCD(lineOne, lineTwo);
 8000952:	4639      	mov	r1, r7
 8000954:	4630      	mov	r0, r6
 8000956:	f7ff fc86 	bl	8000266 <displayOnLCD>
        game->state = START;
 800095a:	2301      	movs	r3, #1
 800095c:	7023      	strb	r3, [r4, #0]
        buttonTimer = 0; 
 800095e:	2300      	movs	r3, #0
 8000960:	4a1c      	ldr	r2, [pc, #112]	@ (80009d4 <Game_Run+0x520>)
 8000962:	6013      	str	r3, [r2, #0]
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000964:	4a1c      	ldr	r2, [pc, #112]	@ (80009d8 <Game_Run+0x524>)
 8000966:	6812      	ldr	r2, [r2, #0]
 8000968:	6253      	str	r3, [r2, #36]	@ 0x24
        break;
 800096a:	e5eb      	b.n	8000544 <Game_Run+0x90>
        LCD_Cls();
 800096c:	f000 facc 	bl	8000f08 <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "");
 8000970:	480a      	ldr	r0, [pc, #40]	@ (800099c <Game_Run+0x4e8>)
 8000972:	2300      	movs	r3, #0
 8000974:	7003      	strb	r3, [r0, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 8000976:	490b      	ldr	r1, [pc, #44]	@ (80009a4 <Game_Run+0x4f0>)
 8000978:	700b      	strb	r3, [r1, #0]
        displayOnLCD(lineOne, lineTwo);
 800097a:	f7ff fc74 	bl	8000266 <displayOnLCD>
        game->state = WAKE_UP;
 800097e:	2309      	movs	r3, #9
 8000980:	7023      	strb	r3, [r4, #0]
        break;
 8000982:	e5df      	b.n	8000544 <Game_Run+0x90>
        if (Joystick_Pressed(joystick)) 
 8000984:	4608      	mov	r0, r1
 8000986:	f000 fa13 	bl	8000db0 <Joystick_Pressed>
 800098a:	2800      	cmp	r0, #0
 800098c:	f43f adda 	beq.w	8000544 <Game_Run+0x90>
        { game->state = WELCOME;  } 
 8000990:	2300      	movs	r3, #0
 8000992:	7023      	strb	r3, [r4, #0]
 8000994:	e5d6      	b.n	8000544 <Game_Run+0x90>
        game->state = SLEEP;
 8000996:	2308      	movs	r3, #8
 8000998:	7003      	strb	r3, [r0, #0]
}
 800099a:	e5d3      	b.n	8000544 <Game_Run+0x90>
 800099c:	200000ac 	.word	0x200000ac
 80009a0:	08005534 	.word	0x08005534
 80009a4:	20000098 	.word	0x20000098
 80009a8:	0800556c 	.word	0x0800556c
 80009ac:	08005560 	.word	0x08005560
 80009b0:	0800557c 	.word	0x0800557c
 80009b4:	0800558c 	.word	0x0800558c
 80009b8:	080055b8 	.word	0x080055b8
 80009bc:	08005598 	.word	0x08005598
 80009c0:	080055d8 	.word	0x080055d8
 80009c4:	080055a8 	.word	0x080055a8
 80009c8:	080055c8 	.word	0x080055c8
 80009cc:	080055e8 	.word	0x080055e8
 80009d0:	080055f4 	.word	0x080055f4
 80009d4:	200000d0 	.word	0x200000d0
 80009d8:	20000158 	.word	0x20000158

080009dc <HAL_TIM_PeriodElapsedCallback>:
 * @brief  Timer period elapsed callback.
 * @param  htim: Pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009dc:	b508      	push	{r3, lr}
  static char msg[500];
    if (htim->Instance == TIM2)
 80009de:	6803      	ldr	r3, [r0, #0]
 80009e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009e4:	d000      	beq.n	80009e8 <HAL_TIM_PeriodElapsedCallback+0xc>
      { yellowButtonPressed = 1; }
      
      if(HAL_GPIO_ReadPin(GreenButton_GPIO_Port, GreenButton_Pin) == GPIO_PIN_RESET && greenButtonPressed == 0)
      { greenButtonPressed = 1; }
    }
 80009e6:	bd08      	pop	{r3, pc}
      buttonTimer++;  
 80009e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a58 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80009ea:	6813      	ldr	r3, [r2, #0]
 80009ec:	3301      	adds	r3, #1
 80009ee:	6013      	str	r3, [r2, #0]
      if(HAL_GPIO_ReadPin(RedButton_GPIO_Port, RedButton_Pin) == GPIO_PIN_RESET && redButtonPressed == 0)
 80009f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009f4:	4819      	ldr	r0, [pc, #100]	@ (8000a5c <HAL_TIM_PeriodElapsedCallback+0x80>)
 80009f6:	f001 fa1f 	bl	8001e38 <HAL_GPIO_ReadPin>
 80009fa:	b928      	cbnz	r0, 8000a08 <HAL_TIM_PeriodElapsedCallback+0x2c>
 80009fc:	4b18      	ldr	r3, [pc, #96]	@ (8000a60 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	b913      	cbnz	r3, 8000a08 <HAL_TIM_PeriodElapsedCallback+0x2c>
      { redButtonPressed = 1; }
 8000a02:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	601a      	str	r2, [r3, #0]
      if(HAL_GPIO_ReadPin(BlueButton_GPIO_Port, BlueButton_Pin) == GPIO_PIN_RESET && blueButtonPressed == 0)
 8000a08:	2110      	movs	r1, #16
 8000a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a0e:	f001 fa13 	bl	8001e38 <HAL_GPIO_ReadPin>
 8000a12:	b928      	cbnz	r0, 8000a20 <HAL_TIM_PeriodElapsedCallback+0x44>
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	b913      	cbnz	r3, 8000a20 <HAL_TIM_PeriodElapsedCallback+0x44>
      { blueButtonPressed = 1; }
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	601a      	str	r2, [r3, #0]
      if(HAL_GPIO_ReadPin(YellowButtonm_GPIO_Port, YellowButtonm_Pin) == GPIO_PIN_RESET && yellowButtonPressed == 0)
 8000a20:	2140      	movs	r1, #64	@ 0x40
 8000a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a26:	f001 fa07 	bl	8001e38 <HAL_GPIO_ReadPin>
 8000a2a:	b928      	cbnz	r0, 8000a38 <HAL_TIM_PeriodElapsedCallback+0x5c>
 8000a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a68 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	b913      	cbnz	r3, 8000a38 <HAL_TIM_PeriodElapsedCallback+0x5c>
      { yellowButtonPressed = 1; }
 8000a32:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	601a      	str	r2, [r3, #0]
      if(HAL_GPIO_ReadPin(GreenButton_GPIO_Port, GreenButton_Pin) == GPIO_PIN_RESET && greenButtonPressed == 0)
 8000a38:	2120      	movs	r1, #32
 8000a3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3e:	f001 f9fb 	bl	8001e38 <HAL_GPIO_ReadPin>
 8000a42:	2800      	cmp	r0, #0
 8000a44:	d1cf      	bne.n	80009e6 <HAL_TIM_PeriodElapsedCallback+0xa>
 8000a46:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d1cb      	bne.n	80009e6 <HAL_TIM_PeriodElapsedCallback+0xa>
      { greenButtonPressed = 1; }
 8000a4e:	4b07      	ldr	r3, [pc, #28]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	e7c7      	b.n	80009e6 <HAL_TIM_PeriodElapsedCallback+0xa>
 8000a56:	bf00      	nop
 8000a58:	200000d0 	.word	0x200000d0
 8000a5c:	48000800 	.word	0x48000800
 8000a60:	200000cc 	.word	0x200000cc
 8000a64:	200000c8 	.word	0x200000c8
 8000a68:	200000c4 	.word	0x200000c4
 8000a6c:	200000c0 	.word	0x200000c0

08000a70 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a70:	b500      	push	{lr}
 8000a72:	b087      	sub	sp, #28

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a74:	2300      	movs	r3, #0
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	9301      	str	r3, [sp, #4]
 8000a7a:	9302      	str	r3, [sp, #8]
 8000a7c:	9303      	str	r3, [sp, #12]
 8000a7e:	9304      	str	r3, [sp, #16]
 8000a80:	9305      	str	r3, [sp, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a82:	4819      	ldr	r0, [pc, #100]	@ (8000ae8 <MX_ADC1_Init+0x78>)
 8000a84:	4a19      	ldr	r2, [pc, #100]	@ (8000aec <MX_ADC1_Init+0x7c>)
 8000a86:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a88:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a8a:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a8c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a8e:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a90:	2204      	movs	r2, #4
 8000a92:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a94:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a96:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000a98:	2201      	movs	r2, #1
 8000a9a:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a9c:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000aa0:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000aa2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000aa4:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000aa8:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000aaa:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000aae:	f000 fb7b 	bl	80011a8 <HAL_ADC_Init>
 8000ab2:	b990      	cbnz	r0, 8000ada <MX_ADC1_Init+0x6a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8000af0 <MX_ADC1_Init+0x80>)
 8000ab6:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ab8:	2306      	movs	r3, #6
 8000aba:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000abc:	2300      	movs	r3, #0
 8000abe:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ac0:	227f      	movs	r2, #127	@ 0x7f
 8000ac2:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ac4:	2204      	movs	r2, #4
 8000ac6:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8000ac8:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aca:	4669      	mov	r1, sp
 8000acc:	4806      	ldr	r0, [pc, #24]	@ (8000ae8 <MX_ADC1_Init+0x78>)
 8000ace:	f000 fcb5 	bl	800143c <HAL_ADC_ConfigChannel>
 8000ad2:	b928      	cbnz	r0, 8000ae0 <MX_ADC1_Init+0x70>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ad4:	b007      	add	sp, #28
 8000ad6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000ada:	f000 fa2d 	bl	8000f38 <Error_Handler>
 8000ade:	e7e9      	b.n	8000ab4 <MX_ADC1_Init+0x44>
    Error_Handler();
 8000ae0:	f000 fa2a 	bl	8000f38 <Error_Handler>
}
 8000ae4:	e7f6      	b.n	8000ad4 <MX_ADC1_Init+0x64>
 8000ae6:	bf00      	nop
 8000ae8:	200000d4 	.word	0x200000d4
 8000aec:	50040000 	.word	0x50040000
 8000af0:	1d500080 	.word	0x1d500080

08000af4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000af4:	b510      	push	{r4, lr}
 8000af6:	b09c      	sub	sp, #112	@ 0x70
 8000af8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afa:	2100      	movs	r1, #0
 8000afc:	9117      	str	r1, [sp, #92]	@ 0x5c
 8000afe:	9118      	str	r1, [sp, #96]	@ 0x60
 8000b00:	9119      	str	r1, [sp, #100]	@ 0x64
 8000b02:	911a      	str	r1, [sp, #104]	@ 0x68
 8000b04:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b06:	2250      	movs	r2, #80	@ 0x50
 8000b08:	a803      	add	r0, sp, #12
 8000b0a:	f003 faf5 	bl	80040f8 <memset>
  if(adcHandle->Instance==ADC1)
 8000b0e:	6822      	ldr	r2, [r4, #0]
 8000b10:	4b1e      	ldr	r3, [pc, #120]	@ (8000b8c <HAL_ADC_MspInit+0x98>)
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d001      	beq.n	8000b1a <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b16:	b01c      	add	sp, #112	@ 0x70
 8000b18:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b1e:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8000b20:	2306      	movs	r3, #6
 8000b22:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000b24:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b28:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8000b2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b2e:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000b30:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000b34:	9307      	str	r3, [sp, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8000b36:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b3a:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000b3c:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b3e:	a803      	add	r0, sp, #12
 8000b40:	f002 f855 	bl	8002bee <HAL_RCCEx_PeriphCLKConfig>
 8000b44:	b9f8      	cbnz	r0, 8000b86 <HAL_ADC_MspInit+0x92>
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000b50:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b54:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000b58:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000b5a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b5c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b5e:	f042 0201 	orr.w	r2, r2, #1
 8000b62:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000b6c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = JoyStick_X_Pin|JoyStick_Y_Pin;
 8000b6e:	230c      	movs	r3, #12
 8000b70:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b72:	2303      	movs	r3, #3
 8000b74:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	9319      	str	r3, [sp, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7a:	a917      	add	r1, sp, #92	@ 0x5c
 8000b7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b80:	f001 f880 	bl	8001c84 <HAL_GPIO_Init>
}
 8000b84:	e7c7      	b.n	8000b16 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8000b86:	f000 f9d7 	bl	8000f38 <Error_Handler>
 8000b8a:	e7dc      	b.n	8000b46 <HAL_ADC_MspInit+0x52>
 8000b8c:	50040000 	.word	0x50040000

08000b90 <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_DM
     PA12   ------> USB_DP
*/
void MX_GPIO_Init(void)
{
 8000b90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b94:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b96:	ad05      	add	r5, sp, #20
 8000b98:	2400      	movs	r4, #0
 8000b9a:	9405      	str	r4, [sp, #20]
 8000b9c:	9406      	str	r4, [sp, #24]
 8000b9e:	9407      	str	r4, [sp, #28]
 8000ba0:	9408      	str	r4, [sp, #32]
 8000ba2:	9409      	str	r4, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ba8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000baa:	f042 0204 	orr.w	r2, r2, #4
 8000bae:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000bb0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bb2:	f002 0204 	and.w	r2, r2, #4
 8000bb6:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8000bb8:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000bba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bbc:	f042 0201 	orr.w	r2, r2, #1
 8000bc0:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000bc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bc4:	f002 0201 	and.w	r2, r2, #1
 8000bc8:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8000bca:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000bcc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bce:	f042 0202 	orr.w	r2, r2, #2
 8000bd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000bd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bd6:	f002 0202 	and.w	r2, r2, #2
 8000bda:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000bdc:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000bde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000be0:	f042 0210 	orr.w	r2, r2, #16
 8000be4:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be8:	f003 0310 	and.w	r3, r3, #16
 8000bec:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000bee:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000bf0:	4f36      	ldr	r7, [pc, #216]	@ (8000ccc <MX_GPIO_Init+0x13c>)
 8000bf2:	4622      	mov	r2, r4
 8000bf4:	212f      	movs	r1, #47	@ 0x2f
 8000bf6:	4638      	mov	r0, r7
 8000bf8:	f001 f925 	bl	8001e46 <HAL_GPIO_WritePin>
                          |LEDB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8000bfc:	4622      	mov	r2, r4
 8000bfe:	2103      	movs	r1, #3
 8000c00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c04:	f001 f91f 	bl	8001e46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDY_Pin|LEDR_Pin, GPIO_PIN_RESET);
 8000c08:	f8df 90c4 	ldr.w	r9, [pc, #196]	@ 8000cd0 <MX_GPIO_Init+0x140>
 8000c0c:	4622      	mov	r2, r4
 8000c0e:	f640 0104 	movw	r1, #2052	@ 0x804
 8000c12:	4648      	mov	r0, r9
 8000c14:	f001 f917 	bl	8001e46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 8000c18:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8000cd4 <MX_GPIO_Init+0x144>
 8000c1c:	4622      	mov	r2, r4
 8000c1e:	2110      	movs	r1, #16
 8000c20:	4640      	mov	r0, r8
 8000c22:	f001 f910 	bl	8001e46 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           LEDB_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000c26:	232f      	movs	r3, #47	@ 0x2f
 8000c28:	9305      	str	r3, [sp, #20]
                          |LEDB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2a:	2601      	movs	r6, #1
 8000c2c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c30:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c32:	4629      	mov	r1, r5
 8000c34:	4638      	mov	r0, r7
 8000c36:	f001 f825 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	4629      	mov	r1, r5
 8000c46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c4a:	f001 f81b 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : BlueButton_Pin GreenButton_Pin YellowButtonm_Pin */
  GPIO_InitStruct.Pin = BlueButton_Pin|GreenButton_Pin|YellowButtonm_Pin;
 8000c4e:	2370      	movs	r3, #112	@ 0x70
 8000c50:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c52:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	4629      	mov	r1, r5
 8000c58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c5c:	f001 f812 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDY_Pin LEDR_Pin */
  GPIO_InitStruct.Pin = LEDY_Pin|LEDR_Pin;
 8000c60:	f640 0304 	movw	r3, #2052	@ 0x804
 8000c64:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c66:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6c:	4629      	mov	r1, r5
 8000c6e:	4648      	mov	r0, r9
 8000c70:	f001 f808 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEDG_Pin */
  GPIO_InitStruct.Pin = LEDG_Pin;
 8000c74:	2310      	movs	r3, #16
 8000c76:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LEDG_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	4629      	mov	r1, r5
 8000c80:	4640      	mov	r0, r8
 8000c82:	f000 ffff 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : JoyStick_SW_Pin */
  GPIO_InitStruct.Pin = JoyStick_SW_Pin;
 8000c86:	2340      	movs	r3, #64	@ 0x40
 8000c88:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c8a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c8c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(JoyStick_SW_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	4629      	mov	r1, r5
 8000c90:	4638      	mov	r0, r7
 8000c92:	f000 fff7 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000c96:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c9a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000ca4:	230a      	movs	r3, #10
 8000ca6:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	4629      	mov	r1, r5
 8000caa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cae:	f000 ffe9 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : RedButton_Pin */
  GPIO_InitStruct.Pin = RedButton_Pin;
 8000cb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cb6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(RedButton_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	4629      	mov	r1, r5
 8000cbe:	4638      	mov	r0, r7
 8000cc0:	f000 ffe0 	bl	8001c84 <HAL_GPIO_Init>

}
 8000cc4:	b00b      	add	sp, #44	@ 0x2c
 8000cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000cca:	bf00      	nop
 8000ccc:	48000800 	.word	0x48000800
 8000cd0:	48000400 	.word	0x48000400
 8000cd4:	48001000 	.word	0x48001000

08000cd8 <Read_ADC_Channel>:
 * Read ADC channel and return averaged value
 * @param hadc Pointer to ADC handle
 * @param channel ADC channel to read
 */
static uint16_t Read_ADC_Channel(ADC_HandleTypeDef* hadc, uint32_t channel)
{
 8000cd8:	b570      	push	{r4, r5, r6, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	4604      	mov	r4, r0
    ADC_ChannelConfTypeDef sConfig = {0};
 8000cde:	2600      	movs	r6, #0
 8000ce0:	9600      	str	r6, [sp, #0]
 8000ce2:	9601      	str	r6, [sp, #4]
 8000ce4:	9602      	str	r6, [sp, #8]
 8000ce6:	9603      	str	r6, [sp, #12]
 8000ce8:	9604      	str	r6, [sp, #16]
 8000cea:	9605      	str	r6, [sp, #20]
    sConfig.Channel = channel;
 8000cec:	9100      	str	r1, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cee:	2206      	movs	r2, #6
 8000cf0:	9201      	str	r2, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000cf2:	9202      	str	r2, [sp, #8]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000cf4:	4669      	mov	r1, sp
 8000cf6:	f000 fba1 	bl	800143c <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;

    for (int i = 0; i < ADC_SAMPLES; i++)
 8000cfa:	4635      	mov	r5, r6
 8000cfc:	e003      	b.n	8000d06 <Read_ADC_Channel+0x2e>
    {
        HAL_ADC_Start(hadc);
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
            sum += HAL_ADC_GetValue(hadc);
        HAL_ADC_Stop(hadc);
 8000cfe:	4620      	mov	r0, r4
 8000d00:	f000 ff22 	bl	8001b48 <HAL_ADC_Stop>
    for (int i = 0; i < ADC_SAMPLES; i++)
 8000d04:	3501      	adds	r5, #1
 8000d06:	2d0f      	cmp	r5, #15
 8000d08:	dc0d      	bgt.n	8000d26 <Read_ADC_Channel+0x4e>
        HAL_ADC_Start(hadc);
 8000d0a:	4620      	mov	r0, r4
 8000d0c:	f000 fe96 	bl	8001a3c <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 8000d10:	210a      	movs	r1, #10
 8000d12:	4620      	mov	r0, r4
 8000d14:	f000 fb34 	bl	8001380 <HAL_ADC_PollForConversion>
 8000d18:	2800      	cmp	r0, #0
 8000d1a:	d1f0      	bne.n	8000cfe <Read_ADC_Channel+0x26>
            sum += HAL_ADC_GetValue(hadc);
 8000d1c:	4620      	mov	r0, r4
 8000d1e:	f000 fb89 	bl	8001434 <HAL_ADC_GetValue>
 8000d22:	4406      	add	r6, r0
 8000d24:	e7eb      	b.n	8000cfe <Read_ADC_Channel+0x26>
    }

    return (uint16_t)(sum / ADC_SAMPLES);
}
 8000d26:	f3c6 100f 	ubfx	r0, r6, #4, #16
 8000d2a:	b006      	add	sp, #24
 8000d2c:	bd70      	pop	{r4, r5, r6, pc}

08000d2e <Joystick_Init>:
    joystick->hadc = hadc;
 8000d2e:	6001      	str	r1, [r0, #0]
    joystick->xChannel = xChannel;
 8000d30:	6042      	str	r2, [r0, #4]
    joystick->yChannel = yChannel;
 8000d32:	6083      	str	r3, [r0, #8]
    joystick->buttonPort = buttonPort;
 8000d34:	9b00      	ldr	r3, [sp, #0]
 8000d36:	60c3      	str	r3, [r0, #12]
    joystick->buttonPin = buttonPin;
 8000d38:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8000d3c:	8203      	strh	r3, [r0, #16]
}
 8000d3e:	4770      	bx	lr

08000d40 <Joystick_Calibrate>:
/**
 * Calibration: find true center of joystick X at boot
 * @param joystick Pointer to joystick handle
 */
void Joystick_Calibrate(Joystick_HandleTypeDef *joystick)
{
 8000d40:	b570      	push	{r4, r5, r6, lr}
 8000d42:	4606      	mov	r6, r0
    uint32_t sum = 0;

    for (int i = 0; i < 32; i++)
 8000d44:	2400      	movs	r4, #0
    uint32_t sum = 0;
 8000d46:	4625      	mov	r5, r4
    for (int i = 0; i < 32; i++)
 8000d48:	e005      	b.n	8000d56 <Joystick_Calibrate+0x16>
        sum += Read_ADC_Channel(joystick->hadc, joystick->xChannel);
 8000d4a:	6871      	ldr	r1, [r6, #4]
 8000d4c:	6830      	ldr	r0, [r6, #0]
 8000d4e:	f7ff ffc3 	bl	8000cd8 <Read_ADC_Channel>
 8000d52:	4405      	add	r5, r0
    for (int i = 0; i < 32; i++)
 8000d54:	3401      	adds	r4, #1
 8000d56:	2c1f      	cmp	r4, #31
 8000d58:	ddf7      	ble.n	8000d4a <Joystick_Calibrate+0xa>
        
    centerX = sum / 32;
 8000d5a:	096d      	lsrs	r5, r5, #5
 8000d5c:	4b01      	ldr	r3, [pc, #4]	@ (8000d64 <Joystick_Calibrate+0x24>)
 8000d5e:	801d      	strh	r5, [r3, #0]
}
 8000d60:	bd70      	pop	{r4, r5, r6, pc}
 8000d62:	bf00      	nop
 8000d64:	20000138 	.word	0x20000138

08000d68 <Joystick_GetDirection>:
/**
 * Return joystick direction (UP / DOWN / IDLE) with deadzone applied
 * @param joystick Pointer to joystick handle
 */
JoyStickDirection Joystick_GetDirection(Joystick_HandleTypeDef *joystick)
{
 8000d68:	b508      	push	{r3, lr}
    uint16_t joystickX = Read_ADC_Channel(joystick->hadc, joystick->xChannel);
 8000d6a:	6841      	ldr	r1, [r0, #4]
 8000d6c:	6800      	ldr	r0, [r0, #0]
 8000d6e:	f7ff ffb3 	bl	8000cd8 <Read_ADC_Channel>

    int diff = (int)joystickX - (int)centerX;
 8000d72:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <Joystick_GetDirection+0x28>)
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	1ac0      	subs	r0, r0, r3

    if (diff > DEADZONE)
 8000d78:	2850      	cmp	r0, #80	@ 0x50
 8000d7a:	dc04      	bgt.n	8000d86 <Joystick_GetDirection+0x1e>
        return JOY_UP;

    if (diff < -DEADZONE)
 8000d7c:	f110 0f50 	cmn.w	r0, #80	@ 0x50
 8000d80:	db03      	blt.n	8000d8a <Joystick_GetDirection+0x22>
        return JOY_DOWN;

    return JOY_IDLE;
 8000d82:	2000      	movs	r0, #0
}
 8000d84:	bd08      	pop	{r3, pc}
        return JOY_UP;
 8000d86:	2001      	movs	r0, #1
 8000d88:	e7fc      	b.n	8000d84 <Joystick_GetDirection+0x1c>
        return JOY_DOWN;
 8000d8a:	2002      	movs	r0, #2
 8000d8c:	e7fa      	b.n	8000d84 <Joystick_GetDirection+0x1c>
 8000d8e:	bf00      	nop
 8000d90:	20000138 	.word	0x20000138

08000d94 <Joystick_ReadXY>:
 * Read X and Y axes (04095)
 * @param joystick Pointer to joystick handle
 * @param xy Array to store X and Y values
 */
void Joystick_ReadXY(Joystick_HandleTypeDef* joystick, uint16_t* xy)
{
 8000d94:	b538      	push	{r3, r4, r5, lr}
 8000d96:	4604      	mov	r4, r0
 8000d98:	460d      	mov	r5, r1
    xy[0] = Read_ADC_Channel(joystick->hadc, joystick->xChannel); // X-axis
 8000d9a:	6841      	ldr	r1, [r0, #4]
 8000d9c:	6800      	ldr	r0, [r0, #0]
 8000d9e:	f7ff ff9b 	bl	8000cd8 <Read_ADC_Channel>
 8000da2:	8028      	strh	r0, [r5, #0]
    xy[1] = Read_ADC_Channel(joystick->hadc, joystick->yChannel); // Y-axis
 8000da4:	68a1      	ldr	r1, [r4, #8]
 8000da6:	6820      	ldr	r0, [r4, #0]
 8000da8:	f7ff ff96 	bl	8000cd8 <Read_ADC_Channel>
 8000dac:	8068      	strh	r0, [r5, #2]
}
 8000dae:	bd38      	pop	{r3, r4, r5, pc}

08000db0 <Joystick_Pressed>:
 * Check if joystick button is pressed
 * @param joystick Pointer to joystick handle
 * @return 1 if pressed, 0 otherwise
 */
uint8_t Joystick_Pressed(Joystick_HandleTypeDef* joystick)
{
 8000db0:	b538      	push	{r3, r4, r5, lr}
 8000db2:	4604      	mov	r4, r0
    // Check for Active Low and Debounce the button
    if (HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET)
 8000db4:	8a01      	ldrh	r1, [r0, #16]
 8000db6:	68c0      	ldr	r0, [r0, #12]
 8000db8:	f001 f83e 	bl	8001e38 <HAL_GPIO_ReadPin>
 8000dbc:	b110      	cbz	r0, 8000dc4 <Joystick_Pressed+0x14>
        HAL_Delay(20);
        if(HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET) 
        { return 1; }
    }
  
    return 0;
 8000dbe:	2500      	movs	r5, #0
 8000dc0:	4628      	mov	r0, r5
 8000dc2:	bd38      	pop	{r3, r4, r5, pc}
 8000dc4:	4605      	mov	r5, r0
        HAL_Delay(20);
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f000 f9ac 	bl	8001124 <HAL_Delay>
        if(HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET) 
 8000dcc:	8a21      	ldrh	r1, [r4, #16]
 8000dce:	68e0      	ldr	r0, [r4, #12]
 8000dd0:	f001 f832 	bl	8001e38 <HAL_GPIO_ReadPin>
 8000dd4:	2800      	cmp	r0, #0
 8000dd6:	d1f3      	bne.n	8000dc0 <Joystick_Pressed+0x10>
        { return 1; }
 8000dd8:	2501      	movs	r5, #1
 8000dda:	e7f1      	b.n	8000dc0 <Joystick_Pressed+0x10>

08000ddc <Delay_us>:

// Delay functions
void Delay_us(uint8_t delay)
{
	// TO DO:  Check microsecond timer
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000ddc:	4b03      	ldr	r3, [pc, #12]	@ (8000dec <Delay_us+0x10>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	2300      	movs	r3, #0
 8000de2:	6253      	str	r3, [r2, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000de4:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8000de6:	4283      	cmp	r3, r0
 8000de8:	d3fc      	bcc.n	8000de4 <Delay_us+0x8>
}
 8000dea:	4770      	bx	lr
 8000dec:	20000158 	.word	0x20000158

08000df0 <Delay_ms>:

void Delay_ms(uint8_t delay)
{
 8000df0:	b508      	push	{r3, lr}
	HAL_Delay(delay);
 8000df2:	f000 f997 	bl	8001124 <HAL_Delay>
}
 8000df6:	bd08      	pop	{r3, pc}

08000df8 <LCD_strobe>:

// Send strobe to LCD via E line
void LCD_strobe(void)
{
 8000df8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e02:	f001 f820 	bl	8001e46 <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 8000e06:	2014      	movs	r0, #20
 8000e08:	f7ff ffe8 	bl	8000ddc <Delay_us>
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2102      	movs	r1, #2
 8000e10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e14:	f001 f817 	bl	8001e46 <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 8000e18:	2014      	movs	r0, #20
 8000e1a:	f7ff ffdf 	bl	8000ddc <Delay_us>
}
 8000e1e:	bd08      	pop	{r3, pc}

08000e20 <LCD_send_4bit>:

// Send low nibble of cmd to LCD via 4bit bus
void LCD_send_4bit(uint8_t cmd)
{
 8000e20:	b538      	push	{r3, r4, r5, lr}
 8000e22:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(GPIOC, pin_DB4, cmd & (1<<0) ? Bit_SET : Bit_RESET);
 8000e24:	4d0d      	ldr	r5, [pc, #52]	@ (8000e5c <LCD_send_4bit+0x3c>)
 8000e26:	f000 0201 	and.w	r2, r0, #1
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	4628      	mov	r0, r5
 8000e2e:	f001 f80a 	bl	8001e46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB5, cmd & (1<<1) ? Bit_SET : Bit_RESET);
 8000e32:	f3c4 0240 	ubfx	r2, r4, #1, #1
 8000e36:	2102      	movs	r1, #2
 8000e38:	4628      	mov	r0, r5
 8000e3a:	f001 f804 	bl	8001e46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB6, cmd & (1<<2) ? Bit_SET : Bit_RESET);
 8000e3e:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8000e42:	2104      	movs	r1, #4
 8000e44:	4628      	mov	r0, r5
 8000e46:	f000 fffe 	bl	8001e46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB7, cmd & (1<<3) ? Bit_SET : Bit_RESET);
 8000e4a:	f3c4 02c0 	ubfx	r2, r4, #3, #1
 8000e4e:	2108      	movs	r1, #8
 8000e50:	4628      	mov	r0, r5
 8000e52:	f000 fff8 	bl	8001e46 <HAL_GPIO_WritePin>
	LCD_strobe();
 8000e56:	f7ff ffcf 	bl	8000df8 <LCD_strobe>
}
 8000e5a:	bd38      	pop	{r3, r4, r5, pc}
 8000e5c:	48000800 	.word	0x48000800

08000e60 <LCD_cmd_4bit>:

// Send command to LCD via 4bit bus
void LCD_cmd_4bit(uint8_t cmd)
{
 8000e60:	b510      	push	{r4, lr}
 8000e62:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	2101      	movs	r1, #1
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e6c:	f000 ffeb 	bl	8001e46 <HAL_GPIO_WritePin>
    LCD_send_4bit(cmd>>4); // send high nibble
 8000e70:	0920      	lsrs	r0, r4, #4
 8000e72:	f7ff ffd5 	bl	8000e20 <LCD_send_4bit>
    LCD_send_4bit(cmd); // send low nibble
 8000e76:	4620      	mov	r0, r4
 8000e78:	f7ff ffd2 	bl	8000e20 <LCD_send_4bit>
    Delay_us(40); 	// typical command takes about 39us
 8000e7c:	2028      	movs	r0, #40	@ 0x28
 8000e7e:	f7ff ffad 	bl	8000ddc <Delay_us>
}
 8000e82:	bd10      	pop	{r4, pc}

08000e84 <LCD_data_4bit>:

// Send data to LCD via 4bit bus
void LCD_data_4bit(uint8_t data)
{
 8000e84:	b510      	push	{r4, lr}
 8000e86:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_SET);
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e90:	f000 ffd9 	bl	8001e46 <HAL_GPIO_WritePin>
    LCD_send_4bit(data>>4);                 // send high nibble
 8000e94:	0920      	lsrs	r0, r4, #4
 8000e96:	f7ff ffc3 	bl	8000e20 <LCD_send_4bit>
    LCD_send_4bit(data);                    // send low nibble
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	f7ff ffc0 	bl	8000e20 <LCD_send_4bit>
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea8:	f000 ffcd 	bl	8001e46 <HAL_GPIO_WritePin>
    Delay_us(44);                           // write data to RAM takes about 43us
 8000eac:	202c      	movs	r0, #44	@ 0x2c
 8000eae:	f7ff ff95 	bl	8000ddc <Delay_us>
}
 8000eb2:	bd10      	pop	{r4, pc}

08000eb4 <LCD_GotoXY>:

// Set cursor position on LCD
// column : Column position
// line   : Line position
void LCD_GotoXY(int column, int line)
{
 8000eb4:	b508      	push	{r3, lr}
	if ((column < 0) && (column > 15))
		column = 0;
	if ((line < 0) && (line > 1))
		line = 0;
    LCD_cmd_4bit((column+(line<<6)) | 0x80);  // Set DDRAM address with coordinates
 8000eb6:	0189      	lsls	r1, r1, #6
 8000eb8:	b2c9      	uxtb	r1, r1
 8000eba:	4408      	add	r0, r1
 8000ebc:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 8000ec0:	b2c0      	uxtb	r0, r0
 8000ec2:	f7ff ffcd 	bl	8000e60 <LCD_cmd_4bit>
}
 8000ec6:	bd08      	pop	{r3, pc}

08000ec8 <LCD_Init>:

// Init LCD to 4bit bus mode
void LCD_Init(void)
{
 8000ec8:	b508      	push	{r3, lr}
	Delay_ms(30);              // must wait >=30us after LCD Vdd rises to 4.5V
 8000eca:	201e      	movs	r0, #30
 8000ecc:	f7ff ff90 	bl	8000df0 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000ed0:	2003      	movs	r0, #3
 8000ed2:	f7ff ffa5 	bl	8000e20 <LCD_send_4bit>
	Delay_ms(5);               // must wait more than 4.1ms
 8000ed6:	2005      	movs	r0, #5
 8000ed8:	f7ff ff8a 	bl	8000df0 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000edc:	2003      	movs	r0, #3
 8000ede:	f7ff ff9f 	bl	8000e20 <LCD_send_4bit>
	Delay_us(150);             // must wait more than 100us
 8000ee2:	2096      	movs	r0, #150	@ 0x96
 8000ee4:	f7ff ff7a 	bl	8000ddc <Delay_us>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f7ff ff99 	bl	8000e20 <LCD_send_4bit>
	LCD_send_4bit(0b00000010); // Function set: 4-bit bus (gotcha!)
 8000eee:	2002      	movs	r0, #2
 8000ef0:	f7ff ff96 	bl	8000e20 <LCD_send_4bit>

	LCD_cmd_4bit(0x28); // LCD Function: 2 Lines, 5x8 matrix
 8000ef4:	2028      	movs	r0, #40	@ 0x28
 8000ef6:	f7ff ffb3 	bl	8000e60 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x0C); // Display control: Display: on, cursor: off
 8000efa:	200c      	movs	r0, #12
 8000efc:	f7ff ffb0 	bl	8000e60 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x06); // Entry mode: increment, shift disabled
 8000f00:	2006      	movs	r0, #6
 8000f02:	f7ff ffad 	bl	8000e60 <LCD_cmd_4bit>
}
 8000f06:	bd08      	pop	{r3, pc}

08000f08 <LCD_Cls>:

// Clear LCD display and set cursor at first position
void LCD_Cls(void)
{
 8000f08:	b508      	push	{r3, lr}
	LCD_cmd_4bit(0x01); // Clear display command
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	f7ff ffa8 	bl	8000e60 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 8000f10:	2002      	movs	r0, #2
 8000f12:	f7ff ff6d 	bl	8000df0 <Delay_ms>
	LCD_cmd_4bit(0x02); // Return Home command
 8000f16:	2002      	movs	r0, #2
 8000f18:	f7ff ffa2 	bl	8000e60 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 8000f1c:	2002      	movs	r0, #2
 8000f1e:	f7ff ff67 	bl	8000df0 <Delay_ms>
}
 8000f22:	bd08      	pop	{r3, pc}

08000f24 <LCD_Print>:

// Send string to LCD
void LCD_Print(char *string)
{
 8000f24:	b510      	push	{r4, lr}
 8000f26:	4604      	mov	r4, r0
    while (*string) { LCD_data_4bit(*string++); }
 8000f28:	e002      	b.n	8000f30 <LCD_Print+0xc>
 8000f2a:	3401      	adds	r4, #1
 8000f2c:	f7ff ffaa 	bl	8000e84 <LCD_data_4bit>
 8000f30:	7820      	ldrb	r0, [r4, #0]
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d1f9      	bne.n	8000f2a <LCD_Print+0x6>
}
 8000f36:	bd10      	pop	{r4, pc}

08000f38 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f38:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <Error_Handler+0x2>

08000f3c <SystemClock_Config>:
{
 8000f3c:	b510      	push	{r4, lr}
 8000f3e:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f40:	ac08      	add	r4, sp, #32
 8000f42:	2248      	movs	r2, #72	@ 0x48
 8000f44:	2100      	movs	r1, #0
 8000f46:	4620      	mov	r0, r4
 8000f48:	f003 f8d6 	bl	80040f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	9301      	str	r3, [sp, #4]
 8000f50:	9302      	str	r3, [sp, #8]
 8000f52:	9303      	str	r3, [sp, #12]
 8000f54:	9304      	str	r3, [sp, #16]
 8000f56:	9305      	str	r3, [sp, #20]
 8000f58:	9306      	str	r3, [sp, #24]
 8000f5a:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 8000f5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f60:	68ca      	ldr	r2, [r1, #12]
 8000f62:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8000f66:	f042 0210 	orr.w	r2, r2, #16
 8000f6a:	60ca      	str	r2, [r1, #12]
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8000f6c:	68ca      	ldr	r2, [r1, #12]
 8000f6e:	f022 0203 	bic.w	r2, r2, #3
 8000f72:	f042 0201 	orr.w	r2, r2, #1
 8000f76:	60ca      	str	r2, [r1, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f78:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8000f7c:	680a      	ldr	r2, [r1, #0]
 8000f7e:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8000f82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000f86:	600a      	str	r2, [r1, #0]
 8000f88:	680a      	ldr	r2, [r1, #0]
 8000f8a:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 8000f8e:	9200      	str	r2, [sp, #0]
 8000f90:	9a00      	ldr	r2, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000f92:	2222      	movs	r2, #34	@ 0x22
 8000f94:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f9a:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa0:	2240      	movs	r2, #64	@ 0x40
 8000fa2:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000fa4:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000fa6:	22a0      	movs	r2, #160	@ 0xa0
 8000fa8:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000faa:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fac:	4620      	mov	r0, r4
 8000fae:	f001 f857 	bl	8002060 <HAL_RCC_OscConfig>
 8000fb2:	b980      	cbnz	r0, 8000fd6 <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000fb4:	236f      	movs	r3, #111	@ 0x6f
 8000fb6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fbe:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc0:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8000fc2:	2280      	movs	r2, #128	@ 0x80
 8000fc4:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000fc6:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fc8:	2101      	movs	r1, #1
 8000fca:	a801      	add	r0, sp, #4
 8000fcc:	f001 fbd4 	bl	8002778 <HAL_RCC_ClockConfig>
 8000fd0:	b918      	cbnz	r0, 8000fda <SystemClock_Config+0x9e>
}
 8000fd2:	b01a      	add	sp, #104	@ 0x68
 8000fd4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000fd6:	f7ff ffaf 	bl	8000f38 <Error_Handler>
    Error_Handler();
 8000fda:	f7ff ffad 	bl	8000f38 <Error_Handler>

08000fde <PeriphCommonClock_Config>:
{
 8000fde:	b510      	push	{r4, lr}
 8000fe0:	b094      	sub	sp, #80	@ 0x50
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe2:	2250      	movs	r2, #80	@ 0x50
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4668      	mov	r0, sp
 8000fe8:	f003 f886 	bl	80040f8 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000fec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff0:	9300      	str	r3, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ff2:	4668      	mov	r0, sp
 8000ff4:	f001 fdfb 	bl	8002bee <HAL_RCCEx_PeriphCLKConfig>
 8000ff8:	b908      	cbnz	r0, 8000ffe <PeriphCommonClock_Config+0x20>
}
 8000ffa:	b014      	add	sp, #80	@ 0x50
 8000ffc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000ffe:	f7ff ff9b 	bl	8000f38 <Error_Handler>
	...

08001004 <main>:
{
 8001004:	b500      	push	{lr}
 8001006:	b0d3      	sub	sp, #332	@ 0x14c
  HAL_Init();
 8001008:	f000 f85e 	bl	80010c8 <HAL_Init>
  SystemClock_Config();
 800100c:	f7ff ff96 	bl	8000f3c <SystemClock_Config>
  PeriphCommonClock_Config();
 8001010:	f7ff ffe5 	bl	8000fde <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8001014:	f7ff fdbc 	bl	8000b90 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001018:	f7ff fd2a 	bl	8000a70 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800101c:	f002 fe12 	bl	8003c44 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001020:	f002 fdb6 	bl	8003b90 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 8001024:	480e      	ldr	r0, [pc, #56]	@ (8001060 <main+0x5c>)
 8001026:	f001 ff8d 	bl	8002f44 <HAL_TIM_Base_Start>
  LCD_Init();
 800102a:	f7ff ff4d 	bl	8000ec8 <LCD_Init>
  LCD_Cls();
 800102e:	f7ff ff6b 	bl	8000f08 <LCD_Cls>
  Joystick_Init(&joystick, &hadc1, ADC_CHANNEL_7, ADC_CHANNEL_8, 
 8001032:	4c0c      	ldr	r4, [pc, #48]	@ (8001064 <main+0x60>)
 8001034:	2340      	movs	r3, #64	@ 0x40
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <main+0x64>)
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	4b0b      	ldr	r3, [pc, #44]	@ (800106c <main+0x68>)
 800103e:	4a0c      	ldr	r2, [pc, #48]	@ (8001070 <main+0x6c>)
 8001040:	490c      	ldr	r1, [pc, #48]	@ (8001074 <main+0x70>)
 8001042:	4620      	mov	r0, r4
 8001044:	f7ff fe73 	bl	8000d2e <Joystick_Init>
  Joystick_Calibrate(&joystick);
 8001048:	4620      	mov	r0, r4
 800104a:	f7ff fe79 	bl	8000d40 <Joystick_Calibrate>
  Game_Init(&play);
 800104e:	a803      	add	r0, sp, #12
 8001050:	f7ff f900 	bl	8000254 <Game_Init>
    Game_Run(&play, &joystick);
 8001054:	4903      	ldr	r1, [pc, #12]	@ (8001064 <main+0x60>)
 8001056:	a803      	add	r0, sp, #12
 8001058:	f7ff fa2c 	bl	80004b4 <Game_Run>
  while (1)
 800105c:	e7fa      	b.n	8001054 <main+0x50>
 800105e:	bf00      	nop
 8001060:	20000158 	.word	0x20000158
 8001064:	2000013c 	.word	0x2000013c
 8001068:	48000800 	.word	0x48000800
 800106c:	21800100 	.word	0x21800100
 8001070:	1d500080 	.word	0x1d500080
 8001074:	200000d4 	.word	0x200000d4

08001078 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <HAL_InitTick+0x48>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	b90b      	cbnz	r3, 8001082 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800107e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001080:	4770      	bx	lr
{
 8001082:	b510      	push	{r4, lr}
 8001084:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001086:	f000 ffdb 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 800108a:	4b0d      	ldr	r3, [pc, #52]	@ (80010c0 <HAL_InitTick+0x48>)
 800108c:	781a      	ldrb	r2, [r3, #0]
 800108e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001092:	fbb3 f3f2 	udiv	r3, r3, r2
 8001096:	fbb0 f0f3 	udiv	r0, r0, r3
 800109a:	f000 fddf 	bl	8001c5c <HAL_SYSTICK_Config>
 800109e:	b968      	cbnz	r0, 80010bc <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a0:	2c0f      	cmp	r4, #15
 80010a2:	d901      	bls.n	80010a8 <HAL_InitTick+0x30>
        status = HAL_ERROR;
 80010a4:	2001      	movs	r0, #1
 80010a6:	e00a      	b.n	80010be <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a8:	2200      	movs	r2, #0
 80010aa:	4621      	mov	r1, r4
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f000 fdc0 	bl	8001c34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010b4:	4b03      	ldr	r3, [pc, #12]	@ (80010c4 <HAL_InitTick+0x4c>)
 80010b6:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80010b8:	2000      	movs	r0, #0
 80010ba:	e000      	b.n	80010be <HAL_InitTick+0x46>
      status = HAL_ERROR;
 80010bc:	2001      	movs	r0, #1
}
 80010be:	bd10      	pop	{r4, pc}
 80010c0:	20000008 	.word	0x20000008
 80010c4:	2000000c 	.word	0x2000000c

080010c8 <HAL_Init>:
{
 80010c8:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ca:	4a09      	ldr	r2, [pc, #36]	@ (80010f0 <HAL_Init+0x28>)
 80010cc:	6813      	ldr	r3, [r2, #0]
 80010ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d4:	2003      	movs	r0, #3
 80010d6:	f000 fd9b 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010da:	2000      	movs	r0, #0
 80010dc:	f7ff ffcc 	bl	8001078 <HAL_InitTick>
 80010e0:	b110      	cbz	r0, 80010e8 <HAL_Init+0x20>
    status = HAL_ERROR;
 80010e2:	2401      	movs	r4, #1
}
 80010e4:	4620      	mov	r0, r4
 80010e6:	bd10      	pop	{r4, pc}
 80010e8:	4604      	mov	r4, r0
    HAL_MspInit();
 80010ea:	f000 feb1 	bl	8001e50 <HAL_MspInit>
 80010ee:	e7f9      	b.n	80010e4 <HAL_Init+0x1c>
 80010f0:	58004000 	.word	0x58004000

080010f4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80010f4:	4b03      	ldr	r3, [pc, #12]	@ (8001104 <HAL_IncTick+0x10>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4a03      	ldr	r2, [pc, #12]	@ (8001108 <HAL_IncTick+0x14>)
 80010fa:	6811      	ldr	r1, [r2, #0]
 80010fc:	440b      	add	r3, r1
 80010fe:	6013      	str	r3, [r2, #0]
}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000008 	.word	0x20000008
 8001108:	20000150 	.word	0x20000150

0800110c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800110c:	4b01      	ldr	r3, [pc, #4]	@ (8001114 <HAL_GetTick+0x8>)
 800110e:	6818      	ldr	r0, [r3, #0]
}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	20000150 	.word	0x20000150

08001118 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8001118:	4b01      	ldr	r3, [pc, #4]	@ (8001120 <HAL_GetTickPrio+0x8>)
 800111a:	6818      	ldr	r0, [r3, #0]
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	2000000c 	.word	0x2000000c

08001124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001128:	f7ff fff0 	bl	800110c <HAL_GetTick>
 800112c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800112e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001132:	d002      	beq.n	800113a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001134:	4b04      	ldr	r3, [pc, #16]	@ (8001148 <HAL_Delay+0x24>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800113a:	f7ff ffe7 	bl	800110c <HAL_GetTick>
 800113e:	1b40      	subs	r0, r0, r5
 8001140:	42a0      	cmp	r0, r4
 8001142:	d3fa      	bcc.n	800113a <HAL_Delay+0x16>
  {
  }
}
 8001144:	bd38      	pop	{r3, r4, r5, pc}
 8001146:	bf00      	nop
 8001148:	20000008 	.word	0x20000008

0800114c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800114c:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800114e:	3030      	adds	r0, #48	@ 0x30
 8001150:	0a0b      	lsrs	r3, r1, #8
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 8001158:	58c4      	ldr	r4, [r0, r3]
 800115a:	f001 011f 	and.w	r1, r1, #31
 800115e:	f04f 0c1f 	mov.w	ip, #31
 8001162:	fa0c fc01 	lsl.w	ip, ip, r1
 8001166:	ea24 0c0c 	bic.w	ip, r4, ip
 800116a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800116e:	408a      	lsls	r2, r1
 8001170:	ea4c 0202 	orr.w	r2, ip, r2
 8001174:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800117a:	4770      	bx	lr

0800117c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800117c:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800117e:	3014      	adds	r0, #20
 8001180:	0e4b      	lsrs	r3, r1, #25
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 8001188:	58c4      	ldr	r4, [r0, r3]
 800118a:	f3c1 5104 	ubfx	r1, r1, #20, #5
 800118e:	f04f 0c07 	mov.w	ip, #7
 8001192:	fa0c fc01 	lsl.w	ip, ip, r1
 8001196:	ea24 0c0c 	bic.w	ip, r4, ip
 800119a:	408a      	lsls	r2, r1
 800119c:	ea4c 0202 	orr.w	r2, ip, r2
 80011a0:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80011a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011a8:	b530      	push	{r4, r5, lr}
 80011aa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80011b0:	2800      	cmp	r0, #0
 80011b2:	f000 80d8 	beq.w	8001366 <HAL_ADC_Init+0x1be>
 80011b6:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011b8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80011ba:	b313      	cbz	r3, 8001202 <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80011bc:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 80011c4:	d005      	beq.n	80011d2 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 80011cc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80011d0:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011d2:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011d4:	6893      	ldr	r3, [r2, #8]
 80011d6:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80011da:	d11f      	bne.n	800121c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80011dc:	6893      	ldr	r3, [r2, #8]
 80011de:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80011e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ea:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011ec:	4b5f      	ldr	r3, [pc, #380]	@ (800136c <HAL_ADC_Init+0x1c4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	099b      	lsrs	r3, r3, #6
 80011f2:	4a5f      	ldr	r2, [pc, #380]	@ (8001370 <HAL_ADC_Init+0x1c8>)
 80011f4:	fba2 2303 	umull	r2, r3, r2, r3
 80011f8:	099b      	lsrs	r3, r3, #6
 80011fa:	3301      	adds	r3, #1
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001200:	e009      	b.n	8001216 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8001202:	f7ff fc77 	bl	8000af4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001206:	2300      	movs	r3, #0
 8001208:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800120a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800120e:	e7d5      	b.n	80011bc <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8001210:	9b01      	ldr	r3, [sp, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001216:	9b01      	ldr	r3, [sp, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1f9      	bne.n	8001210 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800121c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800121e:	6893      	ldr	r3, [r2, #8]
 8001220:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001224:	d178      	bne.n	8001318 <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001226:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001228:	f043 0310 	orr.w	r3, r3, #16
 800122c:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800122e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001236:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001238:	6893      	ldr	r3, [r2, #8]
 800123a:	f013 0304 	ands.w	r3, r3, #4
 800123e:	d000      	beq.n	8001242 <HAL_ADC_Init+0x9a>
 8001240:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001242:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8001244:	f011 0f10 	tst.w	r1, #16
 8001248:	f040 8086 	bne.w	8001358 <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800124c:	2b00      	cmp	r3, #0
 800124e:	f040 8083 	bne.w	8001358 <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001252:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001254:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001258:	f043 0302 	orr.w	r3, r3, #2
 800125c:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800125e:	6893      	ldr	r3, [r2, #8]
 8001260:	f013 0f01 	tst.w	r3, #1
 8001264:	d10b      	bne.n	800127e <HAL_ADC_Init+0xd6>
 8001266:	4b43      	ldr	r3, [pc, #268]	@ (8001374 <HAL_ADC_Init+0x1cc>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f013 0f01 	tst.w	r3, #1
 800126e:	d106      	bne.n	800127e <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001270:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001272:	4941      	ldr	r1, [pc, #260]	@ (8001378 <HAL_ADC_Init+0x1d0>)
 8001274:	688a      	ldr	r2, [r1, #8]
 8001276:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 800127a:	4313      	orrs	r3, r2
 800127c:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800127e:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8001280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001282:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8001286:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8001288:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 800128a:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 800128c:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800128e:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 8001292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001296:	2a01      	cmp	r2, #1
 8001298:	d040      	beq.n	800131c <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800129a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800129c:	b122      	cbz	r2, 80012a8 <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800129e:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80012a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80012a4:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80012a6:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80012a8:	6821      	ldr	r1, [r4, #0]
 80012aa:	68cd      	ldr	r5, [r1, #12]
 80012ac:	4a33      	ldr	r2, [pc, #204]	@ (800137c <HAL_ADC_Init+0x1d4>)
 80012ae:	402a      	ands	r2, r5
 80012b0:	431a      	orrs	r2, r3
 80012b2:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012b4:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012b6:	688b      	ldr	r3, [r1, #8]
 80012b8:	f013 0304 	ands.w	r3, r3, #4
 80012bc:	d000      	beq.n	80012c0 <HAL_ADC_Init+0x118>
 80012be:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012c0:	688a      	ldr	r2, [r1, #8]
 80012c2:	f012 0208 	ands.w	r2, r2, #8
 80012c6:	d000      	beq.n	80012ca <HAL_ADC_Init+0x122>
 80012c8:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80012ca:	b9b3      	cbnz	r3, 80012fa <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80012cc:	b9aa      	cbnz	r2, 80012fa <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80012ce:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80012d0:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 80012d4:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80012d6:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80012da:	68cb      	ldr	r3, [r1, #12]
 80012dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80012e0:	f023 0302 	bic.w	r3, r3, #2
 80012e4:	4313      	orrs	r3, r2
 80012e6:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80012e8:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d01a      	beq.n	8001326 <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80012f0:	6822      	ldr	r2, [r4, #0]
 80012f2:	6913      	ldr	r3, [r2, #16]
 80012f4:	f023 0301 	bic.w	r3, r3, #1
 80012f8:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80012fa:	6923      	ldr	r3, [r4, #16]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d022      	beq.n	8001346 <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001300:	6822      	ldr	r2, [r4, #0]
 8001302:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001304:	f023 030f 	bic.w	r3, r3, #15
 8001308:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800130a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800130c:	f023 0303 	bic.w	r3, r3, #3
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6563      	str	r3, [r4, #84]	@ 0x54
 8001316:	e024      	b.n	8001362 <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001318:	2000      	movs	r0, #0
 800131a:	e78d      	b.n	8001238 <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800131c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800131e:	3a01      	subs	r2, #1
 8001320:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001324:	e7b9      	b.n	800129a <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 8001326:	6821      	ldr	r1, [r4, #0]
 8001328:	690b      	ldr	r3, [r1, #16]
 800132a:	f36f 038a 	bfc	r3, #2, #9
 800132e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001330:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8001332:	432a      	orrs	r2, r5
 8001334:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8001336:	432a      	orrs	r2, r5
 8001338:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800133a:	432a      	orrs	r2, r5
 800133c:	4313      	orrs	r3, r2
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	610b      	str	r3, [r1, #16]
 8001344:	e7d9      	b.n	80012fa <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001346:	6821      	ldr	r1, [r4, #0]
 8001348:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800134a:	f023 030f 	bic.w	r3, r3, #15
 800134e:	69e2      	ldr	r2, [r4, #28]
 8001350:	3a01      	subs	r2, #1
 8001352:	4313      	orrs	r3, r2
 8001354:	630b      	str	r3, [r1, #48]	@ 0x30
 8001356:	e7d8      	b.n	800130a <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001358:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800135a:	f043 0310 	orr.w	r3, r3, #16
 800135e:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001360:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001362:	b003      	add	sp, #12
 8001364:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001366:	2001      	movs	r0, #1
 8001368:	e7fb      	b.n	8001362 <HAL_ADC_Init+0x1ba>
 800136a:	bf00      	nop
 800136c:	20000010 	.word	0x20000010
 8001370:	053e2d63 	.word	0x053e2d63
 8001374:	50040000 	.word	0x50040000
 8001378:	50040300 	.word	0x50040300
 800137c:	fff0c007 	.word	0xfff0c007

08001380 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001382:	4604      	mov	r4, r0
 8001384:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001386:	6945      	ldr	r5, [r0, #20]
 8001388:	2d08      	cmp	r5, #8
 800138a:	d005      	beq.n	8001398 <HAL_ADC_PollForConversion+0x18>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800138c:	6803      	ldr	r3, [r0, #0]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	f013 0f01 	tst.w	r3, #1
 8001394:	d11e      	bne.n	80013d4 <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001396:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001398:	f7ff feb8 	bl	800110c <HAL_GetTick>
 800139c:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800139e:	6823      	ldr	r3, [r4, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	422a      	tst	r2, r5
 80013a4:	d11c      	bne.n	80013e0 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80013a6:	f1b6 3fff 	cmp.w	r6, #4294967295
 80013aa:	d0f8      	beq.n	800139e <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80013ac:	f7ff feae 	bl	800110c <HAL_GetTick>
 80013b0:	1bc3      	subs	r3, r0, r7
 80013b2:	42b3      	cmp	r3, r6
 80013b4:	d801      	bhi.n	80013ba <HAL_ADC_PollForConversion+0x3a>
 80013b6:	2e00      	cmp	r6, #0
 80013b8:	d1f1      	bne.n	800139e <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80013ba:	6823      	ldr	r3, [r4, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	422b      	tst	r3, r5
 80013c0:	d1ed      	bne.n	800139e <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80013c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80013ca:	2300      	movs	r3, #0
 80013cc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 80013d0:	2003      	movs	r0, #3
 80013d2:	e004      	b.n	80013de <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013d4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80013d6:	f043 0320 	orr.w	r3, r3, #32
 80013da:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 80013dc:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80013de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80013e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013e6:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80013ee:	d111      	bne.n	8001414 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80013f0:	7e62      	ldrb	r2, [r4, #25]
 80013f2:	b97a      	cbnz	r2, 8001414 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	f012 0f08 	tst.w	r2, #8
 80013fa:	d00b      	beq.n	8001414 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80013fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80013fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001402:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001404:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001406:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800140a:	d103      	bne.n	8001414 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800140c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800140e:	f042 0201 	orr.w	r2, r2, #1
 8001412:	6562      	str	r2, [r4, #84]	@ 0x54
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001414:	2d08      	cmp	r5, #8
 8001416:	d007      	beq.n	8001428 <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8001418:	68da      	ldr	r2, [r3, #12]
 800141a:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800141e:	d107      	bne.n	8001430 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001420:	220c      	movs	r2, #12
 8001422:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001424:	2000      	movs	r0, #0
 8001426:	e7da      	b.n	80013de <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001428:	2208      	movs	r2, #8
 800142a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800142c:	2000      	movs	r0, #0
 800142e:	e7d6      	b.n	80013de <HAL_ADC_PollForConversion+0x5e>
 8001430:	2000      	movs	r0, #0
 8001432:	e7d4      	b.n	80013de <HAL_ADC_PollForConversion+0x5e>

08001434 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001434:	6803      	ldr	r3, [r0, #0]
 8001436:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8001438:	4770      	bx	lr
	...

0800143c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143e:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001444:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001448:	2b01      	cmp	r3, #1
 800144a:	f000 8202 	beq.w	8001852 <HAL_ADC_ConfigChannel+0x416>
 800144e:	4604      	mov	r4, r0
 8001450:	460d      	mov	r5, r1
 8001452:	2301      	movs	r3, #1
 8001454:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001458:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800145a:	6883      	ldr	r3, [r0, #8]
 800145c:	f013 0f04 	tst.w	r3, #4
 8001460:	d009      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001462:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001464:	f043 0320 	orr.w	r3, r3, #32
 8001468:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800146a:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800146c:	2300      	movs	r3, #0
 800146e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 8001472:	b003      	add	sp, #12
 8001474:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001476:	680a      	ldr	r2, [r1, #0]
 8001478:	6849      	ldr	r1, [r1, #4]
 800147a:	f7ff fe67 	bl	800114c <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800147e:	6820      	ldr	r0, [r4, #0]
 8001480:	6883      	ldr	r3, [r0, #8]
 8001482:	f013 0304 	ands.w	r3, r3, #4
 8001486:	d000      	beq.n	800148a <HAL_ADC_ConfigChannel+0x4e>
 8001488:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800148a:	6882      	ldr	r2, [r0, #8]
 800148c:	f012 0208 	ands.w	r2, r2, #8
 8001490:	d000      	beq.n	8001494 <HAL_ADC_ConfigChannel+0x58>
 8001492:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001494:	b90b      	cbnz	r3, 800149a <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001496:	2a00      	cmp	r2, #0
 8001498:	d03a      	beq.n	8001510 <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800149a:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800149c:	6893      	ldr	r3, [r2, #8]
 800149e:	f013 0f01 	tst.w	r3, #1
 80014a2:	f040 81d0 	bne.w	8001846 <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80014a6:	682b      	ldr	r3, [r5, #0]
 80014a8:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80014aa:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 80014ae:	f3c3 0612 	ubfx	r6, r3, #0, #19
 80014b2:	ea21 0106 	bic.w	r1, r1, r6
 80014b6:	f000 0c18 	and.w	ip, r0, #24
 80014ba:	48a7      	ldr	r0, [pc, #668]	@ (8001758 <HAL_ADC_ConfigChannel+0x31c>)
 80014bc:	fa20 f00c 	lsr.w	r0, r0, ip
 80014c0:	4003      	ands	r3, r0
 80014c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014c6:	430b      	orrs	r3, r1
 80014c8:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80014cc:	68ea      	ldr	r2, [r5, #12]
 80014ce:	4ba3      	ldr	r3, [pc, #652]	@ (800175c <HAL_ADC_ConfigChannel+0x320>)
 80014d0:	429a      	cmp	r2, r3
 80014d2:	f000 80a2 	beq.w	800161a <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014d6:	682b      	ldr	r3, [r5, #0]
 80014d8:	4aa1      	ldr	r2, [pc, #644]	@ (8001760 <HAL_ADC_ConfigChannel+0x324>)
 80014da:	4213      	tst	r3, r2
 80014dc:	f000 81b5 	beq.w	800184a <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014e0:	4aa0      	ldr	r2, [pc, #640]	@ (8001764 <HAL_ADC_ConfigChannel+0x328>)
 80014e2:	6892      	ldr	r2, [r2, #8]
 80014e4:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014e8:	499f      	ldr	r1, [pc, #636]	@ (8001768 <HAL_ADC_ConfigChannel+0x32c>)
 80014ea:	6889      	ldr	r1, [r1, #8]
 80014ec:	f011 0f01 	tst.w	r1, #1
 80014f0:	f040 8155 	bne.w	800179e <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80014f4:	499d      	ldr	r1, [pc, #628]	@ (800176c <HAL_ADC_ConfigChannel+0x330>)
 80014f6:	428b      	cmp	r3, r1
 80014f8:	f000 8157 	beq.w	80017aa <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80014fc:	499c      	ldr	r1, [pc, #624]	@ (8001770 <HAL_ADC_ConfigChannel+0x334>)
 80014fe:	428b      	cmp	r3, r1
 8001500:	f000 817a 	beq.w	80017f8 <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001504:	499b      	ldr	r1, [pc, #620]	@ (8001774 <HAL_ADC_ConfigChannel+0x338>)
 8001506:	428b      	cmp	r3, r1
 8001508:	f000 818a 	beq.w	8001820 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800150c:	2000      	movs	r0, #0
 800150e:	e7ad      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001510:	68aa      	ldr	r2, [r5, #8]
 8001512:	6829      	ldr	r1, [r5, #0]
 8001514:	f7ff fe32 	bl	800117c <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001518:	6969      	ldr	r1, [r5, #20]
 800151a:	6822      	ldr	r2, [r4, #0]
 800151c:	68d3      	ldr	r3, [r2, #12]
 800151e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001526:	6928      	ldr	r0, [r5, #16]
 8001528:	2804      	cmp	r0, #4
 800152a:	d00e      	beq.n	800154a <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800152c:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800152e:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8001530:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8001534:	4b90      	ldr	r3, [pc, #576]	@ (8001778 <HAL_ADC_ConfigChannel+0x33c>)
 8001536:	403b      	ands	r3, r7
 8001538:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 800153c:	4331      	orrs	r1, r6
 800153e:	430b      	orrs	r3, r1
 8001540:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001544:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8001548:	e7a7      	b.n	800149a <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800154a:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800154c:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800154e:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8001552:	682b      	ldr	r3, [r5, #0]
 8001554:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8001558:	bb80      	cbnz	r0, 80015bc <HAL_ADC_ConfigChannel+0x180>
 800155a:	f3c3 6384 	ubfx	r3, r3, #26, #5
 800155e:	4299      	cmp	r1, r3
 8001560:	d034      	beq.n	80015cc <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001562:	6821      	ldr	r1, [r4, #0]
 8001564:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8001566:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8001568:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800156c:	682b      	ldr	r3, [r5, #0]
 800156e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8001572:	bb80      	cbnz	r0, 80015d6 <HAL_ADC_ConfigChannel+0x19a>
 8001574:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8001578:	429a      	cmp	r2, r3
 800157a:	d034      	beq.n	80015e6 <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800157c:	6821      	ldr	r1, [r4, #0]
 800157e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8001580:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8001582:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8001586:	682b      	ldr	r3, [r5, #0]
 8001588:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800158c:	bb80      	cbnz	r0, 80015f0 <HAL_ADC_ConfigChannel+0x1b4>
 800158e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8001592:	429a      	cmp	r2, r3
 8001594:	d034      	beq.n	8001600 <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001596:	6821      	ldr	r1, [r4, #0]
 8001598:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800159a:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 800159c:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80015a0:	682b      	ldr	r3, [r5, #0]
 80015a2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80015a6:	bb80      	cbnz	r0, 800160a <HAL_ADC_ConfigChannel+0x1ce>
 80015a8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80015ac:	429a      	cmp	r2, r3
 80015ae:	f47f af74 	bne.w	800149a <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 80015b2:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 80015b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015b8:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 80015ba:	e76e      	b.n	800149a <HAL_ADC_ConfigChannel+0x5e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015bc:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80015c0:	b113      	cbz	r3, 80015c8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80015c2:	fab3 f383 	clz	r3, r3
 80015c6:	e7ca      	b.n	800155e <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 80015c8:	2320      	movs	r3, #32
 80015ca:	e7c8      	b.n	800155e <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 80015cc:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80015ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015d2:	6613      	str	r3, [r2, #96]	@ 0x60
}
 80015d4:	e7c5      	b.n	8001562 <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d6:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80015da:	b113      	cbz	r3, 80015e2 <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 80015dc:	fab3 f383 	clz	r3, r3
 80015e0:	e7ca      	b.n	8001578 <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 80015e2:	2320      	movs	r3, #32
 80015e4:	e7c8      	b.n	8001578 <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 80015e6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80015e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015ec:	664b      	str	r3, [r1, #100]	@ 0x64
}
 80015ee:	e7c5      	b.n	800157c <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80015f4:	b113      	cbz	r3, 80015fc <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 80015f6:	fab3 f383 	clz	r3, r3
 80015fa:	e7ca      	b.n	8001592 <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 80015fc:	2320      	movs	r3, #32
 80015fe:	e7c8      	b.n	8001592 <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8001600:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8001602:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001606:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8001608:	e7c5      	b.n	8001596 <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800160e:	b113      	cbz	r3, 8001616 <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8001610:	fab3 f383 	clz	r3, r3
 8001614:	e7ca      	b.n	80015ac <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 8001616:	2320      	movs	r3, #32
 8001618:	e7c8      	b.n	80015ac <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800161a:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800161c:	682b      	ldr	r3, [r5, #0]
 800161e:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8001622:	bb3e      	cbnz	r6, 8001674 <HAL_ADC_ConfigChannel+0x238>
 8001624:	0e9a      	lsrs	r2, r3, #26
 8001626:	3201      	adds	r2, #1
 8001628:	f002 021f 	and.w	r2, r2, #31
 800162c:	2a09      	cmp	r2, #9
 800162e:	bf8c      	ite	hi
 8001630:	2200      	movhi	r2, #0
 8001632:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001634:	2a00      	cmp	r2, #0
 8001636:	d055      	beq.n	80016e4 <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001638:	bb5e      	cbnz	r6, 8001692 <HAL_ADC_ConfigChannel+0x256>
 800163a:	0e99      	lsrs	r1, r3, #26
 800163c:	3101      	adds	r1, #1
 800163e:	0689      	lsls	r1, r1, #26
 8001640:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001644:	bb8e      	cbnz	r6, 80016aa <HAL_ADC_ConfigChannel+0x26e>
 8001646:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800164a:	f10c 0c01 	add.w	ip, ip, #1
 800164e:	f00c 0c1f 	and.w	ip, ip, #31
 8001652:	2201      	movs	r2, #1
 8001654:	fa02 f20c 	lsl.w	r2, r2, ip
 8001658:	4311      	orrs	r1, r2
 800165a:	bbae      	cbnz	r6, 80016c8 <HAL_ADC_ConfigChannel+0x28c>
 800165c:	0e9b      	lsrs	r3, r3, #26
 800165e:	3301      	adds	r3, #1
 8001660:	f003 031f 	and.w	r3, r3, #31
 8001664:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001668:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800166a:	4319      	orrs	r1, r3
 800166c:	68aa      	ldr	r2, [r5, #8]
 800166e:	f7ff fd85 	bl	800117c <LL_ADC_SetChannelSamplingTime>
 8001672:	e730      	b.n	80014d6 <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001674:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8001678:	b14a      	cbz	r2, 800168e <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 800167a:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800167e:	3201      	adds	r2, #1
 8001680:	f002 021f 	and.w	r2, r2, #31
 8001684:	2a09      	cmp	r2, #9
 8001686:	bf8c      	ite	hi
 8001688:	2200      	movhi	r2, #0
 800168a:	2201      	movls	r2, #1
 800168c:	e7d2      	b.n	8001634 <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 800168e:	2220      	movs	r2, #32
 8001690:	e7f5      	b.n	800167e <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001692:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8001696:	b131      	cbz	r1, 80016a6 <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 8001698:	fab1 f181 	clz	r1, r1
 800169c:	3101      	adds	r1, #1
 800169e:	0689      	lsls	r1, r1, #26
 80016a0:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80016a4:	e7ce      	b.n	8001644 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 80016a6:	2120      	movs	r1, #32
 80016a8:	e7f8      	b.n	800169c <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016aa:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80016ae:	b14a      	cbz	r2, 80016c4 <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 80016b0:	fab2 f282 	clz	r2, r2
 80016b4:	3201      	adds	r2, #1
 80016b6:	f002 021f 	and.w	r2, r2, #31
 80016ba:	f04f 0c01 	mov.w	ip, #1
 80016be:	fa0c f202 	lsl.w	r2, ip, r2
 80016c2:	e7c9      	b.n	8001658 <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 80016c4:	2220      	movs	r2, #32
 80016c6:	e7f5      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c8:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80016cc:	b143      	cbz	r3, 80016e0 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 80016ce:	fab3 f383 	clz	r3, r3
 80016d2:	3301      	adds	r3, #1
 80016d4:	f003 031f 	and.w	r3, r3, #31
 80016d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016dc:	051b      	lsls	r3, r3, #20
 80016de:	e7c4      	b.n	800166a <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 80016e0:	2320      	movs	r3, #32
 80016e2:	e7f6      	b.n	80016d2 <HAL_ADC_ConfigChannel+0x296>
 80016e4:	b9e6      	cbnz	r6, 8001720 <HAL_ADC_ConfigChannel+0x2e4>
 80016e6:	0e99      	lsrs	r1, r3, #26
 80016e8:	3101      	adds	r1, #1
 80016ea:	0689      	lsls	r1, r1, #26
 80016ec:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80016f0:	bb16      	cbnz	r6, 8001738 <HAL_ADC_ConfigChannel+0x2fc>
 80016f2:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 80016f6:	f10c 0c01 	add.w	ip, ip, #1
 80016fa:	f00c 0c1f 	and.w	ip, ip, #31
 80016fe:	2201      	movs	r2, #1
 8001700:	fa02 f20c 	lsl.w	r2, r2, ip
 8001704:	4311      	orrs	r1, r2
 8001706:	bbce      	cbnz	r6, 800177c <HAL_ADC_ConfigChannel+0x340>
 8001708:	0e9b      	lsrs	r3, r3, #26
 800170a:	3301      	adds	r3, #1
 800170c:	f003 031f 	and.w	r3, r3, #31
 8001710:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001714:	3b1e      	subs	r3, #30
 8001716:	051b      	lsls	r3, r3, #20
 8001718:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800171c:	4319      	orrs	r1, r3
 800171e:	e7a5      	b.n	800166c <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001720:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8001724:	b131      	cbz	r1, 8001734 <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 8001726:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800172a:	3101      	adds	r1, #1
 800172c:	0689      	lsls	r1, r1, #26
 800172e:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001732:	e7dd      	b.n	80016f0 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8001734:	2120      	movs	r1, #32
 8001736:	e7f8      	b.n	800172a <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001738:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800173c:	b14a      	cbz	r2, 8001752 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800173e:	fab2 f282 	clz	r2, r2
 8001742:	3201      	adds	r2, #1
 8001744:	f002 021f 	and.w	r2, r2, #31
 8001748:	f04f 0c01 	mov.w	ip, #1
 800174c:	fa0c f202 	lsl.w	r2, ip, r2
 8001750:	e7d8      	b.n	8001704 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001752:	2220      	movs	r2, #32
 8001754:	e7f5      	b.n	8001742 <HAL_ADC_ConfigChannel+0x306>
 8001756:	bf00      	nop
 8001758:	0007ffff 	.word	0x0007ffff
 800175c:	407f0000 	.word	0x407f0000
 8001760:	80080000 	.word	0x80080000
 8001764:	50040300 	.word	0x50040300
 8001768:	50040000 	.word	0x50040000
 800176c:	c7520000 	.word	0xc7520000
 8001770:	cb840000 	.word	0xcb840000
 8001774:	80000001 	.word	0x80000001
 8001778:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001780:	b15b      	cbz	r3, 800179a <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 8001782:	fab3 f383 	clz	r3, r3
 8001786:	3301      	adds	r3, #1
 8001788:	f003 031f 	and.w	r3, r3, #31
 800178c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001790:	3b1e      	subs	r3, #30
 8001792:	051b      	lsls	r3, r3, #20
 8001794:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001798:	e7c0      	b.n	800171c <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 800179a:	2320      	movs	r3, #32
 800179c:	e7f3      	b.n	8001786 <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800179e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80017a0:	f043 0320 	orr.w	r3, r3, #32
 80017a4:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 80017a6:	2001      	movs	r0, #1
 80017a8:	e660      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80017aa:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 80017ae:	f47f aea5 	bne.w	80014fc <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80017b2:	6822      	ldr	r2, [r4, #0]
 80017b4:	4b28      	ldr	r3, [pc, #160]	@ (8001858 <HAL_ADC_ConfigChannel+0x41c>)
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d001      	beq.n	80017be <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017ba:	2000      	movs	r0, #0
 80017bc:	e656      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80017be:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80017c2:	4926      	ldr	r1, [pc, #152]	@ (800185c <HAL_ADC_ConfigChannel+0x420>)
 80017c4:	688a      	ldr	r2, [r1, #8]
 80017c6:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80017ca:	4313      	orrs	r3, r2
 80017cc:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017ce:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <HAL_ADC_ConfigChannel+0x424>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	099b      	lsrs	r3, r3, #6
 80017d4:	4a23      	ldr	r2, [pc, #140]	@ (8001864 <HAL_ADC_ConfigChannel+0x428>)
 80017d6:	fba2 2303 	umull	r2, r3, r2, r3
 80017da:	099b      	lsrs	r3, r3, #6
 80017dc:	3301      	adds	r3, #1
 80017de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 80017e6:	e002      	b.n	80017ee <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 80017e8:	9b01      	ldr	r3, [sp, #4]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 80017ee:	9b01      	ldr	r3, [sp, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1f9      	bne.n	80017e8 <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017f4:	2000      	movs	r0, #0
 80017f6:	e639      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80017f8:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 80017fc:	f47f ae82 	bne.w	8001504 <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001800:	6822      	ldr	r2, [r4, #0]
 8001802:	4b15      	ldr	r3, [pc, #84]	@ (8001858 <HAL_ADC_ConfigChannel+0x41c>)
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001808:	2000      	movs	r0, #0
 800180a:	e62f      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800180c:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 8001810:	4912      	ldr	r1, [pc, #72]	@ (800185c <HAL_ADC_ConfigChannel+0x420>)
 8001812:	688a      	ldr	r2, [r1, #8]
 8001814:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001818:	4313      	orrs	r3, r2
 800181a:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800181c:	2000      	movs	r0, #0
}
 800181e:	e625      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001820:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8001824:	d113      	bne.n	800184e <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001826:	6822      	ldr	r2, [r4, #0]
 8001828:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <HAL_ADC_ConfigChannel+0x41c>)
 800182a:	429a      	cmp	r2, r3
 800182c:	d001      	beq.n	8001832 <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800182e:	2000      	movs	r0, #0
 8001830:	e61c      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8001832:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001836:	4909      	ldr	r1, [pc, #36]	@ (800185c <HAL_ADC_ConfigChannel+0x420>)
 8001838:	688a      	ldr	r2, [r1, #8]
 800183a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800183e:	4313      	orrs	r3, r2
 8001840:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001842:	2000      	movs	r0, #0
}
 8001844:	e612      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
 8001846:	2000      	movs	r0, #0
 8001848:	e610      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
 800184a:	2000      	movs	r0, #0
 800184c:	e60e      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
 800184e:	2000      	movs	r0, #0
 8001850:	e60c      	b.n	800146c <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8001852:	2002      	movs	r0, #2
 8001854:	e60d      	b.n	8001472 <HAL_ADC_ConfigChannel+0x36>
 8001856:	bf00      	nop
 8001858:	50040000 	.word	0x50040000
 800185c:	50040300 	.word	0x50040300
 8001860:	20000010 	.word	0x20000010
 8001864:	053e2d63 	.word	0x053e2d63

08001868 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001868:	b570      	push	{r4, r5, r6, lr}
 800186a:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800186c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	f012 0204 	ands.w	r2, r2, #4
 8001874:	d000      	beq.n	8001878 <ADC_ConversionStop+0x10>
 8001876:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001878:	6898      	ldr	r0, [r3, #8]
 800187a:	f010 0008 	ands.w	r0, r0, #8
 800187e:	d000      	beq.n	8001882 <ADC_ConversionStop+0x1a>
 8001880:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001882:	b90a      	cbnz	r2, 8001888 <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001884:	2800      	cmp	r0, #0
 8001886:	d06d      	beq.n	8001964 <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001888:	68da      	ldr	r2, [r3, #12]
 800188a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800188e:	d004      	beq.n	800189a <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001890:	8b20      	ldrh	r0, [r4, #24]
 8001892:	f240 1201 	movw	r2, #257	@ 0x101
 8001896:	4290      	cmp	r0, r2
 8001898:	d04e      	beq.n	8001938 <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800189a:	2902      	cmp	r1, #2
 800189c:	d012      	beq.n	80018c4 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800189e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	f012 0f04 	tst.w	r2, #4
 80018a6:	d00b      	beq.n	80018c0 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	f012 0f02 	tst.w	r2, #2
 80018ae:	d107      	bne.n	80018c0 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80018b6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80018ba:	f042 0210 	orr.w	r2, r2, #16
 80018be:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80018c0:	2901      	cmp	r1, #1
 80018c2:	d047      	beq.n	8001954 <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80018c4:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	f012 0f08 	tst.w	r2, #8
 80018cc:	d00b      	beq.n	80018e6 <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	f012 0f02 	tst.w	r2, #2
 80018d4:	d107      	bne.n	80018e6 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80018dc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80018e0:	f042 0220 	orr.w	r2, r2, #32
 80018e4:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80018e6:	2902      	cmp	r1, #2
 80018e8:	d036      	beq.n	8001958 <ADC_ConversionStop+0xf0>
 80018ea:	2903      	cmp	r1, #3
 80018ec:	d136      	bne.n	800195c <ADC_ConversionStop+0xf4>
 80018ee:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80018f0:	f7ff fc0c 	bl	800110c <HAL_GetTick>
 80018f4:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80018f6:	6823      	ldr	r3, [r4, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	422b      	tst	r3, r5
 80018fc:	d030      	beq.n	8001960 <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80018fe:	f7ff fc05 	bl	800110c <HAL_GetTick>
 8001902:	1b80      	subs	r0, r0, r6
 8001904:	2805      	cmp	r0, #5
 8001906:	d9f6      	bls.n	80018f6 <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001908:	6823      	ldr	r3, [r4, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	422b      	tst	r3, r5
 800190e:	d0f2      	beq.n	80018f6 <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001910:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001912:	f043 0310 	orr.w	r3, r3, #16
 8001916:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001918:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800191a:	f043 0301 	orr.w	r3, r3, #1
 800191e:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8001920:	2001      	movs	r0, #1
 8001922:	e01e      	b.n	8001962 <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001924:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001926:	f043 0310 	orr.w	r3, r3, #16
 800192a:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 8001934:	2001      	movs	r0, #1
 8001936:	e014      	b.n	8001962 <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001938:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800193a:	6819      	ldr	r1, [r3, #0]
 800193c:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8001940:	d104      	bne.n	800194c <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001942:	4909      	ldr	r1, [pc, #36]	@ (8001968 <ADC_ConversionStop+0x100>)
 8001944:	428a      	cmp	r2, r1
 8001946:	d8ed      	bhi.n	8001924 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 8001948:	3201      	adds	r2, #1
 800194a:	e7f6      	b.n	800193a <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800194c:	2240      	movs	r2, #64	@ 0x40
 800194e:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001950:	2101      	movs	r1, #1
 8001952:	e7a4      	b.n	800189e <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001954:	2504      	movs	r5, #4
 8001956:	e7cb      	b.n	80018f0 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001958:	2508      	movs	r5, #8
 800195a:	e7c9      	b.n	80018f0 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800195c:	2504      	movs	r5, #4
 800195e:	e7c7      	b.n	80018f0 <ADC_ConversionStop+0x88>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8001960:	2000      	movs	r0, #0
}
 8001962:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001964:	2000      	movs	r0, #0
 8001966:	e7fc      	b.n	8001962 <ADC_ConversionStop+0xfa>
 8001968:	a33fffff 	.word	0xa33fffff

0800196c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800196c:	b530      	push	{r4, r5, lr}
 800196e:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001970:	2300      	movs	r3, #0
 8001972:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001974:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	f012 0f01 	tst.w	r2, #1
 800197c:	d152      	bne.n	8001a24 <ADC_Enable+0xb8>
 800197e:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001980:	6899      	ldr	r1, [r3, #8]
 8001982:	4a2a      	ldr	r2, [pc, #168]	@ (8001a2c <ADC_Enable+0xc0>)
 8001984:	4211      	tst	r1, r2
 8001986:	d116      	bne.n	80019b6 <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800198e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001992:	f042 0201 	orr.w	r2, r2, #1
 8001996:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001998:	4b25      	ldr	r3, [pc, #148]	@ (8001a30 <ADC_Enable+0xc4>)
 800199a:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800199c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80019a0:	d019      	beq.n	80019d6 <ADC_Enable+0x6a>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019a2:	4b24      	ldr	r3, [pc, #144]	@ (8001a34 <ADC_Enable+0xc8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	099b      	lsrs	r3, r3, #6
 80019a8:	4a23      	ldr	r2, [pc, #140]	@ (8001a38 <ADC_Enable+0xcc>)
 80019aa:	fba2 2303 	umull	r2, r3, r2, r3
 80019ae:	099b      	lsrs	r3, r3, #6
 80019b0:	3301      	adds	r3, #1
 80019b2:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80019b4:	e00c      	b.n	80019d0 <ADC_Enable+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019b6:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019be:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 80019c6:	2001      	movs	r0, #1
 80019c8:	e02d      	b.n	8001a26 <ADC_Enable+0xba>
      {
        wait_loop_index--;
 80019ca:	9b01      	ldr	r3, [sp, #4]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80019d0:	9b01      	ldr	r3, [sp, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f9      	bne.n	80019ca <ADC_Enable+0x5e>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80019d6:	f7ff fb99 	bl	800110c <HAL_GetTick>
 80019da:	4605      	mov	r5, r0
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80019dc:	e004      	b.n	80019e8 <ADC_Enable+0x7c>
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
        {
          LL_ADC_Enable(hadc->Instance);
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019de:	f7ff fb95 	bl	800110c <HAL_GetTick>
 80019e2:	1b43      	subs	r3, r0, r5
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d811      	bhi.n	8001a0c <ADC_Enable+0xa0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80019e8:	6823      	ldr	r3, [r4, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	f012 0f01 	tst.w	r2, #1
 80019f0:	d116      	bne.n	8001a20 <ADC_Enable+0xb4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	f012 0f01 	tst.w	r2, #1
 80019f8:	d1f1      	bne.n	80019de <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001a00:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001a04:	f042 0201 	orr.w	r2, r2, #1
 8001a08:	609a      	str	r2, [r3, #8]
}
 8001a0a:	e7e8      	b.n	80019de <ADC_Enable+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a0e:	f043 0310 	orr.w	r3, r3, #16
 8001a12:	6563      	str	r3, [r4, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	65a3      	str	r3, [r4, #88]	@ 0x58
          
          return HAL_ERROR;
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	e002      	b.n	8001a26 <ADC_Enable+0xba>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001a20:	2000      	movs	r0, #0
 8001a22:	e000      	b.n	8001a26 <ADC_Enable+0xba>
 8001a24:	2000      	movs	r0, #0
}
 8001a26:	b003      	add	sp, #12
 8001a28:	bd30      	pop	{r4, r5, pc}
 8001a2a:	bf00      	nop
 8001a2c:	8000003f 	.word	0x8000003f
 8001a30:	50040300 	.word	0x50040300
 8001a34:	20000010 	.word	0x20000010
 8001a38:	053e2d63 	.word	0x053e2d63

08001a3c <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a3c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f013 0f04 	tst.w	r3, #4
 8001a44:	d132      	bne.n	8001aac <HAL_ADC_Start+0x70>
{
 8001a46:	b510      	push	{r4, lr}
 8001a48:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8001a4a:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d02e      	beq.n	8001ab0 <HAL_ADC_Start+0x74>
 8001a52:	2301      	movs	r3, #1
 8001a54:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8001a58:	f7ff ff88 	bl	800196c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001a5c:	bb10      	cbnz	r0, 8001aa4 <HAL_ADC_Start+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 8001a5e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001a64:	f023 0301 	bic.w	r3, r3, #1
 8001a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a6c:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a6e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a70:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001a74:	d013      	beq.n	8001a9e <HAL_ADC_Start+0x62>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a78:	f023 0306 	bic.w	r3, r3, #6
 8001a7c:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a7e:	6823      	ldr	r3, [r4, #0]
 8001a80:	221c      	movs	r2, #28
 8001a82:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8001a84:	2300      	movs	r3, #0
 8001a86:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001a8a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001a8c:	6893      	ldr	r3, [r2, #8]
 8001a8e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a92:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a96:	f043 0304 	orr.w	r3, r3, #4
 8001a9a:	6093      	str	r3, [r2, #8]
}
 8001a9c:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001aa2:	e7ec      	b.n	8001a7e <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8001aaa:	e7f7      	b.n	8001a9c <HAL_ADC_Start+0x60>
    tmp_hal_status = HAL_BUSY;
 8001aac:	2002      	movs	r0, #2
}
 8001aae:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8001ab0:	2002      	movs	r0, #2
 8001ab2:	e7f3      	b.n	8001a9c <HAL_ADC_Start+0x60>

08001ab4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001ab4:	b538      	push	{r3, r4, r5, lr}
 8001ab6:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001ab8:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001aba:	6893      	ldr	r3, [r2, #8]
 8001abc:	f013 0302 	ands.w	r3, r3, #2
 8001ac0:	d000      	beq.n	8001ac4 <ADC_Disable+0x10>
 8001ac2:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ac4:	6891      	ldr	r1, [r2, #8]
 8001ac6:	f011 0f01 	tst.w	r1, #1
 8001aca:	d039      	beq.n	8001b40 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d139      	bne.n	8001b44 <ADC_Disable+0x90>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001ad0:	6893      	ldr	r3, [r2, #8]
 8001ad2:	f003 030d 	and.w	r3, r3, #13
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d009      	beq.n	8001aee <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ada:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001adc:	f043 0310 	orr.w	r3, r3, #16
 8001ae0:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
 8001aec:	e029      	b.n	8001b42 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 8001aee:	6893      	ldr	r3, [r2, #8]
 8001af0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001af4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	2203      	movs	r2, #3
 8001b02:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b04:	f7ff fb02 	bl	800110c <HAL_GetTick>
 8001b08:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f013 0f01 	tst.w	r3, #1
 8001b12:	d013      	beq.n	8001b3c <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b14:	f7ff fafa 	bl	800110c <HAL_GetTick>
 8001b18:	1b40      	subs	r0, r0, r5
 8001b1a:	2802      	cmp	r0, #2
 8001b1c:	d9f5      	bls.n	8001b0a <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f013 0f01 	tst.w	r3, #1
 8001b26:	d0f0      	beq.n	8001b0a <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b2a:	f043 0310 	orr.w	r3, r3, #16
 8001b2e:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8001b38:	2001      	movs	r0, #1
 8001b3a:	e002      	b.n	8001b42 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	e000      	b.n	8001b42 <ADC_Disable+0x8e>
 8001b40:	2000      	movs	r0, #0
}
 8001b42:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8001b44:	2000      	movs	r0, #0
 8001b46:	e7fc      	b.n	8001b42 <ADC_Disable+0x8e>

08001b48 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001b48:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d01a      	beq.n	8001b86 <HAL_ADC_Stop+0x3e>
{
 8001b50:	b510      	push	{r4, lr}
 8001b52:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001b54:	2301      	movs	r3, #1
 8001b56:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001b5a:	2103      	movs	r1, #3
 8001b5c:	f7ff fe84 	bl	8001868 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001b60:	b118      	cbz	r0, 8001b6a <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8001b62:	2300      	movs	r3, #0
 8001b64:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8001b68:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	f7ff ffa2 	bl	8001ab4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001b70:	2800      	cmp	r0, #0
 8001b72:	d1f6      	bne.n	8001b62 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8001b74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b76:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b7a:	f023 0301 	bic.w	r3, r3, #1
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6563      	str	r3, [r4, #84]	@ 0x54
 8001b84:	e7ed      	b.n	8001b62 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 8001b86:	2002      	movs	r0, #2
}
 8001b88:	4770      	bx	lr
	...

08001b8c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	db07      	blt.n	8001ba0 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b90:	f000 021f 	and.w	r2, r0, #31
 8001b94:	0940      	lsrs	r0, r0, #5
 8001b96:	2301      	movs	r3, #1
 8001b98:	4093      	lsls	r3, r2
 8001b9a:	4a02      	ldr	r2, [pc, #8]	@ (8001ba4 <__NVIC_EnableIRQ+0x18>)
 8001b9c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000e100 	.word	0xe000e100

08001ba8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	db08      	blt.n	8001bbe <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bac:	0109      	lsls	r1, r1, #4
 8001bae:	b2c9      	uxtb	r1, r1
 8001bb0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001bb4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001bb8:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001bbc:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbe:	f000 000f 	and.w	r0, r0, #15
 8001bc2:	0109      	lsls	r1, r1, #4
 8001bc4:	b2c9      	uxtb	r1, r1
 8001bc6:	4b01      	ldr	r3, [pc, #4]	@ (8001bcc <__NVIC_SetPriority+0x24>)
 8001bc8:	5419      	strb	r1, [r3, r0]
  }
}
 8001bca:	4770      	bx	lr
 8001bcc:	e000ed14 	.word	0xe000ed14

08001bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd6:	f1c0 0c07 	rsb	ip, r0, #7
 8001bda:	f1bc 0f04 	cmp.w	ip, #4
 8001bde:	bf28      	it	cs
 8001be0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be4:	1d03      	adds	r3, r0, #4
 8001be6:	2b06      	cmp	r3, #6
 8001be8:	d90f      	bls.n	8001c0a <NVIC_EncodePriority+0x3a>
 8001bea:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	f04f 3eff 	mov.w	lr, #4294967295
 8001bf0:	fa0e f00c 	lsl.w	r0, lr, ip
 8001bf4:	ea21 0100 	bic.w	r1, r1, r0
 8001bf8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfa:	fa0e fe03 	lsl.w	lr, lr, r3
 8001bfe:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001c02:	ea41 0002 	orr.w	r0, r1, r2
 8001c06:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	e7ee      	b.n	8001bec <NVIC_EncodePriority+0x1c>
	...

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c10:	4a07      	ldr	r2, [pc, #28]	@ (8001c30 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001c12:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c14:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c18:	041b      	lsls	r3, r3, #16
 8001c1a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c1c:	0200      	lsls	r0, r0, #8
 8001c1e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c22:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001c24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001c2c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c34:	b510      	push	{r4, lr}
 8001c36:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <HAL_NVIC_SetPriority+0x1c>)
 8001c3a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001c40:	f7ff ffc6 	bl	8001bd0 <NVIC_EncodePriority>
 8001c44:	4601      	mov	r1, r0
 8001c46:	4620      	mov	r0, r4
 8001c48:	f7ff ffae 	bl	8001ba8 <__NVIC_SetPriority>
}
 8001c4c:	bd10      	pop	{r4, pc}
 8001c4e:	bf00      	nop
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c54:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c56:	f7ff ff99 	bl	8001b8c <__NVIC_EnableIRQ>
}
 8001c5a:	bd08      	pop	{r3, pc}

08001c5c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c5c:	3801      	subs	r0, #1
 8001c5e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001c62:	d20b      	bcs.n	8001c7c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c64:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001c68:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6a:	4a05      	ldr	r2, [pc, #20]	@ (8001c80 <HAL_SYSTICK_Config+0x24>)
 8001c6c:	21f0      	movs	r1, #240	@ 0xf0
 8001c6e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c72:	2000      	movs	r0, #0
 8001c74:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c76:	2207      	movs	r2, #7
 8001c78:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001c7c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c84:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 8001c86:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c88:	e066      	b.n	8001d58 <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c8a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c8c:	005e      	lsls	r6, r3, #1
 8001c8e:	2403      	movs	r4, #3
 8001c90:	40b4      	lsls	r4, r6
 8001c92:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c96:	68cc      	ldr	r4, [r1, #12]
 8001c98:	40b4      	lsls	r4, r6
 8001c9a:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001c9c:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c9e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ca0:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ca4:	684c      	ldr	r4, [r1, #4]
 8001ca6:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001caa:	409c      	lsls	r4, r3
 8001cac:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001cae:	6044      	str	r4, [r0, #4]
 8001cb0:	e063      	b.n	8001d7a <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cb2:	08dd      	lsrs	r5, r3, #3
 8001cb4:	3508      	adds	r5, #8
 8001cb6:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cba:	f003 0c07 	and.w	ip, r3, #7
 8001cbe:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001cc2:	f04f 0e0f 	mov.w	lr, #15
 8001cc6:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001cca:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cce:	690c      	ldr	r4, [r1, #16]
 8001cd0:	fa04 f40c 	lsl.w	r4, r4, ip
 8001cd4:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001cd8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001cdc:	e064      	b.n	8001da8 <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cde:	2404      	movs	r4, #4
 8001ce0:	e000      	b.n	8001ce4 <HAL_GPIO_Init+0x60>
 8001ce2:	2400      	movs	r4, #0
 8001ce4:	fa04 f40e 	lsl.w	r4, r4, lr
 8001ce8:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cea:	f10c 0c02 	add.w	ip, ip, #2
 8001cee:	4d4f      	ldr	r5, [pc, #316]	@ (8001e2c <HAL_GPIO_Init+0x1a8>)
 8001cf0:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cf4:	4c4e      	ldr	r4, [pc, #312]	@ (8001e30 <HAL_GPIO_Init+0x1ac>)
 8001cf6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001cf8:	43d4      	mvns	r4, r2
 8001cfa:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cfe:	684f      	ldr	r7, [r1, #4]
 8001d00:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001d04:	d001      	beq.n	8001d0a <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8001d06:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001d0a:	4d49      	ldr	r5, [pc, #292]	@ (8001e30 <HAL_GPIO_Init+0x1ac>)
 8001d0c:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8001d0e:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001d10:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d14:	684f      	ldr	r7, [r1, #4]
 8001d16:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8001d1a:	d001      	beq.n	8001d20 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 8001d1c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001d20:	4d43      	ldr	r5, [pc, #268]	@ (8001e30 <HAL_GPIO_Init+0x1ac>)
 8001d22:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d24:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8001d28:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d2c:	684f      	ldr	r7, [r1, #4]
 8001d2e:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 8001d32:	d001      	beq.n	8001d38 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8001d34:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8001d38:	4d3d      	ldr	r5, [pc, #244]	@ (8001e30 <HAL_GPIO_Init+0x1ac>)
 8001d3a:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001d3e:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8001d42:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d44:	684e      	ldr	r6, [r1, #4]
 8001d46:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001d4a:	d001      	beq.n	8001d50 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 8001d4c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 8001d50:	4a37      	ldr	r2, [pc, #220]	@ (8001e30 <HAL_GPIO_Init+0x1ac>)
 8001d52:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001d56:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d58:	680a      	ldr	r2, [r1, #0]
 8001d5a:	fa32 f403 	lsrs.w	r4, r2, r3
 8001d5e:	d064      	beq.n	8001e2a <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d60:	f04f 0c01 	mov.w	ip, #1
 8001d64:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8001d68:	ea1c 0202 	ands.w	r2, ip, r2
 8001d6c:	d0f3      	beq.n	8001d56 <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d6e:	684c      	ldr	r4, [r1, #4]
 8001d70:	f004 0403 	and.w	r4, r4, #3
 8001d74:	3c01      	subs	r4, #1
 8001d76:	2c01      	cmp	r4, #1
 8001d78:	d987      	bls.n	8001c8a <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7a:	684c      	ldr	r4, [r1, #4]
 8001d7c:	f004 0403 	and.w	r4, r4, #3
 8001d80:	2c03      	cmp	r4, #3
 8001d82:	d00c      	beq.n	8001d9e <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 8001d84:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d86:	005d      	lsls	r5, r3, #1
 8001d88:	f04f 0c03 	mov.w	ip, #3
 8001d8c:	fa0c fc05 	lsl.w	ip, ip, r5
 8001d90:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d94:	688c      	ldr	r4, [r1, #8]
 8001d96:	40ac      	lsls	r4, r5
 8001d98:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8001d9c:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d9e:	684c      	ldr	r4, [r1, #4]
 8001da0:	f004 0403 	and.w	r4, r4, #3
 8001da4:	2c02      	cmp	r4, #2
 8001da6:	d084      	beq.n	8001cb2 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8001da8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001daa:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001dae:	f04f 0c03 	mov.w	ip, #3
 8001db2:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001db6:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dba:	684c      	ldr	r4, [r1, #4]
 8001dbc:	f004 0403 	and.w	r4, r4, #3
 8001dc0:	fa04 f40e 	lsl.w	r4, r4, lr
 8001dc4:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001dc8:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dca:	684c      	ldr	r4, [r1, #4]
 8001dcc:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8001dd0:	d0c1      	beq.n	8001d56 <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 8001dd2:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001dd6:	f10c 0502 	add.w	r5, ip, #2
 8001dda:	4c14      	ldr	r4, [pc, #80]	@ (8001e2c <HAL_GPIO_Init+0x1a8>)
 8001ddc:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001de0:	f003 0e03 	and.w	lr, r3, #3
 8001de4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001de8:	240f      	movs	r4, #15
 8001dea:	fa04 f40e 	lsl.w	r4, r4, lr
 8001dee:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001df2:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8001df6:	f43f af74 	beq.w	8001ce2 <HAL_GPIO_Init+0x5e>
 8001dfa:	4c0e      	ldr	r4, [pc, #56]	@ (8001e34 <HAL_GPIO_Init+0x1b0>)
 8001dfc:	42a0      	cmp	r0, r4
 8001dfe:	d00e      	beq.n	8001e1e <HAL_GPIO_Init+0x19a>
 8001e00:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001e04:	42a0      	cmp	r0, r4
 8001e06:	d00c      	beq.n	8001e22 <HAL_GPIO_Init+0x19e>
 8001e08:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001e0c:	42a0      	cmp	r0, r4
 8001e0e:	d00a      	beq.n	8001e26 <HAL_GPIO_Init+0x1a2>
 8001e10:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001e14:	42a0      	cmp	r0, r4
 8001e16:	f43f af62 	beq.w	8001cde <HAL_GPIO_Init+0x5a>
 8001e1a:	2407      	movs	r4, #7
 8001e1c:	e762      	b.n	8001ce4 <HAL_GPIO_Init+0x60>
 8001e1e:	2401      	movs	r4, #1
 8001e20:	e760      	b.n	8001ce4 <HAL_GPIO_Init+0x60>
 8001e22:	2402      	movs	r4, #2
 8001e24:	e75e      	b.n	8001ce4 <HAL_GPIO_Init+0x60>
 8001e26:	2403      	movs	r4, #3
 8001e28:	e75c      	b.n	8001ce4 <HAL_GPIO_Init+0x60>
  }
}
 8001e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e2c:	40010000 	.word	0x40010000
 8001e30:	58000800 	.word	0x58000800
 8001e34:	48000400 	.word	0x48000400

08001e38 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001e38:	6903      	ldr	r3, [r0, #16]
 8001e3a:	4219      	tst	r1, r3
 8001e3c:	d001      	beq.n	8001e42 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8001e3e:	2001      	movs	r0, #1
 8001e40:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e42:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001e44:	4770      	bx	lr

08001e46 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e46:	b10a      	cbz	r2, 8001e4c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e48:	6181      	str	r1, [r0, #24]
 8001e4a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e4c:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8001e4e:	4770      	bx	lr

08001e50 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e50:	4770      	bx	lr
	...

08001e54 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e54:	4a02      	ldr	r2, [pc, #8]	@ (8001e60 <HAL_PWR_EnableBkUpAccess+0xc>)
 8001e56:	6813      	ldr	r3, [r2, #0]
 8001e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e5c:	6013      	str	r3, [r2, #0]
}
 8001e5e:	4770      	bx	lr
 8001e60:	58000400 	.word	0x58000400

08001e64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8001e64:	4b02      	ldr	r3, [pc, #8]	@ (8001e70 <HAL_PWREx_GetVoltageRange+0xc>)
 8001e66:	6818      	ldr	r0, [r3, #0]
}
 8001e68:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	58000400 	.word	0x58000400

08001e74 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8001e74:	b530      	push	{r4, r5, lr}
 8001e76:	b08d      	sub	sp, #52	@ 0x34
 8001e78:	4605      	mov	r5, r0
 8001e7a:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001e7c:	4c2b      	ldr	r4, [pc, #172]	@ (8001f2c <RCC_SetFlashLatency+0xb8>)
 8001e7e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e82:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8001e86:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8001e8a:	ab05      	add	r3, sp, #20
 8001e8c:	f104 0210 	add.w	r2, r4, #16
 8001e90:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8001e96:	f10d 0c04 	add.w	ip, sp, #4
 8001e9a:	341c      	adds	r4, #28
 8001e9c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ea0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ea4:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 8001ea8:	d007      	beq.n	8001eba <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e014      	b.n	8001ed8 <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 8001eae:	aa0c      	add	r2, sp, #48	@ 0x30
 8001eb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001eb4:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8001eb8:	e01e      	b.n	8001ef8 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001eba:	2300      	movs	r3, #0
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d808      	bhi.n	8001ed2 <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8001ec0:	aa0c      	add	r2, sp, #48	@ 0x30
 8001ec2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001ec6:	f852 2c10 	ldr.w	r2, [r2, #-16]
 8001eca:	42aa      	cmp	r2, r5
 8001ecc:	d2ef      	bcs.n	8001eae <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001ece:	3301      	adds	r3, #1
 8001ed0:	e7f4      	b.n	8001ebc <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001ed2:	2500      	movs	r5, #0
 8001ed4:	e010      	b.n	8001ef8 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d80c      	bhi.n	8001ef6 <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8001edc:	aa0c      	add	r2, sp, #48	@ 0x30
 8001ede:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001ee2:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 8001ee6:	42aa      	cmp	r2, r5
 8001ee8:	d3f5      	bcc.n	8001ed6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001eea:	aa0c      	add	r2, sp, #48	@ 0x30
 8001eec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001ef0:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8001ef4:	e000      	b.n	8001ef8 <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001ef6:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8001ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f30 <RCC_SetFlashLatency+0xbc>)
 8001efa:	6813      	ldr	r3, [r2, #0]
 8001efc:	f023 0307 	bic.w	r3, r3, #7
 8001f00:	432b      	orrs	r3, r5
 8001f02:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001f04:	f7ff f902 	bl	800110c <HAL_GetTick>
 8001f08:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <RCC_SetFlashLatency+0xbc>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	42ab      	cmp	r3, r5
 8001f14:	d006      	beq.n	8001f24 <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001f16:	f7ff f8f9 	bl	800110c <HAL_GetTick>
 8001f1a:	1b00      	subs	r0, r0, r4
 8001f1c:	2802      	cmp	r0, #2
 8001f1e:	d9f4      	bls.n	8001f0a <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 8001f20:	2003      	movs	r0, #3
 8001f22:	e000      	b.n	8001f26 <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 8001f24:	2000      	movs	r0, #0
}
 8001f26:	b00d      	add	sp, #52	@ 0x34
 8001f28:	bd30      	pop	{r4, r5, pc}
 8001f2a:	bf00      	nop
 8001f2c:	080054a0 	.word	0x080054a0
 8001f30:	58004000 	.word	0x58004000

08001f34 <RCC_SetFlashLatencyFromMSIRange>:
{
 8001f34:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 8001f36:	28b0      	cmp	r0, #176	@ 0xb0
 8001f38:	d916      	bls.n	8001f68 <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f74 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8001f3c:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001f3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f42:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f78 <RCC_SetFlashLatencyFromMSIRange+0x44>)
 8001f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f50:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001f54:	f7ff ff86 	bl	8001e64 <HAL_PWREx_GetVoltageRange>
 8001f58:	4601      	mov	r1, r0
 8001f5a:	4b08      	ldr	r3, [pc, #32]	@ (8001f7c <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8001f5c:	fba3 3404 	umull	r3, r4, r3, r4
 8001f60:	0ca0      	lsrs	r0, r4, #18
 8001f62:	f7ff ff87 	bl	8001e74 <RCC_SetFlashLatency>
}
 8001f66:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8001f68:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8001f6c:	4b01      	ldr	r3, [pc, #4]	@ (8001f74 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8001f6e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001f72:	e7e4      	b.n	8001f3e <RCC_SetFlashLatencyFromMSIRange+0xa>
 8001f74:	0800562c 	.word	0x0800562c
 8001f78:	0800568c 	.word	0x0800568c
 8001f7c:	431bde83 	.word	0x431bde83

08001f80 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f84:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f86:	f013 030c 	ands.w	r3, r3, #12
 8001f8a:	d10d      	bne.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001f8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001f96:	2bb0      	cmp	r3, #176	@ 0xb0
 8001f98:	d804      	bhi.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	4a25      	ldr	r2, [pc, #148]	@ (8002034 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f9e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fa2:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8001fa4:	23b0      	movs	r3, #176	@ 0xb0
 8001fa6:	e7f8      	b.n	8001f9a <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa8:	2b04      	cmp	r3, #4
 8001faa:	d03e      	beq.n	800202a <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d010      	beq.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001fb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d031      	beq.n	8002022 <HAL_RCC_GetSysClockFreq+0xa2>
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d10f      	bne.n	8001fe2 <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001fc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001fcc:	d12b      	bne.n	8002026 <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 8001fce:	481a      	ldr	r0, [pc, #104]	@ (8002038 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fd0:	e012      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x78>
 8001fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001fdc:	d027      	beq.n	800202e <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 8001fde:	4817      	ldr	r0, [pc, #92]	@ (800203c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fe0:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001fe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001fec:	2bb0      	cmp	r3, #176	@ 0xb0
 8001fee:	d816      	bhi.n	800201e <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	4a10      	ldr	r2, [pc, #64]	@ (8002034 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ff4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001ff8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ffc:	68d3      	ldr	r3, [r2, #12]
 8001ffe:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002002:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002006:	68d3      	ldr	r3, [r2, #12]
 8002008:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800200c:	3301      	adds	r3, #1
 800200e:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002012:	68d3      	ldr	r3, [r2, #12]
 8002014:	0f5b      	lsrs	r3, r3, #29
 8002016:	3301      	adds	r3, #1
 8002018:	fbb0 f0f3 	udiv	r0, r0, r3
 800201c:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 800201e:	23b0      	movs	r3, #176	@ 0xb0
 8002020:	e7e6      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 8002022:	4806      	ldr	r0, [pc, #24]	@ (800203c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002024:	e7e8      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 8002026:	4805      	ldr	r0, [pc, #20]	@ (800203c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002028:	e7e6      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 800202a:	4804      	ldr	r0, [pc, #16]	@ (800203c <HAL_RCC_GetSysClockFreq+0xbc>)
 800202c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800202e:	4802      	ldr	r0, [pc, #8]	@ (8002038 <HAL_RCC_GetSysClockFreq+0xb8>)
}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	0800562c 	.word	0x0800562c
 8002038:	01e84800 	.word	0x01e84800
 800203c:	00f42400 	.word	0x00f42400

08002040 <HAL_RCC_GetHCLKFreq>:
{
 8002040:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002042:	f7ff ff9d 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002050:	4a02      	ldr	r2, [pc, #8]	@ (800205c <HAL_RCC_GetHCLKFreq+0x1c>)
 8002052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002056:	fbb0 f0f3 	udiv	r0, r0, r3
 800205a:	bd08      	pop	{r3, pc}
 800205c:	0800568c 	.word	0x0800568c

08002060 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002060:	2800      	cmp	r0, #0
 8002062:	f000 8372 	beq.w	800274a <HAL_RCC_OscConfig+0x6ea>
{
 8002066:	b538      	push	{r3, r4, r5, lr}
 8002068:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800206a:	6803      	ldr	r3, [r0, #0]
 800206c:	f013 0f20 	tst.w	r3, #32
 8002070:	d02d      	beq.n	80020ce <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002072:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002076:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002078:	68d2      	ldr	r2, [r2, #12]
 800207a:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800207e:	f013 030c 	ands.w	r3, r3, #12
 8002082:	d058      	beq.n	8002136 <HAL_RCC_OscConfig+0xd6>
 8002084:	2b0c      	cmp	r3, #12
 8002086:	d054      	beq.n	8002132 <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002088:	69e3      	ldr	r3, [r4, #28]
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 80a0 	beq.w	80021d0 <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002090:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002094:	6813      	ldr	r3, [r2, #0]
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800209c:	f7ff f836 	bl	800110c <HAL_GetTick>
 80020a0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80020a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f013 0f02 	tst.w	r3, #2
 80020ac:	f000 8088 	beq.w	80021c0 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020b0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80020b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020b6:	6811      	ldr	r1, [r2, #0]
 80020b8:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 80020bc:	430b      	orrs	r3, r1
 80020be:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020c0:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80020c2:	6853      	ldr	r3, [r2, #4]
 80020c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80020c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80020cc:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ce:	6823      	ldr	r3, [r4, #0]
 80020d0:	f013 0f01 	tst.w	r3, #1
 80020d4:	f000 809a 	beq.w	800220c <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80020d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020dc:	6893      	ldr	r3, [r2, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80020e2:	68d2      	ldr	r2, [r2, #12]
 80020e4:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80020e8:	2b08      	cmp	r3, #8
 80020ea:	f000 808b 	beq.w	8002204 <HAL_RCC_OscConfig+0x1a4>
 80020ee:	2b0c      	cmp	r3, #12
 80020f0:	f000 8085 	beq.w	80021fe <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f4:	6863      	ldr	r3, [r4, #4]
 80020f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020fa:	f000 80b0 	beq.w	800225e <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80020fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002102:	6813      	ldr	r3, [r2, #0]
 8002104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002108:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800210a:	6863      	ldr	r3, [r4, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 80ad 	beq.w	800226c <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 8002112:	f7fe fffb 	bl	800110c <HAL_GetTick>
 8002116:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002122:	d173      	bne.n	800220c <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002124:	f7fe fff2 	bl	800110c <HAL_GetTick>
 8002128:	1b40      	subs	r0, r0, r5
 800212a:	2864      	cmp	r0, #100	@ 0x64
 800212c:	d9f4      	bls.n	8002118 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 800212e:	2003      	movs	r0, #3
 8002130:	e316      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002132:	2a01      	cmp	r2, #1
 8002134:	d1a8      	bne.n	8002088 <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002136:	69e3      	ldr	r3, [r4, #28]
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 8308 	beq.w	800274e <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800213e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002140:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 800214a:	2bb0      	cmp	r3, #176	@ 0xb0
 800214c:	d821      	bhi.n	8002192 <HAL_RCC_OscConfig+0x132>
 800214e:	4298      	cmp	r0, r3
 8002150:	d921      	bls.n	8002196 <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002152:	f7ff feef 	bl	8001f34 <RCC_SetFlashLatencyFromMSIRange>
 8002156:	2800      	cmp	r0, #0
 8002158:	f040 82fb 	bne.w	8002752 <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800215c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800215e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002162:	6811      	ldr	r1, [r2, #0]
 8002164:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8002168:	430b      	orrs	r3, r1
 800216a:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800216c:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800216e:	6853      	ldr	r3, [r2, #4]
 8002170:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002174:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002178:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800217a:	f7ff ff61 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 800217e:	4bbf      	ldr	r3, [pc, #764]	@ (800247c <HAL_RCC_OscConfig+0x41c>)
 8002180:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002182:	4bbf      	ldr	r3, [pc, #764]	@ (8002480 <HAL_RCC_OscConfig+0x420>)
 8002184:	6818      	ldr	r0, [r3, #0]
 8002186:	f7fe ff77 	bl	8001078 <HAL_InitTick>
 800218a:	2800      	cmp	r0, #0
 800218c:	d09f      	beq.n	80020ce <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 800218e:	2001      	movs	r0, #1
 8002190:	e2e6      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8002192:	23b0      	movs	r3, #176	@ 0xb0
 8002194:	e7db      	b.n	800214e <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002196:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800219a:	6813      	ldr	r3, [r2, #0]
 800219c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021a0:	4318      	orrs	r0, r3
 80021a2:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a4:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80021a6:	6853      	ldr	r3, [r2, #4]
 80021a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80021ac:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80021b0:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021b2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80021b4:	f7ff febe 	bl	8001f34 <RCC_SetFlashLatencyFromMSIRange>
 80021b8:	2800      	cmp	r0, #0
 80021ba:	d0de      	beq.n	800217a <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 80021bc:	2001      	movs	r0, #1
 80021be:	e2cf      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021c0:	f7fe ffa4 	bl	800110c <HAL_GetTick>
 80021c4:	1b40      	subs	r0, r0, r5
 80021c6:	2802      	cmp	r0, #2
 80021c8:	f67f af6b 	bls.w	80020a2 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 80021cc:	2003      	movs	r0, #3
 80021ce:	e2c7      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80021d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021d4:	6813      	ldr	r3, [r2, #0]
 80021d6:	f023 0301 	bic.w	r3, r3, #1
 80021da:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80021dc:	f7fe ff96 	bl	800110c <HAL_GetTick>
 80021e0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80021e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f013 0f02 	tst.w	r3, #2
 80021ec:	f43f af6f 	beq.w	80020ce <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021f0:	f7fe ff8c 	bl	800110c <HAL_GetTick>
 80021f4:	1b40      	subs	r0, r0, r5
 80021f6:	2802      	cmp	r0, #2
 80021f8:	d9f3      	bls.n	80021e2 <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 80021fa:	2003      	movs	r0, #3
 80021fc:	e2b0      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80021fe:	2a03      	cmp	r2, #3
 8002200:	f47f af78 	bne.w	80020f4 <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002204:	6863      	ldr	r3, [r4, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 82a5 	beq.w	8002756 <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800220c:	6823      	ldr	r3, [r4, #0]
 800220e:	f013 0f02 	tst.w	r3, #2
 8002212:	d054      	beq.n	80022be <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002214:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002218:	6893      	ldr	r3, [r2, #8]
 800221a:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800221e:	68d2      	ldr	r2, [r2, #12]
 8002220:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002224:	2b04      	cmp	r3, #4
 8002226:	d033      	beq.n	8002290 <HAL_RCC_OscConfig+0x230>
 8002228:	2b0c      	cmp	r3, #12
 800222a:	d02f      	beq.n	800228c <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800222c:	68e3      	ldr	r3, [r4, #12]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d071      	beq.n	8002316 <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002232:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002236:	6813      	ldr	r3, [r2, #0]
 8002238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800223c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800223e:	f7fe ff65 	bl	800110c <HAL_GetTick>
 8002242:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800224e:	d12d      	bne.n	80022ac <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002250:	f7fe ff5c 	bl	800110c <HAL_GetTick>
 8002254:	1b40      	subs	r0, r0, r5
 8002256:	2802      	cmp	r0, #2
 8002258:	d9f4      	bls.n	8002244 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 800225a:	2003      	movs	r0, #3
 800225c:	e280      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800225e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002262:	6813      	ldr	r3, [r2, #0]
 8002264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002268:	6013      	str	r3, [r2, #0]
}
 800226a:	e74e      	b.n	800210a <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 800226c:	f7fe ff4e 	bl	800110c <HAL_GetTick>
 8002270:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800227c:	d0c6      	beq.n	800220c <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227e:	f7fe ff45 	bl	800110c <HAL_GetTick>
 8002282:	1b40      	subs	r0, r0, r5
 8002284:	2864      	cmp	r0, #100	@ 0x64
 8002286:	d9f4      	bls.n	8002272 <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 8002288:	2003      	movs	r0, #3
 800228a:	e269      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800228c:	2a02      	cmp	r2, #2
 800228e:	d1cd      	bne.n	800222c <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002290:	68e3      	ldr	r3, [r4, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 8261 	beq.w	800275a <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002298:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800229a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800229e:	6853      	ldr	r3, [r2, #4]
 80022a0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80022a4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80022a8:	6053      	str	r3, [r2, #4]
}
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ac:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80022ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022b2:	6853      	ldr	r3, [r2, #4]
 80022b4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80022b8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80022bc:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	f013 0f18 	tst.w	r3, #24
 80022c4:	f000 80de 	beq.w	8002484 <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022c8:	6962      	ldr	r2, [r4, #20]
 80022ca:	2a00      	cmp	r2, #0
 80022cc:	f000 80a3 	beq.w	8002416 <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80022d0:	f013 0f10 	tst.w	r3, #16
 80022d4:	d070      	beq.n	80023b8 <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80022d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022de:	f013 0f02 	tst.w	r3, #2
 80022e2:	d12e      	bne.n	8002342 <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80022e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022e8:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 80022f4:	f7fe ff0a 	bl	800110c <HAL_GetTick>
 80022f8:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80022fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002302:	f013 0f02 	tst.w	r3, #2
 8002306:	d11c      	bne.n	8002342 <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002308:	f7fe ff00 	bl	800110c <HAL_GetTick>
 800230c:	1b40      	subs	r0, r0, r5
 800230e:	2802      	cmp	r0, #2
 8002310:	d9f3      	bls.n	80022fa <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 8002312:	2003      	movs	r0, #3
 8002314:	e224      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002316:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800231a:	6813      	ldr	r3, [r2, #0]
 800231c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002320:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002322:	f7fe fef3 	bl	800110c <HAL_GetTick>
 8002326:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002332:	d0c4      	beq.n	80022be <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002334:	f7fe feea 	bl	800110c <HAL_GetTick>
 8002338:	1b40      	subs	r0, r0, r5
 800233a:	2802      	cmp	r0, #2
 800233c:	d9f4      	bls.n	8002328 <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 800233e:	2003      	movs	r0, #3
 8002340:	e20e      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002342:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002346:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800234a:	f043 0304 	orr.w	r3, r3, #4
 800234e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8002352:	f7fe fedb 	bl	800110c <HAL_GetTick>
 8002356:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002358:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800235c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002360:	f013 0f08 	tst.w	r3, #8
 8002364:	d106      	bne.n	8002374 <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002366:	f7fe fed1 	bl	800110c <HAL_GetTick>
 800236a:	1b40      	subs	r0, r0, r5
 800236c:	2803      	cmp	r0, #3
 800236e:	d9f3      	bls.n	8002358 <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8002370:	2003      	movs	r0, #3
 8002372:	e1f5      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002374:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002376:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800237a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800237e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002382:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002386:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800238a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800238e:	f023 0301 	bic.w	r3, r3, #1
 8002392:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8002396:	f7fe feb9 	bl	800110c <HAL_GetTick>
 800239a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800239c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a4:	f013 0f02 	tst.w	r3, #2
 80023a8:	d06c      	beq.n	8002484 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80023aa:	f7fe feaf 	bl	800110c <HAL_GetTick>
 80023ae:	1b40      	subs	r0, r0, r5
 80023b0:	2802      	cmp	r0, #2
 80023b2:	d9f3      	bls.n	800239c <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 80023b4:	2003      	movs	r0, #3
 80023b6:	e1d3      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80023b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023bc:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 80023c8:	f7fe fea0 	bl	800110c <HAL_GetTick>
 80023cc:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80023ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d6:	f013 0f02 	tst.w	r3, #2
 80023da:	d106      	bne.n	80023ea <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80023dc:	f7fe fe96 	bl	800110c <HAL_GetTick>
 80023e0:	1b40      	subs	r0, r0, r5
 80023e2:	2802      	cmp	r0, #2
 80023e4:	d9f3      	bls.n	80023ce <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 80023e6:	2003      	movs	r0, #3
 80023e8:	e1ba      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80023ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023ee:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80023f2:	f023 0304 	bic.w	r3, r3, #4
 80023f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80023fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002402:	f013 0f08 	tst.w	r3, #8
 8002406:	d03d      	beq.n	8002484 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002408:	f7fe fe80 	bl	800110c <HAL_GetTick>
 800240c:	1b40      	subs	r0, r0, r5
 800240e:	2803      	cmp	r0, #3
 8002410:	d9f3      	bls.n	80023fa <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8002412:	2003      	movs	r0, #3
 8002414:	e1a4      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002416:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800241a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800241e:	f023 0304 	bic.w	r3, r3, #4
 8002422:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8002426:	f7fe fe71 	bl	800110c <HAL_GetTick>
 800242a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800242c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002430:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002434:	f013 0f08 	tst.w	r3, #8
 8002438:	d118      	bne.n	800246c <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800243a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800243e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002442:	f023 0301 	bic.w	r3, r3, #1
 8002446:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800244a:	f7fe fe5f 	bl	800110c <HAL_GetTick>
 800244e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002450:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002454:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002458:	f013 0f02 	tst.w	r3, #2
 800245c:	d012      	beq.n	8002484 <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800245e:	f7fe fe55 	bl	800110c <HAL_GetTick>
 8002462:	1b40      	subs	r0, r0, r5
 8002464:	2802      	cmp	r0, #2
 8002466:	d9f3      	bls.n	8002450 <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 8002468:	2003      	movs	r0, #3
 800246a:	e179      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800246c:	f7fe fe4e 	bl	800110c <HAL_GetTick>
 8002470:	1b40      	subs	r0, r0, r5
 8002472:	2803      	cmp	r0, #3
 8002474:	d9da      	bls.n	800242c <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 8002476:	2003      	movs	r0, #3
 8002478:	e172      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
 800247a:	bf00      	nop
 800247c:	20000010 	.word	0x20000010
 8002480:	2000000c 	.word	0x2000000c
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	f013 0f04 	tst.w	r3, #4
 800248a:	d068      	beq.n	800255e <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800248c:	4bb7      	ldr	r3, [pc, #732]	@ (800276c <HAL_RCC_OscConfig+0x70c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002494:	d027      	beq.n	80024e6 <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002496:	68a3      	ldr	r3, [r4, #8]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d035      	beq.n	8002508 <HAL_RCC_OscConfig+0x4a8>
 800249c:	2b05      	cmp	r3, #5
 800249e:	d03c      	beq.n	800251a <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80024a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024a4:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80024a8:	f022 0201 	bic.w	r2, r2, #1
 80024ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80024b0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80024b4:	f022 0204 	bic.w	r2, r2, #4
 80024b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024bc:	68a3      	ldr	r3, [r4, #8]
 80024be:	b3db      	cbz	r3, 8002538 <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 80024c0:	f7fe fe24 	bl	800110c <HAL_GetTick>
 80024c4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80024c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ce:	f013 0f02 	tst.w	r3, #2
 80024d2:	d144      	bne.n	800255e <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d4:	f7fe fe1a 	bl	800110c <HAL_GetTick>
 80024d8:	1b40      	subs	r0, r0, r5
 80024da:	f241 3388 	movw	r3, #5000	@ 0x1388
 80024de:	4298      	cmp	r0, r3
 80024e0:	d9f1      	bls.n	80024c6 <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 80024e2:	2003      	movs	r0, #3
 80024e4:	e13c      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 80024e6:	f7ff fcb5 	bl	8001e54 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 80024ea:	f7fe fe0f 	bl	800110c <HAL_GetTick>
 80024ee:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024f0:	4b9e      	ldr	r3, [pc, #632]	@ (800276c <HAL_RCC_OscConfig+0x70c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80024f8:	d1cd      	bne.n	8002496 <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fa:	f7fe fe07 	bl	800110c <HAL_GetTick>
 80024fe:	1b40      	subs	r0, r0, r5
 8002500:	2802      	cmp	r0, #2
 8002502:	d9f5      	bls.n	80024f0 <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8002504:	2003      	movs	r0, #3
 8002506:	e12b      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002508:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800250c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002510:	f043 0301 	orr.w	r3, r3, #1
 8002514:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002518:	e7d0      	b.n	80024bc <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800251a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800251e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002522:	f042 0204 	orr.w	r2, r2, #4
 8002526:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800252a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800252e:	f042 0201 	orr.w	r2, r2, #1
 8002532:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8002536:	e7c1      	b.n	80024bc <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 8002538:	f7fe fde8 	bl	800110c <HAL_GetTick>
 800253c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800253e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002546:	f013 0f02 	tst.w	r3, #2
 800254a:	d008      	beq.n	800255e <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800254c:	f7fe fdde 	bl	800110c <HAL_GetTick>
 8002550:	1b40      	subs	r0, r0, r5
 8002552:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002556:	4298      	cmp	r0, r3
 8002558:	d9f1      	bls.n	800253e <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 800255a:	2003      	movs	r0, #3
 800255c:	e100      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800255e:	6823      	ldr	r3, [r4, #0]
 8002560:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002564:	d033      	beq.n	80025ce <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002566:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002568:	b1c3      	cbz	r3, 800259c <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800256a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800256e:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800257a:	f7fe fdc7 	bl	800110c <HAL_GetTick>
 800257e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8002580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002584:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002588:	f013 0f02 	tst.w	r3, #2
 800258c:	d11f      	bne.n	80025ce <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800258e:	f7fe fdbd 	bl	800110c <HAL_GetTick>
 8002592:	1b40      	subs	r0, r0, r5
 8002594:	2802      	cmp	r0, #2
 8002596:	d9f3      	bls.n	8002580 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 8002598:	2003      	movs	r0, #3
 800259a:	e0e1      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800259c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025a0:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80025a4:	f023 0301 	bic.w	r3, r3, #1
 80025a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80025ac:	f7fe fdae 	bl	800110c <HAL_GetTick>
 80025b0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80025b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025ba:	f013 0f02 	tst.w	r3, #2
 80025be:	d006      	beq.n	80025ce <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025c0:	f7fe fda4 	bl	800110c <HAL_GetTick>
 80025c4:	1b40      	subs	r0, r0, r5
 80025c6:	2802      	cmp	r0, #2
 80025c8:	d9f3      	bls.n	80025b2 <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 80025ca:	2003      	movs	r0, #3
 80025cc:	e0c8      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025ce:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 80c4 	beq.w	800275e <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80025d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025da:	6891      	ldr	r1, [r2, #8]
 80025dc:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80025e0:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d019      	beq.n	800261a <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025e6:	290c      	cmp	r1, #12
 80025e8:	f000 80bd 	beq.w	8002766 <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80025ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025f0:	6813      	ldr	r3, [r2, #0]
 80025f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025f6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80025f8:	f7fe fd88 	bl	800110c <HAL_GetTick>
 80025fc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002608:	f000 8097 	beq.w	800273a <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800260c:	f7fe fd7e 	bl	800110c <HAL_GetTick>
 8002610:	1b00      	subs	r0, r0, r4
 8002612:	2802      	cmp	r0, #2
 8002614:	d9f3      	bls.n	80025fe <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 8002616:	2003      	movs	r0, #3
 8002618:	e0a2      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261a:	f002 0303 	and.w	r3, r2, #3
 800261e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002620:	4283      	cmp	r3, r0
 8002622:	d00a      	beq.n	800263a <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002624:	290c      	cmp	r1, #12
 8002626:	f000 809c 	beq.w	8002762 <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800262a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8002634:	d022      	beq.n	800267c <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 8002636:	2001      	movs	r0, #1
 8002638:	e092      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800263a:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 800263e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002640:	4283      	cmp	r3, r0
 8002642:	d1ef      	bne.n	8002624 <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002644:	f3c2 2306 	ubfx	r3, r2, #8, #7
 8002648:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800264a:	4283      	cmp	r3, r0
 800264c:	d1ea      	bne.n	8002624 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800264e:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 8002652:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002654:	4283      	cmp	r3, r0
 8002656:	d1e5      	bne.n	8002624 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002658:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 800265c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800265e:	4283      	cmp	r3, r0
 8002660:	d1e0      	bne.n	8002624 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002662:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 8002666:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002668:	429a      	cmp	r2, r3
 800266a:	d1db      	bne.n	8002624 <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800266c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002676:	d044      	beq.n	8002702 <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 8002678:	2000      	movs	r0, #0
 800267a:	e071      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
 800267c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002680:	6813      	ldr	r3, [r2, #0]
 8002682:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002686:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8002688:	f7fe fd40 	bl	800110c <HAL_GetTick>
 800268c:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800268e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002698:	d006      	beq.n	80026a8 <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800269a:	f7fe fd37 	bl	800110c <HAL_GetTick>
 800269e:	1b40      	subs	r0, r0, r5
 80026a0:	2802      	cmp	r0, #2
 80026a2:	d9f4      	bls.n	800268e <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 80026a4:	2003      	movs	r0, #3
 80026a6:	e05b      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026ac:	68d3      	ldr	r3, [r2, #12]
 80026ae:	4930      	ldr	r1, [pc, #192]	@ (8002770 <HAL_RCC_OscConfig+0x710>)
 80026b0:	4019      	ands	r1, r3
 80026b2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80026b4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80026b6:	4303      	orrs	r3, r0
 80026b8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80026ba:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80026be:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80026c0:	4303      	orrs	r3, r0
 80026c2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80026c4:	4303      	orrs	r3, r0
 80026c6:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80026c8:	4303      	orrs	r3, r0
 80026ca:	4319      	orrs	r1, r3
 80026cc:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80026ce:	6813      	ldr	r3, [r2, #0]
 80026d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026d4:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026d6:	68d3      	ldr	r3, [r2, #12]
 80026d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026dc:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 80026de:	f7fe fd15 	bl	800110c <HAL_GetTick>
 80026e2:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80026ee:	d106      	bne.n	80026fe <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f0:	f7fe fd0c 	bl	800110c <HAL_GetTick>
 80026f4:	1b00      	subs	r0, r0, r4
 80026f6:	2802      	cmp	r0, #2
 80026f8:	d9f4      	bls.n	80026e4 <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 80026fa:	2003      	movs	r0, #3
 80026fc:	e030      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80026fe:	2000      	movs	r0, #0
 8002700:	e02e      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
 8002702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800270c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002714:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8002716:	f7fe fcf9 	bl	800110c <HAL_GetTick>
 800271a:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800271c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002726:	d106      	bne.n	8002736 <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002728:	f7fe fcf0 	bl	800110c <HAL_GetTick>
 800272c:	1b03      	subs	r3, r0, r4
 800272e:	2b02      	cmp	r3, #2
 8002730:	d9f4      	bls.n	800271c <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 8002732:	2003      	movs	r0, #3
 8002734:	e014      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8002736:	2000      	movs	r0, #0
 8002738:	e012      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800273a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800273e:	68d1      	ldr	r1, [r2, #12]
 8002740:	4b0c      	ldr	r3, [pc, #48]	@ (8002774 <HAL_RCC_OscConfig+0x714>)
 8002742:	400b      	ands	r3, r1
 8002744:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002746:	2000      	movs	r0, #0
 8002748:	e00a      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 800274a:	2001      	movs	r0, #1
}
 800274c:	4770      	bx	lr
        return HAL_ERROR;
 800274e:	2001      	movs	r0, #1
 8002750:	e006      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 8002752:	2001      	movs	r0, #1
 8002754:	e004      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8002756:	2001      	movs	r0, #1
 8002758:	e002      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800275a:	2001      	movs	r0, #1
 800275c:	e000      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 800275e:	2000      	movs	r0, #0
}
 8002760:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 8002762:	2001      	movs	r0, #1
 8002764:	e7fc      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8002766:	2001      	movs	r0, #1
 8002768:	e7fa      	b.n	8002760 <HAL_RCC_OscConfig+0x700>
 800276a:	bf00      	nop
 800276c:	58000400 	.word	0x58000400
 8002770:	11c1808c 	.word	0x11c1808c
 8002774:	eefefffc 	.word	0xeefefffc

08002778 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002778:	2800      	cmp	r0, #0
 800277a:	f000 8127 	beq.w	80029cc <HAL_RCC_ClockConfig+0x254>
{
 800277e:	b570      	push	{r4, r5, r6, lr}
 8002780:	460c      	mov	r4, r1
 8002782:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002784:	4b93      	ldr	r3, [pc, #588]	@ (80029d4 <HAL_RCC_ClockConfig+0x25c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	428b      	cmp	r3, r1
 800278e:	d32d      	bcc.n	80027ec <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002790:	682b      	ldr	r3, [r5, #0]
 8002792:	f013 0f02 	tst.w	r3, #2
 8002796:	d13f      	bne.n	8002818 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002798:	682b      	ldr	r3, [r5, #0]
 800279a:	f013 0f20 	tst.w	r3, #32
 800279e:	d153      	bne.n	8002848 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80027a0:	682b      	ldr	r3, [r5, #0]
 80027a2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80027a6:	d16a      	bne.n	800287e <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a8:	682b      	ldr	r3, [r5, #0]
 80027aa:	f013 0f04 	tst.w	r3, #4
 80027ae:	f040 8083 	bne.w	80028b8 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b2:	682b      	ldr	r3, [r5, #0]
 80027b4:	f013 0f08 	tst.w	r3, #8
 80027b8:	f040 8097 	bne.w	80028ea <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027bc:	682b      	ldr	r3, [r5, #0]
 80027be:	f013 0f01 	tst.w	r3, #1
 80027c2:	f000 80de 	beq.w	8002982 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c6:	686b      	ldr	r3, [r5, #4]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	f000 80a8 	beq.w	800291e <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	f000 80ad 	beq.w	800292e <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f040 80b2 	bne.w	800293e <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80027da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	f012 0f02 	tst.w	r2, #2
 80027e4:	f040 80b1 	bne.w	800294a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80027e8:	2001      	movs	r0, #1
 80027ea:	e0ee      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ec:	4a79      	ldr	r2, [pc, #484]	@ (80029d4 <HAL_RCC_ClockConfig+0x25c>)
 80027ee:	6813      	ldr	r3, [r2, #0]
 80027f0:	f023 0307 	bic.w	r3, r3, #7
 80027f4:	430b      	orrs	r3, r1
 80027f6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80027f8:	f7fe fc88 	bl	800110c <HAL_GetTick>
 80027fc:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	4b75      	ldr	r3, [pc, #468]	@ (80029d4 <HAL_RCC_ClockConfig+0x25c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	42a3      	cmp	r3, r4
 8002808:	d0c2      	beq.n	8002790 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800280a:	f7fe fc7f 	bl	800110c <HAL_GetTick>
 800280e:	1b80      	subs	r0, r0, r6
 8002810:	2802      	cmp	r0, #2
 8002812:	d9f4      	bls.n	80027fe <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8002814:	2003      	movs	r0, #3
 8002816:	e0d8      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002818:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800281a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800281e:	688a      	ldr	r2, [r1, #8]
 8002820:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002824:	4313      	orrs	r3, r2
 8002826:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002828:	f7fe fc70 	bl	800110c <HAL_GetTick>
 800282c:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800282e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002838:	d1ae      	bne.n	8002798 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800283a:	f7fe fc67 	bl	800110c <HAL_GetTick>
 800283e:	1b80      	subs	r0, r0, r6
 8002840:	2802      	cmp	r0, #2
 8002842:	d9f4      	bls.n	800282e <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8002844:	2003      	movs	r0, #3
 8002846:	e0c0      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002848:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800284a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800284e:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 8002852:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002856:	4313      	orrs	r3, r2
 8002858:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 800285c:	f7fe fc56 	bl	800110c <HAL_GetTick>
 8002860:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002866:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800286a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800286e:	d197      	bne.n	80027a0 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002870:	f7fe fc4c 	bl	800110c <HAL_GetTick>
 8002874:	1b80      	subs	r0, r0, r6
 8002876:	2802      	cmp	r0, #2
 8002878:	d9f3      	bls.n	8002862 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 800287a:	2003      	movs	r0, #3
 800287c:	e0a5      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800287e:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002880:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002884:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 8002888:	f023 030f 	bic.w	r3, r3, #15
 800288c:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8002890:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8002894:	f7fe fc3a 	bl	800110c <HAL_GetTick>
 8002898:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800289a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800289e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80028a2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80028a6:	f47f af7f 	bne.w	80027a8 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80028aa:	f7fe fc2f 	bl	800110c <HAL_GetTick>
 80028ae:	1b80      	subs	r0, r0, r6
 80028b0:	2802      	cmp	r0, #2
 80028b2:	d9f2      	bls.n	800289a <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 80028b4:	2003      	movs	r0, #3
 80028b6:	e088      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80028b8:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80028ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028be:	688a      	ldr	r2, [r1, #8]
 80028c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80028c4:	4313      	orrs	r3, r2
 80028c6:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80028c8:	f7fe fc20 	bl	800110c <HAL_GetTick>
 80028cc:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80028ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80028d8:	f47f af6b 	bne.w	80027b2 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80028dc:	f7fe fc16 	bl	800110c <HAL_GetTick>
 80028e0:	1b80      	subs	r0, r0, r6
 80028e2:	2802      	cmp	r0, #2
 80028e4:	d9f3      	bls.n	80028ce <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 80028e6:	2003      	movs	r0, #3
 80028e8:	e06f      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80028ea:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80028ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028f0:	6893      	ldr	r3, [r2, #8]
 80028f2:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80028f6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80028fa:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80028fc:	f7fe fc06 	bl	800110c <HAL_GetTick>
 8002900:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002902:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800290c:	f47f af56 	bne.w	80027bc <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002910:	f7fe fbfc 	bl	800110c <HAL_GetTick>
 8002914:	1b80      	subs	r0, r0, r6
 8002916:	2802      	cmp	r0, #2
 8002918:	d9f3      	bls.n	8002902 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 800291a:	2003      	movs	r0, #3
 800291c:	e055      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800291e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002928:	d10f      	bne.n	800294a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800292a:	2001      	movs	r0, #1
 800292c:	e04d      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800292e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002938:	d107      	bne.n	800294a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800293a:	2001      	movs	r0, #1
 800293c:	e045      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800293e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002942:	6812      	ldr	r2, [r2, #0]
 8002944:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8002948:	d042      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800294a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800294e:	688a      	ldr	r2, [r1, #8]
 8002950:	f022 0203 	bic.w	r2, r2, #3
 8002954:	4313      	orrs	r3, r2
 8002956:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002958:	f7fe fbd8 	bl	800110c <HAL_GetTick>
 800295c:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800295e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002968:	686a      	ldr	r2, [r5, #4]
 800296a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800296e:	d008      	beq.n	8002982 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002970:	f7fe fbcc 	bl	800110c <HAL_GetTick>
 8002974:	1b80      	subs	r0, r0, r6
 8002976:	f241 3388 	movw	r3, #5000	@ 0x1388
 800297a:	4298      	cmp	r0, r3
 800297c:	d9ef      	bls.n	800295e <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 800297e:	2003      	movs	r0, #3
 8002980:	e023      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002982:	4b14      	ldr	r3, [pc, #80]	@ (80029d4 <HAL_RCC_ClockConfig+0x25c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	42a3      	cmp	r3, r4
 800298c:	d915      	bls.n	80029ba <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4a11      	ldr	r2, [pc, #68]	@ (80029d4 <HAL_RCC_ClockConfig+0x25c>)
 8002990:	6813      	ldr	r3, [r2, #0]
 8002992:	f023 0307 	bic.w	r3, r3, #7
 8002996:	4323      	orrs	r3, r4
 8002998:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800299a:	f7fe fbb7 	bl	800110c <HAL_GetTick>
 800299e:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a0:	4b0c      	ldr	r3, [pc, #48]	@ (80029d4 <HAL_RCC_ClockConfig+0x25c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0307 	and.w	r3, r3, #7
 80029a8:	42a3      	cmp	r3, r4
 80029aa:	d006      	beq.n	80029ba <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80029ac:	f7fe fbae 	bl	800110c <HAL_GetTick>
 80029b0:	1b40      	subs	r0, r0, r5
 80029b2:	2802      	cmp	r0, #2
 80029b4:	d9f4      	bls.n	80029a0 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 80029b6:	2003      	movs	r0, #3
 80029b8:	e007      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80029ba:	f7ff fb41 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 80029be:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <HAL_RCC_ClockConfig+0x260>)
 80029c0:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 80029c2:	f7fe fba9 	bl	8001118 <HAL_GetTickPrio>
 80029c6:	f7fe fb57 	bl	8001078 <HAL_InitTick>
}
 80029ca:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80029cc:	2001      	movs	r0, #1
}
 80029ce:	4770      	bx	lr
        return HAL_ERROR;
 80029d0:	2001      	movs	r0, #1
 80029d2:	e7fa      	b.n	80029ca <HAL_RCC_ClockConfig+0x252>
 80029d4:	58004000 	.word	0x58004000
 80029d8:	20000010 	.word	0x20000010

080029dc <HAL_RCC_GetPCLK1Freq>:
{
 80029dc:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80029de:	f7ff fb2f 	bl	8002040 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80029e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80029ec:	4a03      	ldr	r2, [pc, #12]	@ (80029fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f2:	f003 031f 	and.w	r3, r3, #31
}
 80029f6:	40d8      	lsrs	r0, r3
 80029f8:	bd08      	pop	{r3, pc}
 80029fa:	bf00      	nop
 80029fc:	0800566c 	.word	0x0800566c

08002a00 <HAL_RCC_GetPCLK2Freq>:
{
 8002a00:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002a02:	f7ff fb1d 	bl	8002040 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002a06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002a10:	4a03      	ldr	r2, [pc, #12]	@ (8002a20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a16:	f003 031f 	and.w	r3, r3, #31
}
 8002a1a:	40d8      	lsrs	r0, r3
 8002a1c:	bd08      	pop	{r3, pc}
 8002a1e:	bf00      	nop
 8002a20:	0800566c 	.word	0x0800566c

08002a24 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002a24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a28:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8002a2c:	0902      	lsrs	r2, r0, #4
 8002a2e:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 8002a32:	ea23 0302 	bic.w	r3, r3, r2
 8002a36:	0100      	lsls	r0, r0, #4
 8002a38:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 8002a3c:	4303      	orrs	r3, r0
 8002a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002a42:	4770      	bx	lr

08002a44 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a4c:	6813      	ldr	r3, [r2, #0]
 8002a4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a52:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002a54:	f7fe fb5a 	bl	800110c <HAL_GetTick>
 8002a58:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002a5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002a64:	d006      	beq.n	8002a74 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a66:	f7fe fb51 	bl	800110c <HAL_GetTick>
 8002a6a:	1b00      	subs	r0, r0, r4
 8002a6c:	2802      	cmp	r0, #2
 8002a6e:	d9f4      	bls.n	8002a5a <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 8002a70:	2403      	movs	r4, #3
 8002a72:	e000      	b.n	8002a76 <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002a74:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002a76:	b10c      	cbz	r4, 8002a7c <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002a78:	4620      	mov	r0, r4
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002a7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a80:	691a      	ldr	r2, [r3, #16]
 8002a82:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002a86:	6829      	ldr	r1, [r5, #0]
 8002a88:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a8c:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 8002a94:	6869      	ldr	r1, [r5, #4]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002aa0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002aa2:	f7fe fb33 	bl	800110c <HAL_GetTick>
 8002aa6:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002aa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002ab2:	d105      	bne.n	8002ac0 <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ab4:	f7fe fb2a 	bl	800110c <HAL_GetTick>
 8002ab8:	1b80      	subs	r0, r0, r6
 8002aba:	2802      	cmp	r0, #2
 8002abc:	d9f4      	bls.n	8002aa8 <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 8002abe:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002ac0:	2c00      	cmp	r4, #0
 8002ac2:	d1d9      	bne.n	8002a78 <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002ac4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ac8:	6913      	ldr	r3, [r2, #16]
 8002aca:	6929      	ldr	r1, [r5, #16]
 8002acc:	430b      	orrs	r3, r1
 8002ace:	6113      	str	r3, [r2, #16]
 8002ad0:	e7d2      	b.n	8002a78 <RCCEx_PLLSAI1_ConfigNP+0x34>

08002ad2 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002ad2:	b570      	push	{r4, r5, r6, lr}
 8002ad4:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002ad6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ada:	6813      	ldr	r3, [r2, #0]
 8002adc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ae0:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ae2:	f7fe fb13 	bl	800110c <HAL_GetTick>
 8002ae6:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002af2:	d006      	beq.n	8002b02 <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002af4:	f7fe fb0a 	bl	800110c <HAL_GetTick>
 8002af8:	1b00      	subs	r0, r0, r4
 8002afa:	2802      	cmp	r0, #2
 8002afc:	d9f4      	bls.n	8002ae8 <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 8002afe:	2403      	movs	r4, #3
 8002b00:	e000      	b.n	8002b04 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002b02:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002b04:	b10c      	cbz	r4, 8002b0a <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002b06:	4620      	mov	r0, r4
 8002b08:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002b0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b0e:	691a      	ldr	r2, [r3, #16]
 8002b10:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002b14:	6829      	ldr	r1, [r5, #0]
 8002b16:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b1a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8002b1c:	691a      	ldr	r2, [r3, #16]
 8002b1e:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 8002b22:	68a9      	ldr	r1, [r5, #8]
 8002b24:	430a      	orrs	r2, r1
 8002b26:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002b2e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002b30:	f7fe faec 	bl	800110c <HAL_GetTick>
 8002b34:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002b36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002b40:	d105      	bne.n	8002b4e <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b42:	f7fe fae3 	bl	800110c <HAL_GetTick>
 8002b46:	1b80      	subs	r0, r0, r6
 8002b48:	2802      	cmp	r0, #2
 8002b4a:	d9f4      	bls.n	8002b36 <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 8002b4c:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002b4e:	2c00      	cmp	r4, #0
 8002b50:	d1d9      	bne.n	8002b06 <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002b52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b56:	6913      	ldr	r3, [r2, #16]
 8002b58:	6929      	ldr	r1, [r5, #16]
 8002b5a:	430b      	orrs	r3, r1
 8002b5c:	6113      	str	r3, [r2, #16]
 8002b5e:	e7d2      	b.n	8002b06 <RCCEx_PLLSAI1_ConfigNQ+0x34>

08002b60 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002b64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b68:	6813      	ldr	r3, [r2, #0]
 8002b6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002b6e:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002b70:	f7fe facc 	bl	800110c <HAL_GetTick>
 8002b74:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002b76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002b80:	d006      	beq.n	8002b90 <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b82:	f7fe fac3 	bl	800110c <HAL_GetTick>
 8002b86:	1b00      	subs	r0, r0, r4
 8002b88:	2802      	cmp	r0, #2
 8002b8a:	d9f4      	bls.n	8002b76 <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8002b8c:	2403      	movs	r4, #3
 8002b8e:	e000      	b.n	8002b92 <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002b90:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002b92:	b10c      	cbz	r4, 8002b98 <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002b94:	4620      	mov	r0, r4
 8002b96:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b9c:	691a      	ldr	r2, [r3, #16]
 8002b9e:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002ba2:	6829      	ldr	r1, [r5, #0]
 8002ba4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002ba8:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002baa:	691a      	ldr	r2, [r3, #16]
 8002bac:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 8002bb0:	68e9      	ldr	r1, [r5, #12]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002bbc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002bbe:	f7fe faa5 	bl	800110c <HAL_GetTick>
 8002bc2:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002bce:	d105      	bne.n	8002bdc <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002bd0:	f7fe fa9c 	bl	800110c <HAL_GetTick>
 8002bd4:	1b80      	subs	r0, r0, r6
 8002bd6:	2802      	cmp	r0, #2
 8002bd8:	d9f4      	bls.n	8002bc4 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 8002bda:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002bdc:	2c00      	cmp	r4, #0
 8002bde:	d1d9      	bne.n	8002b94 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002be0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002be4:	6913      	ldr	r3, [r2, #16]
 8002be6:	6929      	ldr	r1, [r5, #16]
 8002be8:	430b      	orrs	r3, r1
 8002bea:	6113      	str	r3, [r2, #16]
 8002bec:	e7d2      	b.n	8002b94 <RCCEx_PLLSAI1_ConfigNR+0x34>

08002bee <HAL_RCCEx_PeriphCLKConfig>:
{
 8002bee:	b570      	push	{r4, r5, r6, lr}
 8002bf0:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002bf2:	6803      	ldr	r3, [r0, #0]
 8002bf4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002bf8:	d02f      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002bfa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002bfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c00:	d014      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8002c02:	d80a      	bhi.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8002c04:	b933      	cbnz	r3, 8002c14 <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002c06:	3004      	adds	r0, #4
 8002c08:	f7ff ff1c 	bl	8002a44 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 8002c0c:	4606      	mov	r6, r0
 8002c0e:	b1a0      	cbz	r0, 8002c3a <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 8002c10:	4605      	mov	r5, r0
 8002c12:	e024      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002c14:	2501      	movs	r5, #1
 8002c16:	462e      	mov	r6, r5
 8002c18:	e021      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002c1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c1e:	d018      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c24:	d017      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8002c26:	2501      	movs	r5, #1
 8002c28:	462e      	mov	r6, r5
 8002c2a:	e018      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002c2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c30:	68d3      	ldr	r3, [r2, #12]
 8002c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c36:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002c38:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c3a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002c3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c40:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002c44:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002c4e:	2500      	movs	r5, #0
}
 8002c50:	e005      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002c52:	2600      	movs	r6, #0
 8002c54:	e7f1      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8002c56:	2600      	movs	r6, #0
 8002c58:	e7ef      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002c5a:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002c5c:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c5e:	6823      	ldr	r3, [r4, #0]
 8002c60:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002c64:	d00a      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c6a:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 8002c6e:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002c72:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002c74:	42ab      	cmp	r3, r5
 8002c76:	f040 80b7 	bne.w	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 8002c7a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	f013 0f01 	tst.w	r3, #1
 8002c82:	d009      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c84:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002c86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c8a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002c8e:	f022 0203 	bic.w	r2, r2, #3
 8002c92:	4313      	orrs	r3, r2
 8002c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	f013 0f02 	tst.w	r3, #2
 8002c9e:	d009      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ca0:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002ca2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ca6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002caa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	f013 0f10 	tst.w	r3, #16
 8002cba:	d00c      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cbc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002cbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cc2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002cc6:	0c08      	lsrs	r0, r1, #16
 8002cc8:	0400      	lsls	r0, r0, #16
 8002cca:	ea23 0300 	bic.w	r3, r3, r0
 8002cce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002cd2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	f013 0f20 	tst.w	r3, #32
 8002cdc:	d00c      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002cde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002ce0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ce4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002ce8:	0c08      	lsrs	r0, r1, #16
 8002cea:	0400      	lsls	r0, r0, #16
 8002cec:	ea23 0300 	bic.w	r3, r3, r0
 8002cf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002cf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	f013 0f04 	tst.w	r3, #4
 8002cfe:	f040 80b4 	bne.w	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d02:	6823      	ldr	r3, [r4, #0]
 8002d04:	f013 0f08 	tst.w	r3, #8
 8002d08:	f040 80b3 	bne.w	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002d12:	d013      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002d16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d1a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002d1e:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d2e:	f000 80a4 	beq.w	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d32:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d38:	f000 80a4 	beq.w	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002d42:	d017      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d44:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002d4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d50:	d002      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f040 809e 	bne.w	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002d58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d5c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002d60:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8002d64:	4313      	orrs	r3, r2
 8002d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002d6c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002d70:	f000 80a2 	beq.w	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d74:	6823      	ldr	r3, [r4, #0]
 8002d76:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002d7a:	d013      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d7c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002d7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d82:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002d86:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002d90:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002d92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d96:	f000 8096 	beq.w	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d9a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002d9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002da0:	f000 8096 	beq.w	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002da4:	6823      	ldr	r3, [r4, #0]
 8002da6:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002daa:	d009      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002dac:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002dae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002db2:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 8002db6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002dc6:	d00d      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8002dc8:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002dca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dce:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002dd0:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8002dd8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002dda:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002ddc:	f021 0103 	bic.w	r1, r1, #3
 8002de0:	430a      	orrs	r2, r1
 8002de2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002de4:	4628      	mov	r0, r5
 8002de6:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 8002de8:	f7ff f834 	bl	8001e54 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002dec:	b95d      	cbnz	r5, 8002e06 <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002dee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002df0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002df4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002df8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002e02:	4635      	mov	r5, r6
 8002e04:	e73a      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e0a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002e0e:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8002e12:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002e16:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002e1a:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8002e1e:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002e22:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002e26:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002e2a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002e2c:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 8002e2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e36:	f013 0f01 	tst.w	r3, #1
 8002e3a:	d012      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 8002e3c:	f7fe f966 	bl	800110c <HAL_GetTick>
 8002e40:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4a:	f013 0f02 	tst.w	r3, #2
 8002e4e:	d10a      	bne.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e50:	f7fe f95c 	bl	800110c <HAL_GetTick>
 8002e54:	1b40      	subs	r0, r0, r5
 8002e56:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e5a:	4298      	cmp	r0, r3
 8002e5c:	d9f1      	bls.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 8002e5e:	2503      	movs	r5, #3
 8002e60:	e70c      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002e62:	4635      	mov	r5, r6
 8002e64:	e70a      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002e66:	4635      	mov	r5, r6
 8002e68:	e708      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e6a:	6a20      	ldr	r0, [r4, #32]
 8002e6c:	f7ff fdda 	bl	8002a24 <LL_RCC_SetI2CClockSource>
 8002e70:	e747      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e72:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002e74:	f7ff fdd6 	bl	8002a24 <LL_RCC_SetI2CClockSource>
 8002e78:	e748      	b.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002e7a:	68cb      	ldr	r3, [r1, #12]
 8002e7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e80:	60cb      	str	r3, [r1, #12]
 8002e82:	e756      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002e84:	1d20      	adds	r0, r4, #4
 8002e86:	f7ff fe24 	bl	8002ad2 <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 8002e8a:	2800      	cmp	r0, #0
 8002e8c:	f43f af56 	beq.w	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 8002e90:	4605      	mov	r5, r0
 8002e92:	e753      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002e98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e9c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002ea0:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 8002ea4:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002ea8:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002eac:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8002eb6:	e758      	b.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002eb8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ebc:	68d3      	ldr	r3, [r2, #12]
 8002ebe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ec2:	60d3      	str	r3, [r2, #12]
 8002ec4:	e756      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002ec6:	68cb      	ldr	r3, [r1, #12]
 8002ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ecc:	60cb      	str	r3, [r1, #12]
 8002ece:	e764      	b.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002ed0:	1d20      	adds	r0, r4, #4
 8002ed2:	f7ff fe45 	bl	8002b60 <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 8002ed6:	2800      	cmp	r0, #0
 8002ed8:	f43f af64 	beq.w	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 8002edc:	4605      	mov	r5, r0
 8002ede:	e761      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1b6>

08002ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ee0:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ee2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ee4:	6a04      	ldr	r4, [r0, #32]
 8002ee6:	f024 0401 	bic.w	r4, r4, #1
 8002eea:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eec:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002eee:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ef2:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ef6:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002efa:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002efc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002efe:	6203      	str	r3, [r0, #32]
}
 8002f00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f06:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f08:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f0a:	6a04      	ldr	r4, [r0, #32]
 8002f0c:	f024 0410 	bic.w	r4, r4, #16
 8002f10:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f12:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f14:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f18:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f20:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f24:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f26:	6203      	str	r3, [r0, #32]
}
 8002f28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f2e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f30:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002f34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f38:	430b      	orrs	r3, r1
 8002f3a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f3e:	6083      	str	r3, [r0, #8]
}
 8002f40:	4770      	bx	lr
	...

08002f44 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002f44:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d11d      	bne.n	8002f88 <HAL_TIM_Base_Start+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f52:	6803      	ldr	r3, [r0, #0]
 8002f54:	4a0f      	ldr	r2, [pc, #60]	@ (8002f94 <HAL_TIM_Base_Start+0x50>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d008      	beq.n	8002f6c <HAL_TIM_Base_Start+0x28>
 8002f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f5e:	d005      	beq.n	8002f6c <HAL_TIM_Base_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002f68:	2000      	movs	r0, #0
 8002f6a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f6c:	6899      	ldr	r1, [r3, #8]
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f98 <HAL_TIM_Base_Start+0x54>)
 8002f70:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f72:	2a06      	cmp	r2, #6
 8002f74:	d00a      	beq.n	8002f8c <HAL_TIM_Base_Start+0x48>
 8002f76:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002f7a:	d009      	beq.n	8002f90 <HAL_TIM_Base_Start+0x4c>
      __HAL_TIM_ENABLE(htim);
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002f84:	2000      	movs	r0, #0
 8002f86:	4770      	bx	lr
    return HAL_ERROR;
 8002f88:	2001      	movs	r0, #1
 8002f8a:	4770      	bx	lr
  return HAL_OK;
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	4770      	bx	lr
 8002f90:	2000      	movs	r0, #0
}
 8002f92:	4770      	bx	lr
 8002f94:	40012c00 	.word	0x40012c00
 8002f98:	00010007 	.word	0x00010007

08002f9c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002f9c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d122      	bne.n	8002fea <HAL_TIM_Base_Start_IT+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002faa:	6802      	ldr	r2, [r0, #0]
 8002fac:	68d3      	ldr	r3, [r2, #12]
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fb4:	6803      	ldr	r3, [r0, #0]
 8002fb6:	4a10      	ldr	r2, [pc, #64]	@ (8002ff8 <HAL_TIM_Base_Start_IT+0x5c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d008      	beq.n	8002fce <HAL_TIM_Base_Start_IT+0x32>
 8002fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fc0:	d005      	beq.n	8002fce <HAL_TIM_Base_Start_IT+0x32>
    __HAL_TIM_ENABLE(htim);
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	f042 0201 	orr.w	r2, r2, #1
 8002fc8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002fca:	2000      	movs	r0, #0
 8002fcc:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fce:	6899      	ldr	r1, [r3, #8]
 8002fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <HAL_TIM_Base_Start_IT+0x60>)
 8002fd2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fd4:	2a06      	cmp	r2, #6
 8002fd6:	d00a      	beq.n	8002fee <HAL_TIM_Base_Start_IT+0x52>
 8002fd8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002fdc:	d009      	beq.n	8002ff2 <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	f042 0201 	orr.w	r2, r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	4770      	bx	lr
    return HAL_ERROR;
 8002fea:	2001      	movs	r0, #1
 8002fec:	4770      	bx	lr
  return HAL_OK;
 8002fee:	2000      	movs	r0, #0
 8002ff0:	4770      	bx	lr
 8002ff2:	2000      	movs	r0, #0
}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40012c00 	.word	0x40012c00
 8002ffc:	00010007 	.word	0x00010007

08003000 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003000:	4770      	bx	lr

08003002 <HAL_TIM_IC_CaptureCallback>:
}
 8003002:	4770      	bx	lr

08003004 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003004:	4770      	bx	lr

08003006 <HAL_TIM_TriggerCallback>:
}
 8003006:	4770      	bx	lr

08003008 <HAL_TIM_IRQHandler>:
{
 8003008:	b570      	push	{r4, r5, r6, lr}
 800300a:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800300c:	6803      	ldr	r3, [r0, #0]
 800300e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003010:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003012:	f015 0f02 	tst.w	r5, #2
 8003016:	d010      	beq.n	800303a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003018:	f016 0f02 	tst.w	r6, #2
 800301c:	d00d      	beq.n	800303a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800301e:	f06f 0202 	mvn.w	r2, #2
 8003022:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003024:	2301      	movs	r3, #1
 8003026:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003028:	6803      	ldr	r3, [r0, #0]
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	f013 0f03 	tst.w	r3, #3
 8003030:	d064      	beq.n	80030fc <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 8003032:	f7ff ffe6 	bl	8003002 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	2300      	movs	r3, #0
 8003038:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800303a:	f015 0f04 	tst.w	r5, #4
 800303e:	d012      	beq.n	8003066 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003040:	f016 0f04 	tst.w	r6, #4
 8003044:	d00f      	beq.n	8003066 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	f06f 0204 	mvn.w	r2, #4
 800304c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800304e:	2302      	movs	r3, #2
 8003050:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800305a:	d055      	beq.n	8003108 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 800305c:	4620      	mov	r0, r4
 800305e:	f7ff ffd0 	bl	8003002 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003062:	2300      	movs	r3, #0
 8003064:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003066:	f015 0f08 	tst.w	r5, #8
 800306a:	d012      	beq.n	8003092 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800306c:	f016 0f08 	tst.w	r6, #8
 8003070:	d00f      	beq.n	8003092 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	f06f 0208 	mvn.w	r2, #8
 8003078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800307a:	2304      	movs	r3, #4
 800307c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800307e:	6823      	ldr	r3, [r4, #0]
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	f013 0f03 	tst.w	r3, #3
 8003086:	d046      	beq.n	8003116 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003088:	4620      	mov	r0, r4
 800308a:	f7ff ffba 	bl	8003002 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308e:	2300      	movs	r3, #0
 8003090:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003092:	f015 0f10 	tst.w	r5, #16
 8003096:	d012      	beq.n	80030be <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003098:	f016 0f10 	tst.w	r6, #16
 800309c:	d00f      	beq.n	80030be <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	f06f 0210 	mvn.w	r2, #16
 80030a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030a6:	2308      	movs	r3, #8
 80030a8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030aa:	6823      	ldr	r3, [r4, #0]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80030b2:	d037      	beq.n	8003124 <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 80030b4:	4620      	mov	r0, r4
 80030b6:	f7ff ffa4 	bl	8003002 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ba:	2300      	movs	r3, #0
 80030bc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80030be:	f015 0f01 	tst.w	r5, #1
 80030c2:	d002      	beq.n	80030ca <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80030c4:	f016 0f01 	tst.w	r6, #1
 80030c8:	d133      	bne.n	8003132 <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80030ca:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 80030ce:	d002      	beq.n	80030d6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030d0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80030d4:	d135      	bne.n	8003142 <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80030d6:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80030da:	d002      	beq.n	80030e2 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030dc:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80030e0:	d137      	bne.n	8003152 <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030e2:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80030e6:	d002      	beq.n	80030ee <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030e8:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80030ec:	d139      	bne.n	8003162 <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030ee:	f015 0f20 	tst.w	r5, #32
 80030f2:	d002      	beq.n	80030fa <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030f4:	f016 0f20 	tst.w	r6, #32
 80030f8:	d13b      	bne.n	8003172 <HAL_TIM_IRQHandler+0x16a>
}
 80030fa:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fc:	f7ff ff80 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003100:	4620      	mov	r0, r4
 8003102:	f7ff ff7f 	bl	8003004 <HAL_TIM_PWM_PulseFinishedCallback>
 8003106:	e796      	b.n	8003036 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003108:	4620      	mov	r0, r4
 800310a:	f7ff ff79 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800310e:	4620      	mov	r0, r4
 8003110:	f7ff ff78 	bl	8003004 <HAL_TIM_PWM_PulseFinishedCallback>
 8003114:	e7a5      	b.n	8003062 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003116:	4620      	mov	r0, r4
 8003118:	f7ff ff72 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311c:	4620      	mov	r0, r4
 800311e:	f7ff ff71 	bl	8003004 <HAL_TIM_PWM_PulseFinishedCallback>
 8003122:	e7b4      	b.n	800308e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003124:	4620      	mov	r0, r4
 8003126:	f7ff ff6b 	bl	8003000 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800312a:	4620      	mov	r0, r4
 800312c:	f7ff ff6a 	bl	8003004 <HAL_TIM_PWM_PulseFinishedCallback>
 8003130:	e7c3      	b.n	80030ba <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	f06f 0201 	mvn.w	r2, #1
 8003138:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800313a:	4620      	mov	r0, r4
 800313c:	f7fd fc4e 	bl	80009dc <HAL_TIM_PeriodElapsedCallback>
 8003140:	e7c3      	b.n	80030ca <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003142:	6823      	ldr	r3, [r4, #0]
 8003144:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003148:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800314a:	4620      	mov	r0, r4
 800314c:	f000 f949 	bl	80033e2 <HAL_TIMEx_BreakCallback>
 8003150:	e7c1      	b.n	80030d6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003152:	6823      	ldr	r3, [r4, #0]
 8003154:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003158:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800315a:	4620      	mov	r0, r4
 800315c:	f000 f942 	bl	80033e4 <HAL_TIMEx_Break2Callback>
 8003160:	e7bf      	b.n	80030e2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003162:	6823      	ldr	r3, [r4, #0]
 8003164:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003168:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800316a:	4620      	mov	r0, r4
 800316c:	f7ff ff4b 	bl	8003006 <HAL_TIM_TriggerCallback>
 8003170:	e7bd      	b.n	80030ee <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	f06f 0220 	mvn.w	r2, #32
 8003178:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800317a:	4620      	mov	r0, r4
 800317c:	f000 f930 	bl	80033e0 <HAL_TIMEx_CommutCallback>
}
 8003180:	e7bb      	b.n	80030fa <HAL_TIM_IRQHandler+0xf2>
	...

08003184 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003184:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003186:	4a1c      	ldr	r2, [pc, #112]	@ (80031f8 <TIM_Base_SetConfig+0x74>)
 8003188:	4290      	cmp	r0, r2
 800318a:	d002      	beq.n	8003192 <TIM_Base_SetConfig+0xe>
 800318c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003190:	d103      	bne.n	800319a <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003196:	684a      	ldr	r2, [r1, #4]
 8003198:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800319a:	4a17      	ldr	r2, [pc, #92]	@ (80031f8 <TIM_Base_SetConfig+0x74>)
 800319c:	4290      	cmp	r0, r2
 800319e:	d00a      	beq.n	80031b6 <TIM_Base_SetConfig+0x32>
 80031a0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80031a4:	d007      	beq.n	80031b6 <TIM_Base_SetConfig+0x32>
 80031a6:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 80031aa:	4290      	cmp	r0, r2
 80031ac:	d003      	beq.n	80031b6 <TIM_Base_SetConfig+0x32>
 80031ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031b2:	4290      	cmp	r0, r2
 80031b4:	d103      	bne.n	80031be <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80031b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ba:	68ca      	ldr	r2, [r1, #12]
 80031bc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031c2:	694a      	ldr	r2, [r1, #20]
 80031c4:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031c6:	688a      	ldr	r2, [r1, #8]
 80031c8:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80031ca:	680a      	ldr	r2, [r1, #0]
 80031cc:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031ce:	4a0a      	ldr	r2, [pc, #40]	@ (80031f8 <TIM_Base_SetConfig+0x74>)
 80031d0:	4290      	cmp	r0, r2
 80031d2:	d007      	beq.n	80031e4 <TIM_Base_SetConfig+0x60>
 80031d4:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 80031d8:	4290      	cmp	r0, r2
 80031da:	d003      	beq.n	80031e4 <TIM_Base_SetConfig+0x60>
 80031dc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031e0:	4290      	cmp	r0, r2
 80031e2:	d101      	bne.n	80031e8 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 80031e4:	690a      	ldr	r2, [r1, #16]
 80031e6:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80031e8:	6802      	ldr	r2, [r0, #0]
 80031ea:	f042 0204 	orr.w	r2, r2, #4
 80031ee:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80031f0:	2201      	movs	r2, #1
 80031f2:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 80031f4:	6003      	str	r3, [r0, #0]
}
 80031f6:	4770      	bx	lr
 80031f8:	40012c00 	.word	0x40012c00

080031fc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80031fc:	b360      	cbz	r0, 8003258 <HAL_TIM_Base_Init+0x5c>
{
 80031fe:	b510      	push	{r4, lr}
 8003200:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003202:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003206:	b313      	cbz	r3, 800324e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003208:	2302      	movs	r3, #2
 800320a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800320e:	4621      	mov	r1, r4
 8003210:	f851 0b04 	ldr.w	r0, [r1], #4
 8003214:	f7ff ffb6 	bl	8003184 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003218:	2301      	movs	r3, #1
 800321a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800321e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003222:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003226:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800322a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800322e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003232:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003236:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800323a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800323e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003242:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003246:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800324a:	2000      	movs	r0, #0
}
 800324c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800324e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003252:	f000 fcd9 	bl	8003c08 <HAL_TIM_Base_MspInit>
 8003256:	e7d7      	b.n	8003208 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003258:	2001      	movs	r0, #1
}
 800325a:	4770      	bx	lr

0800325c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800325c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800325e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003260:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003264:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003268:	430a      	orrs	r2, r1
 800326a:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800326e:	6082      	str	r2, [r0, #8]
}
 8003270:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003274:	4770      	bx	lr
	...

08003278 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003278:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d076      	beq.n	800336e <HAL_TIM_ConfigClockSource+0xf6>
{
 8003280:	b510      	push	{r4, lr}
 8003282:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003284:	2301      	movs	r3, #1
 8003286:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800328a:	2302      	movs	r3, #2
 800328c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003290:	6802      	ldr	r2, [r0, #0]
 8003292:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003294:	4b37      	ldr	r3, [pc, #220]	@ (8003374 <HAL_TIM_ConfigClockSource+0xfc>)
 8003296:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8003298:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800329a:	680b      	ldr	r3, [r1, #0]
 800329c:	2b60      	cmp	r3, #96	@ 0x60
 800329e:	d04c      	beq.n	800333a <HAL_TIM_ConfigClockSource+0xc2>
 80032a0:	d823      	bhi.n	80032ea <HAL_TIM_ConfigClockSource+0x72>
 80032a2:	2b40      	cmp	r3, #64	@ 0x40
 80032a4:	d054      	beq.n	8003350 <HAL_TIM_ConfigClockSource+0xd8>
 80032a6:	d811      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x54>
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d003      	beq.n	80032b4 <HAL_TIM_ConfigClockSource+0x3c>
 80032ac:	d80a      	bhi.n	80032c4 <HAL_TIM_ConfigClockSource+0x4c>
 80032ae:	b10b      	cbz	r3, 80032b4 <HAL_TIM_ConfigClockSource+0x3c>
 80032b0:	2b10      	cmp	r3, #16
 80032b2:	d105      	bne.n	80032c0 <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032b4:	4619      	mov	r1, r3
 80032b6:	6820      	ldr	r0, [r4, #0]
 80032b8:	f7ff fe39 	bl	8002f2e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80032bc:	2000      	movs	r0, #0
      break;
 80032be:	e028      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80032c0:	2001      	movs	r0, #1
 80032c2:	e026      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80032c4:	2b30      	cmp	r3, #48	@ 0x30
 80032c6:	d0f5      	beq.n	80032b4 <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 80032c8:	2001      	movs	r0, #1
 80032ca:	e022      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80032cc:	2b50      	cmp	r3, #80	@ 0x50
 80032ce:	d10a      	bne.n	80032e6 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032d0:	68ca      	ldr	r2, [r1, #12]
 80032d2:	6849      	ldr	r1, [r1, #4]
 80032d4:	6820      	ldr	r0, [r4, #0]
 80032d6:	f7ff fe03 	bl	8002ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032da:	2150      	movs	r1, #80	@ 0x50
 80032dc:	6820      	ldr	r0, [r4, #0]
 80032de:	f7ff fe26 	bl	8002f2e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80032e2:	2000      	movs	r0, #0
      break;
 80032e4:	e015      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80032e6:	2001      	movs	r0, #1
 80032e8:	e013      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80032ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ee:	d03a      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0xee>
 80032f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032f4:	d014      	beq.n	8003320 <HAL_TIM_ConfigClockSource+0xa8>
 80032f6:	2b70      	cmp	r3, #112	@ 0x70
 80032f8:	d137      	bne.n	800336a <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 80032fa:	68cb      	ldr	r3, [r1, #12]
 80032fc:	684a      	ldr	r2, [r1, #4]
 80032fe:	6889      	ldr	r1, [r1, #8]
 8003300:	6820      	ldr	r0, [r4, #0]
 8003302:	f7ff ffab 	bl	800325c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003306:	6822      	ldr	r2, [r4, #0]
 8003308:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800330a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800330e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003310:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003312:	2301      	movs	r3, #1
 8003314:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003318:	2300      	movs	r3, #0
 800331a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800331e:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8003320:	68cb      	ldr	r3, [r1, #12]
 8003322:	684a      	ldr	r2, [r1, #4]
 8003324:	6889      	ldr	r1, [r1, #8]
 8003326:	6820      	ldr	r0, [r4, #0]
 8003328:	f7ff ff98 	bl	800325c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800332c:	6822      	ldr	r2, [r4, #0]
 800332e:	6893      	ldr	r3, [r2, #8]
 8003330:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003334:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003336:	2000      	movs	r0, #0
      break;
 8003338:	e7eb      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800333a:	68ca      	ldr	r2, [r1, #12]
 800333c:	6849      	ldr	r1, [r1, #4]
 800333e:	6820      	ldr	r0, [r4, #0]
 8003340:	f7ff fde1 	bl	8002f06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003344:	2160      	movs	r1, #96	@ 0x60
 8003346:	6820      	ldr	r0, [r4, #0]
 8003348:	f7ff fdf1 	bl	8002f2e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800334c:	2000      	movs	r0, #0
      break;
 800334e:	e7e0      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003350:	68ca      	ldr	r2, [r1, #12]
 8003352:	6849      	ldr	r1, [r1, #4]
 8003354:	6820      	ldr	r0, [r4, #0]
 8003356:	f7ff fdc3 	bl	8002ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800335a:	2140      	movs	r1, #64	@ 0x40
 800335c:	6820      	ldr	r0, [r4, #0]
 800335e:	f7ff fde6 	bl	8002f2e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003362:	2000      	movs	r0, #0
      break;
 8003364:	e7d5      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8003366:	2000      	movs	r0, #0
 8003368:	e7d3      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800336a:	2001      	movs	r0, #1
 800336c:	e7d1      	b.n	8003312 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 800336e:	2002      	movs	r0, #2
}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	ffce0088 	.word	0xffce0088

08003378 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003378:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800337c:	2a01      	cmp	r2, #1
 800337e:	d02b      	beq.n	80033d8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8003380:	b430      	push	{r4, r5}
 8003382:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8003384:	2201      	movs	r2, #1
 8003386:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800338a:	2202      	movs	r2, #2
 800338c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003390:	6800      	ldr	r0, [r0, #0]
 8003392:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003394:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003396:	4d11      	ldr	r5, [pc, #68]	@ (80033dc <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8003398:	42a8      	cmp	r0, r5
 800339a:	d018      	beq.n	80033ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800339c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033a0:	680d      	ldr	r5, [r1, #0]
 80033a2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033a4:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	480c      	ldr	r0, [pc, #48]	@ (80033dc <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80033aa:	4282      	cmp	r2, r0
 80033ac:	d002      	beq.n	80033b4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80033ae:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80033b2:	d104      	bne.n	80033be <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033b4:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033b8:	6889      	ldr	r1, [r1, #8]
 80033ba:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033bc:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033c4:	2000      	movs	r0, #0
 80033c6:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80033ca:	bc30      	pop	{r4, r5}
 80033cc:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80033ce:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80033d2:	684d      	ldr	r5, [r1, #4]
 80033d4:	432a      	orrs	r2, r5
 80033d6:	e7e1      	b.n	800339c <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 80033d8:	2002      	movs	r0, #2
}
 80033da:	4770      	bx	lr
 80033dc:	40012c00 	.word	0x40012c00

080033e0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033e0:	4770      	bx	lr

080033e2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033e2:	4770      	bx	lr

080033e4 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80033e4:	4770      	bx	lr

080033e6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033e6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e8:	e852 3f00 	ldrex	r3, [r2]
 80033ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f0:	e842 3100 	strex	r1, r3, [r2]
 80033f4:	2900      	cmp	r1, #0
 80033f6:	d1f6      	bne.n	80033e6 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80033f8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fa:	f102 0308 	add.w	r3, r2, #8
 80033fe:	e853 3f00 	ldrex	r3, [r3]
 8003402:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003406:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800340a:	3208      	adds	r2, #8
 800340c:	e842 3100 	strex	r1, r3, [r2]
 8003410:	2900      	cmp	r1, #0
 8003412:	d1f1      	bne.n	80033f8 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003414:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003416:	2b01      	cmp	r3, #1
 8003418:	d006      	beq.n	8003428 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800341a:	2320      	movs	r3, #32
 800341c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003420:	2300      	movs	r3, #0
 8003422:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003424:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8003426:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003428:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800342a:	e852 3f00 	ldrex	r3, [r2]
 800342e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003432:	e842 3100 	strex	r1, r3, [r2]
 8003436:	2900      	cmp	r1, #0
 8003438:	d1f6      	bne.n	8003428 <UART_EndRxTransfer+0x42>
 800343a:	e7ee      	b.n	800341a <UART_EndRxTransfer+0x34>

0800343c <UART_SetConfig>:
{
 800343c:	b570      	push	{r4, r5, r6, lr}
 800343e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003440:	6883      	ldr	r3, [r0, #8]
 8003442:	6902      	ldr	r2, [r0, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	6942      	ldr	r2, [r0, #20]
 8003448:	4313      	orrs	r3, r2
 800344a:	69c2      	ldr	r2, [r0, #28]
 800344c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800344e:	6801      	ldr	r1, [r0, #0]
 8003450:	6808      	ldr	r0, [r1, #0]
 8003452:	4a89      	ldr	r2, [pc, #548]	@ (8003678 <UART_SetConfig+0x23c>)
 8003454:	4002      	ands	r2, r0
 8003456:	431a      	orrs	r2, r3
 8003458:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800345a:	6822      	ldr	r2, [r4, #0]
 800345c:	6853      	ldr	r3, [r2, #4]
 800345e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003462:	68e1      	ldr	r1, [r4, #12]
 8003464:	430b      	orrs	r3, r1
 8003466:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003468:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800346a:	6822      	ldr	r2, [r4, #0]
 800346c:	4b83      	ldr	r3, [pc, #524]	@ (800367c <UART_SetConfig+0x240>)
 800346e:	429a      	cmp	r2, r3
 8003470:	d001      	beq.n	8003476 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8003472:	6a23      	ldr	r3, [r4, #32]
 8003474:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003476:	6893      	ldr	r3, [r2, #8]
 8003478:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800347c:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003480:	430b      	orrs	r3, r1
 8003482:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003484:	6822      	ldr	r2, [r4, #0]
 8003486:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003488:	f023 030f 	bic.w	r3, r3, #15
 800348c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800348e:	430b      	orrs	r3, r1
 8003490:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003492:	6822      	ldr	r2, [r4, #0]
 8003494:	4b7a      	ldr	r3, [pc, #488]	@ (8003680 <UART_SetConfig+0x244>)
 8003496:	429a      	cmp	r2, r3
 8003498:	d014      	beq.n	80034c4 <UART_SetConfig+0x88>
 800349a:	4b78      	ldr	r3, [pc, #480]	@ (800367c <UART_SetConfig+0x240>)
 800349c:	429a      	cmp	r2, r3
 800349e:	d025      	beq.n	80034ec <UART_SetConfig+0xb0>
 80034a0:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 80034a2:	4976      	ldr	r1, [pc, #472]	@ (800367c <UART_SetConfig+0x240>)
 80034a4:	428a      	cmp	r2, r1
 80034a6:	d040      	beq.n	800352a <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034a8:	69e0      	ldr	r0, [r4, #28]
 80034aa:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80034ae:	d07a      	beq.n	80035a6 <UART_SetConfig+0x16a>
    switch (clocksource)
 80034b0:	3b01      	subs	r3, #1
 80034b2:	2b07      	cmp	r3, #7
 80034b4:	f200 80d4 	bhi.w	8003660 <UART_SetConfig+0x224>
 80034b8:	e8df f003 	tbb	[pc, r3]
 80034bc:	abd2a4a6 	.word	0xabd2a4a6
 80034c0:	aed2d2d2 	.word	0xaed2d2d2
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80034c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034cc:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d809      	bhi.n	80034e8 <UART_SetConfig+0xac>
 80034d4:	e8df f003 	tbb	[pc, r3]
 80034d8:	061f0402 	.word	0x061f0402
 80034dc:	2301      	movs	r3, #1
 80034de:	e7e0      	b.n	80034a2 <UART_SetConfig+0x66>
 80034e0:	2304      	movs	r3, #4
 80034e2:	e7de      	b.n	80034a2 <UART_SetConfig+0x66>
 80034e4:	2308      	movs	r3, #8
 80034e6:	e7dc      	b.n	80034a2 <UART_SetConfig+0x66>
 80034e8:	2310      	movs	r3, #16
 80034ea:	e7da      	b.n	80034a2 <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80034ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80034f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034fc:	d00d      	beq.n	800351a <UART_SetConfig+0xde>
 80034fe:	d805      	bhi.n	800350c <UART_SetConfig+0xd0>
 8003500:	b16b      	cbz	r3, 800351e <UART_SetConfig+0xe2>
 8003502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003506:	d10c      	bne.n	8003522 <UART_SetConfig+0xe6>
 8003508:	2304      	movs	r3, #4
 800350a:	e7ca      	b.n	80034a2 <UART_SetConfig+0x66>
 800350c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003510:	d109      	bne.n	8003526 <UART_SetConfig+0xea>
 8003512:	2308      	movs	r3, #8
 8003514:	e7c5      	b.n	80034a2 <UART_SetConfig+0x66>
 8003516:	2302      	movs	r3, #2
 8003518:	e7c3      	b.n	80034a2 <UART_SetConfig+0x66>
 800351a:	2302      	movs	r3, #2
 800351c:	e7c1      	b.n	80034a2 <UART_SetConfig+0x66>
 800351e:	2300      	movs	r3, #0
 8003520:	e7bf      	b.n	80034a2 <UART_SetConfig+0x66>
 8003522:	2310      	movs	r3, #16
 8003524:	e7bd      	b.n	80034a2 <UART_SetConfig+0x66>
 8003526:	2310      	movs	r3, #16
 8003528:	e7bb      	b.n	80034a2 <UART_SetConfig+0x66>
    switch (clocksource)
 800352a:	2b08      	cmp	r3, #8
 800352c:	f200 808c 	bhi.w	8003648 <UART_SetConfig+0x20c>
 8003530:	e8df f003 	tbb	[pc, r3]
 8003534:	8a108a08 	.word	0x8a108a08
 8003538:	8a8a8a0d 	.word	0x8a8a8a0d
 800353c:	05          	.byte	0x05
 800353d:	00          	.byte	0x00
 800353e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003542:	e008      	b.n	8003556 <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003544:	f7ff fa4a 	bl	80029dc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003548:	b928      	cbnz	r0, 8003556 <UART_SetConfig+0x11a>
 800354a:	2000      	movs	r0, #0
 800354c:	e089      	b.n	8003662 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 800354e:	f7fe fd17 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
        break;
 8003552:	e7f9      	b.n	8003548 <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 8003554:	484b      	ldr	r0, [pc, #300]	@ (8003684 <UART_SetConfig+0x248>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003556:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003558:	4b4b      	ldr	r3, [pc, #300]	@ (8003688 <UART_SetConfig+0x24c>)
 800355a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800355e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003562:	6865      	ldr	r5, [r4, #4]
 8003564:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8003568:	4299      	cmp	r1, r3
 800356a:	d86f      	bhi.n	800364c <UART_SetConfig+0x210>
 800356c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8003570:	d86e      	bhi.n	8003650 <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003572:	2600      	movs	r6, #0
 8003574:	4633      	mov	r3, r6
 8003576:	4631      	mov	r1, r6
 8003578:	f7fc fe32 	bl	80001e0 <__aeabi_uldivmod>
 800357c:	0209      	lsls	r1, r1, #8
 800357e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8003582:	0200      	lsls	r0, r0, #8
 8003584:	086b      	lsrs	r3, r5, #1
 8003586:	18c0      	adds	r0, r0, r3
 8003588:	462a      	mov	r2, r5
 800358a:	4633      	mov	r3, r6
 800358c:	f141 0100 	adc.w	r1, r1, #0
 8003590:	f7fc fe26 	bl	80001e0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003594:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8003598:	4b3c      	ldr	r3, [pc, #240]	@ (800368c <UART_SetConfig+0x250>)
 800359a:	429a      	cmp	r2, r3
 800359c:	d85a      	bhi.n	8003654 <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	60d8      	str	r0, [r3, #12]
 80035a2:	4630      	mov	r0, r6
 80035a4:	e05d      	b.n	8003662 <UART_SetConfig+0x226>
    switch (clocksource)
 80035a6:	3b01      	subs	r3, #1
 80035a8:	2b07      	cmp	r3, #7
 80035aa:	d855      	bhi.n	8003658 <UART_SetConfig+0x21c>
 80035ac:	e8df f003 	tbb	[pc, r3]
 80035b0:	27540421 	.word	0x27540421
 80035b4:	05545454 	.word	0x05545454
 80035b8:	4832      	ldr	r0, [pc, #200]	@ (8003684 <UART_SetConfig+0x248>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035ba:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80035bc:	4b32      	ldr	r3, [pc, #200]	@ (8003688 <UART_SetConfig+0x24c>)
 80035be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80035c6:	6862      	ldr	r2, [r4, #4]
 80035c8:	0853      	lsrs	r3, r2, #1
 80035ca:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80035ce:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035d2:	f1a3 0110 	sub.w	r1, r3, #16
 80035d6:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80035da:	4291      	cmp	r1, r2
 80035dc:	d83e      	bhi.n	800365c <UART_SetConfig+0x220>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035de:	b29a      	uxth	r2, r3
 80035e0:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035e4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80035e8:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80035ea:	6822      	ldr	r2, [r4, #0]
 80035ec:	60d3      	str	r3, [r2, #12]
 80035ee:	2000      	movs	r0, #0
 80035f0:	e037      	b.n	8003662 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 80035f2:	f7ff fa05 	bl	8002a00 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80035f6:	2800      	cmp	r0, #0
 80035f8:	d1df      	bne.n	80035ba <UART_SetConfig+0x17e>
 80035fa:	2000      	movs	r0, #0
 80035fc:	e031      	b.n	8003662 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 80035fe:	f7fe fcbf 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
        break;
 8003602:	e7f8      	b.n	80035f6 <UART_SetConfig+0x1ba>
    switch (clocksource)
 8003604:	481f      	ldr	r0, [pc, #124]	@ (8003684 <UART_SetConfig+0x248>)
 8003606:	e009      	b.n	800361c <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003608:	f7ff f9fa 	bl	8002a00 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800360c:	b930      	cbnz	r0, 800361c <UART_SetConfig+0x1e0>
 800360e:	2000      	movs	r0, #0
 8003610:	e027      	b.n	8003662 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8003612:	f7fe fcb5 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
        break;
 8003616:	e7f9      	b.n	800360c <UART_SetConfig+0x1d0>
        pclk = (uint32_t) LSE_VALUE;
 8003618:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800361c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800361e:	4b1a      	ldr	r3, [pc, #104]	@ (8003688 <UART_SetConfig+0x24c>)
 8003620:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003624:	fbb0 f0f3 	udiv	r0, r0, r3
 8003628:	6863      	ldr	r3, [r4, #4]
 800362a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800362e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003632:	f1a0 0210 	sub.w	r2, r0, #16
 8003636:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800363a:	429a      	cmp	r2, r3
 800363c:	d81a      	bhi.n	8003674 <UART_SetConfig+0x238>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800363e:	6823      	ldr	r3, [r4, #0]
 8003640:	b280      	uxth	r0, r0
 8003642:	60d8      	str	r0, [r3, #12]
 8003644:	2000      	movs	r0, #0
 8003646:	e00c      	b.n	8003662 <UART_SetConfig+0x226>
    switch (clocksource)
 8003648:	2001      	movs	r0, #1
 800364a:	e00a      	b.n	8003662 <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 800364c:	2001      	movs	r0, #1
 800364e:	e008      	b.n	8003662 <UART_SetConfig+0x226>
 8003650:	2001      	movs	r0, #1
 8003652:	e006      	b.n	8003662 <UART_SetConfig+0x226>
          ret = HAL_ERROR;
 8003654:	2001      	movs	r0, #1
 8003656:	e004      	b.n	8003662 <UART_SetConfig+0x226>
    switch (clocksource)
 8003658:	2001      	movs	r0, #1
 800365a:	e002      	b.n	8003662 <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 800365c:	2001      	movs	r0, #1
 800365e:	e000      	b.n	8003662 <UART_SetConfig+0x226>
    switch (clocksource)
 8003660:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8003662:	2301      	movs	r3, #1
 8003664:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003668:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800366c:	2300      	movs	r3, #0
 800366e:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003670:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8003672:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8003674:	2001      	movs	r0, #1
 8003676:	e7f4      	b.n	8003662 <UART_SetConfig+0x226>
 8003678:	cfff69f3 	.word	0xcfff69f3
 800367c:	40008000 	.word	0x40008000
 8003680:	40013800 	.word	0x40013800
 8003684:	00f42400 	.word	0x00f42400
 8003688:	08005604 	.word	0x08005604
 800368c:	000ffcff 	.word	0x000ffcff

08003690 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003690:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003692:	f013 0f08 	tst.w	r3, #8
 8003696:	d006      	beq.n	80036a6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003698:	6802      	ldr	r2, [r0, #0]
 800369a:	6853      	ldr	r3, [r2, #4]
 800369c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80036a0:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80036a2:	430b      	orrs	r3, r1
 80036a4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036a6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036a8:	f013 0f01 	tst.w	r3, #1
 80036ac:	d006      	beq.n	80036bc <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036ae:	6802      	ldr	r2, [r0, #0]
 80036b0:	6853      	ldr	r3, [r2, #4]
 80036b2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80036b6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80036b8:	430b      	orrs	r3, r1
 80036ba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036bc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036be:	f013 0f02 	tst.w	r3, #2
 80036c2:	d006      	beq.n	80036d2 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036c4:	6802      	ldr	r2, [r0, #0]
 80036c6:	6853      	ldr	r3, [r2, #4]
 80036c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036cc:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80036ce:	430b      	orrs	r3, r1
 80036d0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036d2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036d4:	f013 0f04 	tst.w	r3, #4
 80036d8:	d006      	beq.n	80036e8 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036da:	6802      	ldr	r2, [r0, #0]
 80036dc:	6853      	ldr	r3, [r2, #4]
 80036de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036e2:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80036e4:	430b      	orrs	r3, r1
 80036e6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036e8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036ea:	f013 0f10 	tst.w	r3, #16
 80036ee:	d006      	beq.n	80036fe <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036f0:	6802      	ldr	r2, [r0, #0]
 80036f2:	6893      	ldr	r3, [r2, #8]
 80036f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036f8:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80036fa:	430b      	orrs	r3, r1
 80036fc:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036fe:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003700:	f013 0f20 	tst.w	r3, #32
 8003704:	d006      	beq.n	8003714 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003706:	6802      	ldr	r2, [r0, #0]
 8003708:	6893      	ldr	r3, [r2, #8]
 800370a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800370e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003710:	430b      	orrs	r3, r1
 8003712:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003714:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003716:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800371a:	d00a      	beq.n	8003732 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800371c:	6802      	ldr	r2, [r0, #0]
 800371e:	6853      	ldr	r3, [r2, #4]
 8003720:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003724:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8003726:	430b      	orrs	r3, r1
 8003728:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800372a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800372c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003730:	d00b      	beq.n	800374a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003732:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003734:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003738:	d006      	beq.n	8003748 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800373a:	6802      	ldr	r2, [r0, #0]
 800373c:	6853      	ldr	r3, [r2, #4]
 800373e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003742:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003744:	430b      	orrs	r3, r1
 8003746:	6053      	str	r3, [r2, #4]
}
 8003748:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800374a:	6802      	ldr	r2, [r0, #0]
 800374c:	6853      	ldr	r3, [r2, #4]
 800374e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003752:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003754:	430b      	orrs	r3, r1
 8003756:	6053      	str	r3, [r2, #4]
 8003758:	e7eb      	b.n	8003732 <UART_AdvFeatureConfig+0xa2>

0800375a <UART_WaitOnFlagUntilTimeout>:
{
 800375a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800375e:	4605      	mov	r5, r0
 8003760:	460e      	mov	r6, r1
 8003762:	4617      	mov	r7, r2
 8003764:	4699      	mov	r9, r3
 8003766:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800376a:	682b      	ldr	r3, [r5, #0]
 800376c:	69dc      	ldr	r4, [r3, #28]
 800376e:	ea36 0404 	bics.w	r4, r6, r4
 8003772:	bf0c      	ite	eq
 8003774:	2401      	moveq	r4, #1
 8003776:	2400      	movne	r4, #0
 8003778:	42bc      	cmp	r4, r7
 800377a:	d136      	bne.n	80037ea <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 800377c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003780:	d0f3      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003782:	f7fd fcc3 	bl	800110c <HAL_GetTick>
 8003786:	eba0 0009 	sub.w	r0, r0, r9
 800378a:	4540      	cmp	r0, r8
 800378c:	d830      	bhi.n	80037f0 <UART_WaitOnFlagUntilTimeout+0x96>
 800378e:	f1b8 0f00 	cmp.w	r8, #0
 8003792:	d02f      	beq.n	80037f4 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003794:	682b      	ldr	r3, [r5, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	f012 0f04 	tst.w	r2, #4
 800379c:	d0e5      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x10>
 800379e:	2e80      	cmp	r6, #128	@ 0x80
 80037a0:	d0e3      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x10>
 80037a2:	2e40      	cmp	r6, #64	@ 0x40
 80037a4:	d0e1      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037a6:	69da      	ldr	r2, [r3, #28]
 80037a8:	f012 0f08 	tst.w	r2, #8
 80037ac:	d111      	bne.n	80037d2 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037ae:	69da      	ldr	r2, [r3, #28]
 80037b0:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80037b4:	d0d9      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037ba:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80037bc:	4628      	mov	r0, r5
 80037be:	f7ff fe12 	bl	80033e6 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037c2:	2320      	movs	r3, #32
 80037c4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80037c8:	2300      	movs	r3, #0
 80037ca:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80037ce:	2003      	movs	r0, #3
 80037d0:	e00c      	b.n	80037ec <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037d2:	2408      	movs	r4, #8
 80037d4:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80037d6:	4628      	mov	r0, r5
 80037d8:	f7ff fe05 	bl	80033e6 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037dc:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80037e0:	2300      	movs	r3, #0
 80037e2:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 80037e6:	2001      	movs	r0, #1
 80037e8:	e000      	b.n	80037ec <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 80037ea:	2000      	movs	r0, #0
}
 80037ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80037f0:	2003      	movs	r0, #3
 80037f2:	e7fb      	b.n	80037ec <UART_WaitOnFlagUntilTimeout+0x92>
 80037f4:	2003      	movs	r0, #3
 80037f6:	e7f9      	b.n	80037ec <UART_WaitOnFlagUntilTimeout+0x92>

080037f8 <UART_CheckIdleState>:
{
 80037f8:	b530      	push	{r4, r5, lr}
 80037fa:	b083      	sub	sp, #12
 80037fc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037fe:	2300      	movs	r3, #0
 8003800:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8003804:	f7fd fc82 	bl	800110c <HAL_GetTick>
 8003808:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800380a:	6822      	ldr	r2, [r4, #0]
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	f012 0f08 	tst.w	r2, #8
 8003812:	d110      	bne.n	8003836 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f013 0f04 	tst.w	r3, #4
 800381c:	d128      	bne.n	8003870 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800381e:	2320      	movs	r3, #32
 8003820:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003824:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003828:	2000      	movs	r0, #0
 800382a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800382c:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800382e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003832:	b003      	add	sp, #12
 8003834:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003836:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	4603      	mov	r3, r0
 800383e:	2200      	movs	r2, #0
 8003840:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003844:	4620      	mov	r0, r4
 8003846:	f7ff ff88 	bl	800375a <UART_WaitOnFlagUntilTimeout>
 800384a:	2800      	cmp	r0, #0
 800384c:	d0e2      	beq.n	8003814 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800384e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003850:	e852 3f00 	ldrex	r3, [r2]
 8003854:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003858:	e842 3100 	strex	r1, r3, [r2]
 800385c:	2900      	cmp	r1, #0
 800385e:	d1f6      	bne.n	800384e <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8003860:	2320      	movs	r3, #32
 8003862:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8003866:	2300      	movs	r3, #0
 8003868:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800386c:	2003      	movs	r0, #3
 800386e:	e7e0      	b.n	8003832 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003870:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	462b      	mov	r3, r5
 8003878:	2200      	movs	r2, #0
 800387a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800387e:	4620      	mov	r0, r4
 8003880:	f7ff ff6b 	bl	800375a <UART_WaitOnFlagUntilTimeout>
 8003884:	2800      	cmp	r0, #0
 8003886:	d0ca      	beq.n	800381e <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003888:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388a:	e852 3f00 	ldrex	r3, [r2]
 800388e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003892:	e842 3100 	strex	r1, r3, [r2]
 8003896:	2900      	cmp	r1, #0
 8003898:	d1f6      	bne.n	8003888 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389c:	f102 0308 	add.w	r3, r2, #8
 80038a0:	e853 3f00 	ldrex	r3, [r3]
 80038a4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a8:	3208      	adds	r2, #8
 80038aa:	e842 3100 	strex	r1, r3, [r2]
 80038ae:	2900      	cmp	r1, #0
 80038b0:	d1f3      	bne.n	800389a <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80038b2:	2320      	movs	r3, #32
 80038b4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80038b8:	2300      	movs	r3, #0
 80038ba:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80038be:	2003      	movs	r0, #3
 80038c0:	e7b7      	b.n	8003832 <UART_CheckIdleState+0x3a>

080038c2 <HAL_UART_Init>:
  if (huart == NULL)
 80038c2:	b378      	cbz	r0, 8003924 <HAL_UART_Init+0x62>
{
 80038c4:	b510      	push	{r4, lr}
 80038c6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80038c8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80038cc:	b30b      	cbz	r3, 8003912 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80038ce:	2324      	movs	r3, #36	@ 0x24
 80038d0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80038d4:	6822      	ldr	r2, [r4, #0]
 80038d6:	6813      	ldr	r3, [r2, #0]
 80038d8:	f023 0301 	bic.w	r3, r3, #1
 80038dc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80038e0:	b9e3      	cbnz	r3, 800391c <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038e2:	4620      	mov	r0, r4
 80038e4:	f7ff fdaa 	bl	800343c <UART_SetConfig>
 80038e8:	2801      	cmp	r0, #1
 80038ea:	d011      	beq.n	8003910 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ec:	6822      	ldr	r2, [r4, #0]
 80038ee:	6853      	ldr	r3, [r2, #4]
 80038f0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80038f4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038f6:	6822      	ldr	r2, [r4, #0]
 80038f8:	6893      	ldr	r3, [r2, #8]
 80038fa:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80038fe:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003900:	6822      	ldr	r2, [r4, #0]
 8003902:	6813      	ldr	r3, [r2, #0]
 8003904:	f043 0301 	orr.w	r3, r3, #1
 8003908:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800390a:	4620      	mov	r0, r4
 800390c:	f7ff ff74 	bl	80037f8 <UART_CheckIdleState>
}
 8003910:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003912:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8003916:	f000 f9c9 	bl	8003cac <HAL_UART_MspInit>
 800391a:	e7d8      	b.n	80038ce <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800391c:	4620      	mov	r0, r4
 800391e:	f7ff feb7 	bl	8003690 <UART_AdvFeatureConfig>
 8003922:	e7de      	b.n	80038e2 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8003924:	2001      	movs	r0, #1
}
 8003926:	4770      	bx	lr

08003928 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003928:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800392a:	b92b      	cbnz	r3, 8003938 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 800392c:	2301      	movs	r3, #1
 800392e:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003932:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8003936:	4770      	bx	lr
{
 8003938:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800393a:	6803      	ldr	r3, [r0, #0]
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003942:	6899      	ldr	r1, [r3, #8]
 8003944:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003946:	4d09      	ldr	r5, [pc, #36]	@ (800396c <UARTEx_SetNbDataToProcess+0x44>)
 8003948:	5c6b      	ldrb	r3, [r5, r1]
 800394a:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800394c:	4c08      	ldr	r4, [pc, #32]	@ (8003970 <UARTEx_SetNbDataToProcess+0x48>)
 800394e:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003950:	fb93 f3f1 	sdiv	r3, r3, r1
 8003954:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003958:	5cab      	ldrb	r3, [r5, r2]
 800395a:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800395c:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800395e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003962:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8003966:	bc30      	pop	{r4, r5}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	08005624 	.word	0x08005624
 8003970:	0800561c 	.word	0x0800561c

08003974 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8003974:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003978:	2b01      	cmp	r3, #1
 800397a:	d018      	beq.n	80039ae <HAL_UARTEx_DisableFifoMode+0x3a>
 800397c:	2301      	movs	r3, #1
 800397e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8003982:	2324      	movs	r3, #36	@ 0x24
 8003984:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003988:	6803      	ldr	r3, [r0, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800398c:	6819      	ldr	r1, [r3, #0]
 800398e:	f021 0101 	bic.w	r1, r1, #1
 8003992:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003994:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003998:	2300      	movs	r3, #0
 800399a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800399c:	6801      	ldr	r1, [r0, #0]
 800399e:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039a0:	2220      	movs	r2, #32
 80039a2:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80039a6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 80039aa:	4618      	mov	r0, r3
 80039ac:	4770      	bx	lr
  __HAL_LOCK(huart);
 80039ae:	2002      	movs	r0, #2
}
 80039b0:	4770      	bx	lr

080039b2 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80039b2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80039b4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d01d      	beq.n	80039f8 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80039bc:	4604      	mov	r4, r0
 80039be:	2301      	movs	r3, #1
 80039c0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80039c4:	2324      	movs	r3, #36	@ 0x24
 80039c6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039ca:	6803      	ldr	r3, [r0, #0]
 80039cc:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	f022 0201 	bic.w	r2, r2, #1
 80039d4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80039d6:	6802      	ldr	r2, [r0, #0]
 80039d8:	6893      	ldr	r3, [r2, #8]
 80039da:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80039de:	4319      	orrs	r1, r3
 80039e0:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80039e2:	f7ff ffa1 	bl	8003928 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039ea:	2320      	movs	r3, #32
 80039ec:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80039f0:	2000      	movs	r0, #0
 80039f2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80039f6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80039f8:	2002      	movs	r0, #2
 80039fa:	e7fc      	b.n	80039f6 <HAL_UARTEx_SetTxFifoThreshold+0x44>

080039fc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80039fc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80039fe:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d01d      	beq.n	8003a42 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8003a06:	4604      	mov	r4, r0
 8003a08:	2301      	movs	r3, #1
 8003a0a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8003a0e:	2324      	movs	r3, #36	@ 0x24
 8003a10:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a14:	6803      	ldr	r3, [r0, #0]
 8003a16:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	f022 0201 	bic.w	r2, r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003a20:	6802      	ldr	r2, [r0, #0]
 8003a22:	6893      	ldr	r3, [r2, #8]
 8003a24:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8003a28:	4319      	orrs	r1, r3
 8003a2a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003a2c:	f7ff ff7c 	bl	8003928 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a30:	6823      	ldr	r3, [r4, #0]
 8003a32:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003a34:	2320      	movs	r3, #32
 8003a36:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003a40:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003a42:	2002      	movs	r0, #2
 8003a44:	e7fc      	b.n	8003a40 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08003a46 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a46:	e7fe      	b.n	8003a46 <NMI_Handler>

08003a48 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a48:	e7fe      	b.n	8003a48 <HardFault_Handler>

08003a4a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a4a:	e7fe      	b.n	8003a4a <MemManage_Handler>

08003a4c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a4c:	e7fe      	b.n	8003a4c <BusFault_Handler>

08003a4e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a4e:	e7fe      	b.n	8003a4e <UsageFault_Handler>

08003a50 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a50:	4770      	bx	lr

08003a52 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a52:	4770      	bx	lr

08003a54 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a54:	4770      	bx	lr

08003a56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a56:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a58:	f7fd fb4c 	bl	80010f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a5c:	bd08      	pop	{r3, pc}
	...

08003a60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003a60:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003a62:	4802      	ldr	r0, [pc, #8]	@ (8003a6c <TIM2_IRQHandler+0xc>)
 8003a64:	f7ff fad0 	bl	8003008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003a68:	bd08      	pop	{r3, pc}
 8003a6a:	bf00      	nop
 8003a6c:	20000158 	.word	0x20000158

08003a70 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003a70:	2001      	movs	r0, #1
 8003a72:	4770      	bx	lr

08003a74 <_kill>:

int _kill(int pid, int sig)
{
 8003a74:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a76:	f000 fb8d 	bl	8004194 <__errno>
 8003a7a:	2316      	movs	r3, #22
 8003a7c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8003a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a82:	bd08      	pop	{r3, pc}

08003a84 <_exit>:

void _exit (int status)
{
 8003a84:	b508      	push	{r3, lr}
  _kill(status, -1);
 8003a86:	f04f 31ff 	mov.w	r1, #4294967295
 8003a8a:	f7ff fff3 	bl	8003a74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a8e:	e7fe      	b.n	8003a8e <_exit+0xa>

08003a90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a90:	b570      	push	{r4, r5, r6, lr}
 8003a92:	460c      	mov	r4, r1
 8003a94:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a96:	2500      	movs	r5, #0
 8003a98:	e006      	b.n	8003aa8 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8003a9a:	f3af 8000 	nop.w
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa4:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8003aa6:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa8:	42b5      	cmp	r5, r6
 8003aaa:	dbf6      	blt.n	8003a9a <_read+0xa>
  }

  return len;
}
 8003aac:	4630      	mov	r0, r6
 8003aae:	bd70      	pop	{r4, r5, r6, pc}

08003ab0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ab0:	b570      	push	{r4, r5, r6, lr}
 8003ab2:	460c      	mov	r4, r1
 8003ab4:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ab6:	2500      	movs	r5, #0
 8003ab8:	e004      	b.n	8003ac4 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8003aba:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003abe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac2:	3501      	adds	r5, #1
 8003ac4:	42b5      	cmp	r5, r6
 8003ac6:	dbf8      	blt.n	8003aba <_write+0xa>
  }
  return len;
}
 8003ac8:	4630      	mov	r0, r6
 8003aca:	bd70      	pop	{r4, r5, r6, pc}

08003acc <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003acc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad0:	4770      	bx	lr

08003ad2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8003ad2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ad6:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003ad8:	2000      	movs	r0, #0
 8003ada:	4770      	bx	lr

08003adc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003adc:	2001      	movs	r0, #1
 8003ade:	4770      	bx	lr

08003ae0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	4770      	bx	lr

08003ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ae4:	b510      	push	{r4, lr}
 8003ae6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8003b1c <_sbrk+0x38>)
 8003aea:	490d      	ldr	r1, [pc, #52]	@ (8003b20 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003aec:	480d      	ldr	r0, [pc, #52]	@ (8003b24 <_sbrk+0x40>)
 8003aee:	6800      	ldr	r0, [r0, #0]
 8003af0:	b140      	cbz	r0, 8003b04 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003af2:	480c      	ldr	r0, [pc, #48]	@ (8003b24 <_sbrk+0x40>)
 8003af4:	6800      	ldr	r0, [r0, #0]
 8003af6:	4403      	add	r3, r0
 8003af8:	1a52      	subs	r2, r2, r1
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d806      	bhi.n	8003b0c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003afe:	4a09      	ldr	r2, [pc, #36]	@ (8003b24 <_sbrk+0x40>)
 8003b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8003b02:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003b04:	4807      	ldr	r0, [pc, #28]	@ (8003b24 <_sbrk+0x40>)
 8003b06:	4c08      	ldr	r4, [pc, #32]	@ (8003b28 <_sbrk+0x44>)
 8003b08:	6004      	str	r4, [r0, #0]
 8003b0a:	e7f2      	b.n	8003af2 <_sbrk+0xe>
    errno = ENOMEM;
 8003b0c:	f000 fb42 	bl	8004194 <__errno>
 8003b10:	230c      	movs	r3, #12
 8003b12:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003b14:	f04f 30ff 	mov.w	r0, #4294967295
 8003b18:	e7f3      	b.n	8003b02 <_sbrk+0x1e>
 8003b1a:	bf00      	nop
 8003b1c:	20030000 	.word	0x20030000
 8003b20:	00000400 	.word	0x00000400
 8003b24:	20000154 	.word	0x20000154
 8003b28:	20000388 	.word	0x20000388

08003b2c <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003b2c:	4a16      	ldr	r2, [pc, #88]	@ (8003b88 <SystemInit+0x5c>)
 8003b2e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003b32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b36:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003b3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	f042 0201 	orr.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003b46:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8003b4a:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003b4c:	6819      	ldr	r1, [r3, #0]
 8003b4e:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 8003b52:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 8003b56:	400a      	ands	r2, r1
 8003b58:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003b5a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8003b5e:	f022 0205 	bic.w	r2, r2, #5
 8003b62:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003b66:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8003b6a:	f022 0201 	bic.w	r2, r2, #1
 8003b6e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003b72:	4a06      	ldr	r2, [pc, #24]	@ (8003b8c <SystemInit+0x60>)
 8003b74:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003b76:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b7e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003b80:	2200      	movs	r2, #0
 8003b82:	619a      	str	r2, [r3, #24]
}
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	e000ed00 	.word	0xe000ed00
 8003b8c:	22041000 	.word	0x22041000

08003b90 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003b90:	b500      	push	{lr}
 8003b92:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b94:	2300      	movs	r3, #0
 8003b96:	9304      	str	r3, [sp, #16]
 8003b98:	9305      	str	r3, [sp, #20]
 8003b9a:	9306      	str	r3, [sp, #24]
 8003b9c:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b9e:	9301      	str	r3, [sp, #4]
 8003ba0:	9302      	str	r3, [sp, #8]
 8003ba2:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ba4:	4816      	ldr	r0, [pc, #88]	@ (8003c00 <MX_TIM2_Init+0x70>)
 8003ba6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003baa:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 31;
 8003bac:	221f      	movs	r2, #31
 8003bae:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bb0:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 100000;
 8003bb2:	4a14      	ldr	r2, [pc, #80]	@ (8003c04 <MX_TIM2_Init+0x74>)
 8003bb4:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bb6:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bb8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003bba:	f7ff fb1f 	bl	80031fc <HAL_TIM_Base_Init>
 8003bbe:	b9a8      	cbnz	r0, 8003bec <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bc4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003bc6:	a904      	add	r1, sp, #16
 8003bc8:	480d      	ldr	r0, [pc, #52]	@ (8003c00 <MX_TIM2_Init+0x70>)
 8003bca:	f7ff fb55 	bl	8003278 <HAL_TIM_ConfigClockSource>
 8003bce:	b980      	cbnz	r0, 8003bf2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bd4:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003bd6:	a901      	add	r1, sp, #4
 8003bd8:	4809      	ldr	r0, [pc, #36]	@ (8003c00 <MX_TIM2_Init+0x70>)
 8003bda:	f7ff fbcd 	bl	8003378 <HAL_TIMEx_MasterConfigSynchronization>
 8003bde:	b958      	cbnz	r0, 8003bf8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8003be0:	4807      	ldr	r0, [pc, #28]	@ (8003c00 <MX_TIM2_Init+0x70>)
 8003be2:	f7ff f9db 	bl	8002f9c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8003be6:	b009      	add	sp, #36	@ 0x24
 8003be8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003bec:	f7fd f9a4 	bl	8000f38 <Error_Handler>
 8003bf0:	e7e6      	b.n	8003bc0 <MX_TIM2_Init+0x30>
    Error_Handler();
 8003bf2:	f7fd f9a1 	bl	8000f38 <Error_Handler>
 8003bf6:	e7eb      	b.n	8003bd0 <MX_TIM2_Init+0x40>
    Error_Handler();
 8003bf8:	f7fd f99e 	bl	8000f38 <Error_Handler>
 8003bfc:	e7f0      	b.n	8003be0 <MX_TIM2_Init+0x50>
 8003bfe:	bf00      	nop
 8003c00:	20000158 	.word	0x20000158
 8003c04:	000186a0 	.word	0x000186a0

08003c08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8003c08:	6803      	ldr	r3, [r0, #0]
 8003c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c0e:	d000      	beq.n	8003c12 <HAL_TIM_Base_MspInit+0xa>
 8003c10:	4770      	bx	lr
{
 8003c12:	b500      	push	{lr}
 8003c14:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003c16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003c1c:	f042 0201 	orr.w	r2, r2, #1
 8003c20:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003c2a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	4611      	mov	r1, r2
 8003c30:	201c      	movs	r0, #28
 8003c32:	f7fd ffff 	bl	8001c34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003c36:	201c      	movs	r0, #28
 8003c38:	f7fe f80c 	bl	8001c54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003c3c:	b003      	add	sp, #12
 8003c3e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003c44 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003c44:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003c46:	4817      	ldr	r0, [pc, #92]	@ (8003ca4 <MX_USART1_UART_Init+0x60>)
 8003c48:	4b17      	ldr	r3, [pc, #92]	@ (8003ca8 <MX_USART1_UART_Init+0x64>)
 8003c4a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8003c4c:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8003c50:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c52:	2300      	movs	r3, #0
 8003c54:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c56:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c58:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c5a:	220c      	movs	r2, #12
 8003c5c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c5e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c60:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c62:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003c64:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c66:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c68:	f7ff fe2b 	bl	80038c2 <HAL_UART_Init>
 8003c6c:	b970      	cbnz	r0, 8003c8c <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c6e:	2100      	movs	r1, #0
 8003c70:	480c      	ldr	r0, [pc, #48]	@ (8003ca4 <MX_USART1_UART_Init+0x60>)
 8003c72:	f7ff fe9e 	bl	80039b2 <HAL_UARTEx_SetTxFifoThreshold>
 8003c76:	b960      	cbnz	r0, 8003c92 <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c78:	2100      	movs	r1, #0
 8003c7a:	480a      	ldr	r0, [pc, #40]	@ (8003ca4 <MX_USART1_UART_Init+0x60>)
 8003c7c:	f7ff febe 	bl	80039fc <HAL_UARTEx_SetRxFifoThreshold>
 8003c80:	b950      	cbnz	r0, 8003c98 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003c82:	4808      	ldr	r0, [pc, #32]	@ (8003ca4 <MX_USART1_UART_Init+0x60>)
 8003c84:	f7ff fe76 	bl	8003974 <HAL_UARTEx_DisableFifoMode>
 8003c88:	b948      	cbnz	r0, 8003c9e <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c8a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003c8c:	f7fd f954 	bl	8000f38 <Error_Handler>
 8003c90:	e7ed      	b.n	8003c6e <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 8003c92:	f7fd f951 	bl	8000f38 <Error_Handler>
 8003c96:	e7ef      	b.n	8003c78 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8003c98:	f7fd f94e 	bl	8000f38 <Error_Handler>
 8003c9c:	e7f1      	b.n	8003c82 <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 8003c9e:	f7fd f94b 	bl	8000f38 <Error_Handler>
}
 8003ca2:	e7f2      	b.n	8003c8a <MX_USART1_UART_Init+0x46>
 8003ca4:	200001a4 	.word	0x200001a4
 8003ca8:	40013800 	.word	0x40013800

08003cac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003cac:	b510      	push	{r4, lr}
 8003cae:	b09c      	sub	sp, #112	@ 0x70
 8003cb0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	9117      	str	r1, [sp, #92]	@ 0x5c
 8003cb6:	9118      	str	r1, [sp, #96]	@ 0x60
 8003cb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8003cba:	911a      	str	r1, [sp, #104]	@ 0x68
 8003cbc:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cbe:	2250      	movs	r2, #80	@ 0x50
 8003cc0:	a803      	add	r0, sp, #12
 8003cc2:	f000 fa19 	bl	80040f8 <memset>
  if(uartHandle->Instance==USART1)
 8003cc6:	6822      	ldr	r2, [r4, #0]
 8003cc8:	4b17      	ldr	r3, [pc, #92]	@ (8003d28 <HAL_UART_MspInit+0x7c>)
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d001      	beq.n	8003cd2 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003cce:	b01c      	add	sp, #112	@ 0x70
 8003cd0:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cd6:	a803      	add	r0, sp, #12
 8003cd8:	f7fe ff89 	bl	8002bee <HAL_RCCEx_PeriphCLKConfig>
 8003cdc:	bb08      	cbnz	r0, 8003d22 <HAL_UART_MspInit+0x76>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003cde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ce2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ce4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ce8:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003cea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003cec:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003cf0:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8003cf2:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003cf4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003cf6:	f042 0202 	orr.w	r2, r2, #2
 8003cfa:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003d04:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003d06:	23c0      	movs	r3, #192	@ 0xc0
 8003d08:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d12:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d14:	2307      	movs	r3, #7
 8003d16:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d18:	a917      	add	r1, sp, #92	@ 0x5c
 8003d1a:	4804      	ldr	r0, [pc, #16]	@ (8003d2c <HAL_UART_MspInit+0x80>)
 8003d1c:	f7fd ffb2 	bl	8001c84 <HAL_GPIO_Init>
}
 8003d20:	e7d5      	b.n	8003cce <HAL_UART_MspInit+0x22>
      Error_Handler();
 8003d22:	f7fd f909 	bl	8000f38 <Error_Handler>
 8003d26:	e7da      	b.n	8003cde <HAL_UART_MspInit+0x32>
 8003d28:	40013800 	.word	0x40013800
 8003d2c:	48000400 	.word	0x48000400

08003d30 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003d30:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d32:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d34:	3304      	adds	r3, #4

08003d36 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d36:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d38:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003d3a:	d3f9      	bcc.n	8003d30 <CopyDataInit>
  bx lr
 8003d3c:	4770      	bx	lr

08003d3e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8003d3e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003d40:	3004      	adds	r0, #4

08003d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003d42:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003d44:	d3fb      	bcc.n	8003d3e <FillZerobss>
  bx lr
 8003d46:	4770      	bx	lr

08003d48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003d48:	480c      	ldr	r0, [pc, #48]	@ (8003d7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003d4a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003d4c:	f7ff feee 	bl	8003b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003d50:	480b      	ldr	r0, [pc, #44]	@ (8003d80 <LoopForever+0x6>)
 8003d52:	490c      	ldr	r1, [pc, #48]	@ (8003d84 <LoopForever+0xa>)
 8003d54:	4a0c      	ldr	r2, [pc, #48]	@ (8003d88 <LoopForever+0xe>)
 8003d56:	2300      	movs	r3, #0
 8003d58:	f7ff ffed 	bl	8003d36 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003d5c:	480b      	ldr	r0, [pc, #44]	@ (8003d8c <LoopForever+0x12>)
 8003d5e:	490c      	ldr	r1, [pc, #48]	@ (8003d90 <LoopForever+0x16>)
 8003d60:	4a0c      	ldr	r2, [pc, #48]	@ (8003d94 <LoopForever+0x1a>)
 8003d62:	2300      	movs	r3, #0
 8003d64:	f7ff ffe7 	bl	8003d36 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003d68:	480b      	ldr	r0, [pc, #44]	@ (8003d98 <LoopForever+0x1e>)
 8003d6a:	490c      	ldr	r1, [pc, #48]	@ (8003d9c <LoopForever+0x22>)
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	f7ff ffe8 	bl	8003d42 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003d72:	f000 fa15 	bl	80041a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003d76:	f7fd f945 	bl	8001004 <main>

08003d7a <LoopForever>:

LoopForever:
  b LoopForever
 8003d7a:	e7fe      	b.n	8003d7a <LoopForever>
  ldr   r0, =_estack
 8003d7c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003d80:	20000008 	.word	0x20000008
 8003d84:	20000070 	.word	0x20000070
 8003d88:	080057e4 	.word	0x080057e4
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003d8c:	20030000 	.word	0x20030000
 8003d90:	20030000 	.word	0x20030000
 8003d94:	0800584c 	.word	0x0800584c
  INIT_BSS _sbss, _ebss
 8003d98:	20000070 	.word	0x20000070
 8003d9c:	20000384 	.word	0x20000384

08003da0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003da0:	e7fe      	b.n	8003da0 <ADC1_IRQHandler>
	...

08003da4 <srand>:
 8003da4:	b538      	push	{r3, r4, r5, lr}
 8003da6:	4b10      	ldr	r3, [pc, #64]	@ (8003de8 <srand+0x44>)
 8003da8:	681d      	ldr	r5, [r3, #0]
 8003daa:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8003dac:	4604      	mov	r4, r0
 8003dae:	b9b2      	cbnz	r2, 8003dde <srand+0x3a>
 8003db0:	2018      	movs	r0, #24
 8003db2:	f000 fa85 	bl	80042c0 <malloc>
 8003db6:	4602      	mov	r2, r0
 8003db8:	6328      	str	r0, [r5, #48]	@ 0x30
 8003dba:	b920      	cbnz	r0, 8003dc6 <srand+0x22>
 8003dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003dec <srand+0x48>)
 8003dbe:	480c      	ldr	r0, [pc, #48]	@ (8003df0 <srand+0x4c>)
 8003dc0:	2146      	movs	r1, #70	@ 0x46
 8003dc2:	f000 fa15 	bl	80041f0 <__assert_func>
 8003dc6:	490b      	ldr	r1, [pc, #44]	@ (8003df4 <srand+0x50>)
 8003dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003df8 <srand+0x54>)
 8003dca:	e9c0 1300 	strd	r1, r3, [r0]
 8003dce:	4b0b      	ldr	r3, [pc, #44]	@ (8003dfc <srand+0x58>)
 8003dd0:	6083      	str	r3, [r0, #8]
 8003dd2:	230b      	movs	r3, #11
 8003dd4:	8183      	strh	r3, [r0, #12]
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	2001      	movs	r0, #1
 8003dda:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003dde:	2300      	movs	r3, #0
 8003de0:	6114      	str	r4, [r2, #16]
 8003de2:	6153      	str	r3, [r2, #20]
 8003de4:	bd38      	pop	{r3, r4, r5, pc}
 8003de6:	bf00      	nop
 8003de8:	20000020 	.word	0x20000020
 8003dec:	080056cc 	.word	0x080056cc
 8003df0:	080056e3 	.word	0x080056e3
 8003df4:	abcd330e 	.word	0xabcd330e
 8003df8:	e66d1234 	.word	0xe66d1234
 8003dfc:	0005deec 	.word	0x0005deec

08003e00 <rand>:
 8003e00:	4b16      	ldr	r3, [pc, #88]	@ (8003e5c <rand+0x5c>)
 8003e02:	b510      	push	{r4, lr}
 8003e04:	681c      	ldr	r4, [r3, #0]
 8003e06:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003e08:	b9b2      	cbnz	r2, 8003e38 <rand+0x38>
 8003e0a:	2018      	movs	r0, #24
 8003e0c:	f000 fa58 	bl	80042c0 <malloc>
 8003e10:	4602      	mov	r2, r0
 8003e12:	6320      	str	r0, [r4, #48]	@ 0x30
 8003e14:	b920      	cbnz	r0, 8003e20 <rand+0x20>
 8003e16:	4b12      	ldr	r3, [pc, #72]	@ (8003e60 <rand+0x60>)
 8003e18:	4812      	ldr	r0, [pc, #72]	@ (8003e64 <rand+0x64>)
 8003e1a:	2152      	movs	r1, #82	@ 0x52
 8003e1c:	f000 f9e8 	bl	80041f0 <__assert_func>
 8003e20:	4911      	ldr	r1, [pc, #68]	@ (8003e68 <rand+0x68>)
 8003e22:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <rand+0x6c>)
 8003e24:	e9c0 1300 	strd	r1, r3, [r0]
 8003e28:	4b11      	ldr	r3, [pc, #68]	@ (8003e70 <rand+0x70>)
 8003e2a:	6083      	str	r3, [r0, #8]
 8003e2c:	230b      	movs	r3, #11
 8003e2e:	8183      	strh	r3, [r0, #12]
 8003e30:	2100      	movs	r1, #0
 8003e32:	2001      	movs	r0, #1
 8003e34:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003e38:	6913      	ldr	r3, [r2, #16]
 8003e3a:	480e      	ldr	r0, [pc, #56]	@ (8003e74 <rand+0x74>)
 8003e3c:	6954      	ldr	r4, [r2, #20]
 8003e3e:	490e      	ldr	r1, [pc, #56]	@ (8003e78 <rand+0x78>)
 8003e40:	4358      	muls	r0, r3
 8003e42:	fb01 0004 	mla	r0, r1, r4, r0
 8003e46:	fba3 3101 	umull	r3, r1, r3, r1
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	eb40 0001 	adc.w	r0, r0, r1
 8003e50:	e9c2 3004 	strd	r3, r0, [r2, #16]
 8003e54:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003e58:	bd10      	pop	{r4, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000020 	.word	0x20000020
 8003e60:	080056cc 	.word	0x080056cc
 8003e64:	080056e3 	.word	0x080056e3
 8003e68:	abcd330e 	.word	0xabcd330e
 8003e6c:	e66d1234 	.word	0xe66d1234
 8003e70:	0005deec 	.word	0x0005deec
 8003e74:	5851f42d 	.word	0x5851f42d
 8003e78:	4c957f2d 	.word	0x4c957f2d

08003e7c <std>:
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	b510      	push	{r4, lr}
 8003e80:	4604      	mov	r4, r0
 8003e82:	e9c0 3300 	strd	r3, r3, [r0]
 8003e86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e8a:	6083      	str	r3, [r0, #8]
 8003e8c:	8181      	strh	r1, [r0, #12]
 8003e8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e90:	81c2      	strh	r2, [r0, #14]
 8003e92:	6183      	str	r3, [r0, #24]
 8003e94:	4619      	mov	r1, r3
 8003e96:	2208      	movs	r2, #8
 8003e98:	305c      	adds	r0, #92	@ 0x5c
 8003e9a:	f000 f92d 	bl	80040f8 <memset>
 8003e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed4 <std+0x58>)
 8003ea0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed8 <std+0x5c>)
 8003ea4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8003edc <std+0x60>)
 8003ea8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee0 <std+0x64>)
 8003eac:	6323      	str	r3, [r4, #48]	@ 0x30
 8003eae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee4 <std+0x68>)
 8003eb0:	6224      	str	r4, [r4, #32]
 8003eb2:	429c      	cmp	r4, r3
 8003eb4:	d006      	beq.n	8003ec4 <std+0x48>
 8003eb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003eba:	4294      	cmp	r4, r2
 8003ebc:	d002      	beq.n	8003ec4 <std+0x48>
 8003ebe:	33d0      	adds	r3, #208	@ 0xd0
 8003ec0:	429c      	cmp	r4, r3
 8003ec2:	d105      	bne.n	8003ed0 <std+0x54>
 8003ec4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ecc:	f000 b98c 	b.w	80041e8 <__retarget_lock_init_recursive>
 8003ed0:	bd10      	pop	{r4, pc}
 8003ed2:	bf00      	nop
 8003ed4:	08004071 	.word	0x08004071
 8003ed8:	08004093 	.word	0x08004093
 8003edc:	080040cb 	.word	0x080040cb
 8003ee0:	080040f1 	.word	0x080040f1
 8003ee4:	20000238 	.word	0x20000238

08003ee8 <stdio_exit_handler>:
 8003ee8:	4a02      	ldr	r2, [pc, #8]	@ (8003ef4 <stdio_exit_handler+0xc>)
 8003eea:	4903      	ldr	r1, [pc, #12]	@ (8003ef8 <stdio_exit_handler+0x10>)
 8003eec:	4803      	ldr	r0, [pc, #12]	@ (8003efc <stdio_exit_handler+0x14>)
 8003eee:	f000 b86b 	b.w	8003fc8 <_fwalk_sglue>
 8003ef2:	bf00      	nop
 8003ef4:	20000014 	.word	0x20000014
 8003ef8:	08004b05 	.word	0x08004b05
 8003efc:	20000024 	.word	0x20000024

08003f00 <cleanup_stdio>:
 8003f00:	6841      	ldr	r1, [r0, #4]
 8003f02:	4b0c      	ldr	r3, [pc, #48]	@ (8003f34 <cleanup_stdio+0x34>)
 8003f04:	4299      	cmp	r1, r3
 8003f06:	b510      	push	{r4, lr}
 8003f08:	4604      	mov	r4, r0
 8003f0a:	d001      	beq.n	8003f10 <cleanup_stdio+0x10>
 8003f0c:	f000 fdfa 	bl	8004b04 <_fflush_r>
 8003f10:	68a1      	ldr	r1, [r4, #8]
 8003f12:	4b09      	ldr	r3, [pc, #36]	@ (8003f38 <cleanup_stdio+0x38>)
 8003f14:	4299      	cmp	r1, r3
 8003f16:	d002      	beq.n	8003f1e <cleanup_stdio+0x1e>
 8003f18:	4620      	mov	r0, r4
 8003f1a:	f000 fdf3 	bl	8004b04 <_fflush_r>
 8003f1e:	68e1      	ldr	r1, [r4, #12]
 8003f20:	4b06      	ldr	r3, [pc, #24]	@ (8003f3c <cleanup_stdio+0x3c>)
 8003f22:	4299      	cmp	r1, r3
 8003f24:	d004      	beq.n	8003f30 <cleanup_stdio+0x30>
 8003f26:	4620      	mov	r0, r4
 8003f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f2c:	f000 bdea 	b.w	8004b04 <_fflush_r>
 8003f30:	bd10      	pop	{r4, pc}
 8003f32:	bf00      	nop
 8003f34:	20000238 	.word	0x20000238
 8003f38:	200002a0 	.word	0x200002a0
 8003f3c:	20000308 	.word	0x20000308

08003f40 <global_stdio_init.part.0>:
 8003f40:	4b0c      	ldr	r3, [pc, #48]	@ (8003f74 <global_stdio_init.part.0+0x34>)
 8003f42:	4a0d      	ldr	r2, [pc, #52]	@ (8003f78 <global_stdio_init.part.0+0x38>)
 8003f44:	480d      	ldr	r0, [pc, #52]	@ (8003f7c <global_stdio_init.part.0+0x3c>)
 8003f46:	b510      	push	{r4, lr}
 8003f48:	2104      	movs	r1, #4
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f7ff ff95 	bl	8003e7c <std>
 8003f52:	4b0a      	ldr	r3, [pc, #40]	@ (8003f7c <global_stdio_init.part.0+0x3c>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	461c      	mov	r4, r3
 8003f58:	2109      	movs	r1, #9
 8003f5a:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8003f5e:	f7ff ff8d 	bl	8003e7c <std>
 8003f62:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f66:	2202      	movs	r2, #2
 8003f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f6c:	2112      	movs	r1, #18
 8003f6e:	f7ff bf85 	b.w	8003e7c <std>
 8003f72:	bf00      	nop
 8003f74:	20000370 	.word	0x20000370
 8003f78:	08003ee9 	.word	0x08003ee9
 8003f7c:	20000238 	.word	0x20000238

08003f80 <__sfp_lock_acquire>:
 8003f80:	4801      	ldr	r0, [pc, #4]	@ (8003f88 <__sfp_lock_acquire+0x8>)
 8003f82:	f000 b932 	b.w	80041ea <__retarget_lock_acquire_recursive>
 8003f86:	bf00      	nop
 8003f88:	20000379 	.word	0x20000379

08003f8c <__sfp_lock_release>:
 8003f8c:	4801      	ldr	r0, [pc, #4]	@ (8003f94 <__sfp_lock_release+0x8>)
 8003f8e:	f000 b92d 	b.w	80041ec <__retarget_lock_release_recursive>
 8003f92:	bf00      	nop
 8003f94:	20000379 	.word	0x20000379

08003f98 <__sinit>:
 8003f98:	b510      	push	{r4, lr}
 8003f9a:	4604      	mov	r4, r0
 8003f9c:	f7ff fff0 	bl	8003f80 <__sfp_lock_acquire>
 8003fa0:	6a23      	ldr	r3, [r4, #32]
 8003fa2:	b11b      	cbz	r3, 8003fac <__sinit+0x14>
 8003fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fa8:	f7ff bff0 	b.w	8003f8c <__sfp_lock_release>
 8003fac:	4b04      	ldr	r3, [pc, #16]	@ (8003fc0 <__sinit+0x28>)
 8003fae:	6223      	str	r3, [r4, #32]
 8003fb0:	4b04      	ldr	r3, [pc, #16]	@ (8003fc4 <__sinit+0x2c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1f5      	bne.n	8003fa4 <__sinit+0xc>
 8003fb8:	f7ff ffc2 	bl	8003f40 <global_stdio_init.part.0>
 8003fbc:	e7f2      	b.n	8003fa4 <__sinit+0xc>
 8003fbe:	bf00      	nop
 8003fc0:	08003f01 	.word	0x08003f01
 8003fc4:	20000370 	.word	0x20000370

08003fc8 <_fwalk_sglue>:
 8003fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fcc:	4607      	mov	r7, r0
 8003fce:	4688      	mov	r8, r1
 8003fd0:	4614      	mov	r4, r2
 8003fd2:	2600      	movs	r6, #0
 8003fd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fd8:	f1b9 0901 	subs.w	r9, r9, #1
 8003fdc:	d505      	bpl.n	8003fea <_fwalk_sglue+0x22>
 8003fde:	6824      	ldr	r4, [r4, #0]
 8003fe0:	2c00      	cmp	r4, #0
 8003fe2:	d1f7      	bne.n	8003fd4 <_fwalk_sglue+0xc>
 8003fe4:	4630      	mov	r0, r6
 8003fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fea:	89ab      	ldrh	r3, [r5, #12]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d907      	bls.n	8004000 <_fwalk_sglue+0x38>
 8003ff0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	d003      	beq.n	8004000 <_fwalk_sglue+0x38>
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	4638      	mov	r0, r7
 8003ffc:	47c0      	blx	r8
 8003ffe:	4306      	orrs	r6, r0
 8004000:	3568      	adds	r5, #104	@ 0x68
 8004002:	e7e9      	b.n	8003fd8 <_fwalk_sglue+0x10>

08004004 <sniprintf>:
 8004004:	b40c      	push	{r2, r3}
 8004006:	b530      	push	{r4, r5, lr}
 8004008:	4b18      	ldr	r3, [pc, #96]	@ (800406c <sniprintf+0x68>)
 800400a:	1e0c      	subs	r4, r1, #0
 800400c:	681d      	ldr	r5, [r3, #0]
 800400e:	b09d      	sub	sp, #116	@ 0x74
 8004010:	da08      	bge.n	8004024 <sniprintf+0x20>
 8004012:	238b      	movs	r3, #139	@ 0x8b
 8004014:	602b      	str	r3, [r5, #0]
 8004016:	f04f 30ff 	mov.w	r0, #4294967295
 800401a:	b01d      	add	sp, #116	@ 0x74
 800401c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004020:	b002      	add	sp, #8
 8004022:	4770      	bx	lr
 8004024:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004028:	f8ad 3014 	strh.w	r3, [sp, #20]
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004032:	bf14      	ite	ne
 8004034:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004038:	4623      	moveq	r3, r4
 800403a:	9304      	str	r3, [sp, #16]
 800403c:	9307      	str	r3, [sp, #28]
 800403e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004042:	9002      	str	r0, [sp, #8]
 8004044:	9006      	str	r0, [sp, #24]
 8004046:	f8ad 3016 	strh.w	r3, [sp, #22]
 800404a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800404c:	ab21      	add	r3, sp, #132	@ 0x84
 800404e:	a902      	add	r1, sp, #8
 8004050:	4628      	mov	r0, r5
 8004052:	9301      	str	r3, [sp, #4]
 8004054:	f000 fa4a 	bl	80044ec <_svfiprintf_r>
 8004058:	1c43      	adds	r3, r0, #1
 800405a:	bfbc      	itt	lt
 800405c:	238b      	movlt	r3, #139	@ 0x8b
 800405e:	602b      	strlt	r3, [r5, #0]
 8004060:	2c00      	cmp	r4, #0
 8004062:	d0da      	beq.n	800401a <sniprintf+0x16>
 8004064:	9b02      	ldr	r3, [sp, #8]
 8004066:	2200      	movs	r2, #0
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	e7d6      	b.n	800401a <sniprintf+0x16>
 800406c:	20000020 	.word	0x20000020

08004070 <__sread>:
 8004070:	b510      	push	{r4, lr}
 8004072:	460c      	mov	r4, r1
 8004074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004078:	f000 f868 	bl	800414c <_read_r>
 800407c:	2800      	cmp	r0, #0
 800407e:	bfab      	itete	ge
 8004080:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004082:	89a3      	ldrhlt	r3, [r4, #12]
 8004084:	181b      	addge	r3, r3, r0
 8004086:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800408a:	bfac      	ite	ge
 800408c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800408e:	81a3      	strhlt	r3, [r4, #12]
 8004090:	bd10      	pop	{r4, pc}

08004092 <__swrite>:
 8004092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004096:	461f      	mov	r7, r3
 8004098:	898b      	ldrh	r3, [r1, #12]
 800409a:	05db      	lsls	r3, r3, #23
 800409c:	4605      	mov	r5, r0
 800409e:	460c      	mov	r4, r1
 80040a0:	4616      	mov	r6, r2
 80040a2:	d505      	bpl.n	80040b0 <__swrite+0x1e>
 80040a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a8:	2302      	movs	r3, #2
 80040aa:	2200      	movs	r2, #0
 80040ac:	f000 f83c 	bl	8004128 <_lseek_r>
 80040b0:	89a3      	ldrh	r3, [r4, #12]
 80040b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040ba:	81a3      	strh	r3, [r4, #12]
 80040bc:	4632      	mov	r2, r6
 80040be:	463b      	mov	r3, r7
 80040c0:	4628      	mov	r0, r5
 80040c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040c6:	f000 b853 	b.w	8004170 <_write_r>

080040ca <__sseek>:
 80040ca:	b510      	push	{r4, lr}
 80040cc:	460c      	mov	r4, r1
 80040ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d2:	f000 f829 	bl	8004128 <_lseek_r>
 80040d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040da:	1c42      	adds	r2, r0, #1
 80040dc:	bf0b      	itete	eq
 80040de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80040e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80040e6:	81a3      	strheq	r3, [r4, #12]
 80040e8:	81a3      	strhne	r3, [r4, #12]
 80040ea:	bf18      	it	ne
 80040ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80040ee:	bd10      	pop	{r4, pc}

080040f0 <__sclose>:
 80040f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040f4:	f000 b808 	b.w	8004108 <_close_r>

080040f8 <memset>:
 80040f8:	4402      	add	r2, r0
 80040fa:	4603      	mov	r3, r0
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d100      	bne.n	8004102 <memset+0xa>
 8004100:	4770      	bx	lr
 8004102:	f803 1b01 	strb.w	r1, [r3], #1
 8004106:	e7f9      	b.n	80040fc <memset+0x4>

08004108 <_close_r>:
 8004108:	b538      	push	{r3, r4, r5, lr}
 800410a:	4d06      	ldr	r5, [pc, #24]	@ (8004124 <_close_r+0x1c>)
 800410c:	2300      	movs	r3, #0
 800410e:	4604      	mov	r4, r0
 8004110:	4608      	mov	r0, r1
 8004112:	602b      	str	r3, [r5, #0]
 8004114:	f7ff fcda 	bl	8003acc <_close>
 8004118:	1c43      	adds	r3, r0, #1
 800411a:	d102      	bne.n	8004122 <_close_r+0x1a>
 800411c:	682b      	ldr	r3, [r5, #0]
 800411e:	b103      	cbz	r3, 8004122 <_close_r+0x1a>
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	bd38      	pop	{r3, r4, r5, pc}
 8004124:	20000374 	.word	0x20000374

08004128 <_lseek_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4d07      	ldr	r5, [pc, #28]	@ (8004148 <_lseek_r+0x20>)
 800412c:	4604      	mov	r4, r0
 800412e:	4608      	mov	r0, r1
 8004130:	4611      	mov	r1, r2
 8004132:	2200      	movs	r2, #0
 8004134:	602a      	str	r2, [r5, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f7ff fcd2 	bl	8003ae0 <_lseek>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d102      	bne.n	8004146 <_lseek_r+0x1e>
 8004140:	682b      	ldr	r3, [r5, #0]
 8004142:	b103      	cbz	r3, 8004146 <_lseek_r+0x1e>
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	20000374 	.word	0x20000374

0800414c <_read_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d07      	ldr	r5, [pc, #28]	@ (800416c <_read_r+0x20>)
 8004150:	4604      	mov	r4, r0
 8004152:	4608      	mov	r0, r1
 8004154:	4611      	mov	r1, r2
 8004156:	2200      	movs	r2, #0
 8004158:	602a      	str	r2, [r5, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	f7ff fc98 	bl	8003a90 <_read>
 8004160:	1c43      	adds	r3, r0, #1
 8004162:	d102      	bne.n	800416a <_read_r+0x1e>
 8004164:	682b      	ldr	r3, [r5, #0]
 8004166:	b103      	cbz	r3, 800416a <_read_r+0x1e>
 8004168:	6023      	str	r3, [r4, #0]
 800416a:	bd38      	pop	{r3, r4, r5, pc}
 800416c:	20000374 	.word	0x20000374

08004170 <_write_r>:
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	4d07      	ldr	r5, [pc, #28]	@ (8004190 <_write_r+0x20>)
 8004174:	4604      	mov	r4, r0
 8004176:	4608      	mov	r0, r1
 8004178:	4611      	mov	r1, r2
 800417a:	2200      	movs	r2, #0
 800417c:	602a      	str	r2, [r5, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	f7ff fc96 	bl	8003ab0 <_write>
 8004184:	1c43      	adds	r3, r0, #1
 8004186:	d102      	bne.n	800418e <_write_r+0x1e>
 8004188:	682b      	ldr	r3, [r5, #0]
 800418a:	b103      	cbz	r3, 800418e <_write_r+0x1e>
 800418c:	6023      	str	r3, [r4, #0]
 800418e:	bd38      	pop	{r3, r4, r5, pc}
 8004190:	20000374 	.word	0x20000374

08004194 <__errno>:
 8004194:	4b01      	ldr	r3, [pc, #4]	@ (800419c <__errno+0x8>)
 8004196:	6818      	ldr	r0, [r3, #0]
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000020 	.word	0x20000020

080041a0 <__libc_init_array>:
 80041a0:	b570      	push	{r4, r5, r6, lr}
 80041a2:	4b0d      	ldr	r3, [pc, #52]	@ (80041d8 <__libc_init_array+0x38>)
 80041a4:	4d0d      	ldr	r5, [pc, #52]	@ (80041dc <__libc_init_array+0x3c>)
 80041a6:	1b5b      	subs	r3, r3, r5
 80041a8:	109c      	asrs	r4, r3, #2
 80041aa:	2600      	movs	r6, #0
 80041ac:	42a6      	cmp	r6, r4
 80041ae:	d109      	bne.n	80041c4 <__libc_init_array+0x24>
 80041b0:	f001 f96a 	bl	8005488 <_init>
 80041b4:	4d0a      	ldr	r5, [pc, #40]	@ (80041e0 <__libc_init_array+0x40>)
 80041b6:	4b0b      	ldr	r3, [pc, #44]	@ (80041e4 <__libc_init_array+0x44>)
 80041b8:	1b5b      	subs	r3, r3, r5
 80041ba:	109c      	asrs	r4, r3, #2
 80041bc:	2600      	movs	r6, #0
 80041be:	42a6      	cmp	r6, r4
 80041c0:	d105      	bne.n	80041ce <__libc_init_array+0x2e>
 80041c2:	bd70      	pop	{r4, r5, r6, pc}
 80041c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041c8:	4798      	blx	r3
 80041ca:	3601      	adds	r6, #1
 80041cc:	e7ee      	b.n	80041ac <__libc_init_array+0xc>
 80041ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80041d2:	4798      	blx	r3
 80041d4:	3601      	adds	r6, #1
 80041d6:	e7f2      	b.n	80041be <__libc_init_array+0x1e>
 80041d8:	080057dc 	.word	0x080057dc
 80041dc:	080057dc 	.word	0x080057dc
 80041e0:	080057dc 	.word	0x080057dc
 80041e4:	080057e0 	.word	0x080057e0

080041e8 <__retarget_lock_init_recursive>:
 80041e8:	4770      	bx	lr

080041ea <__retarget_lock_acquire_recursive>:
 80041ea:	4770      	bx	lr

080041ec <__retarget_lock_release_recursive>:
 80041ec:	4770      	bx	lr
	...

080041f0 <__assert_func>:
 80041f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80041f2:	4614      	mov	r4, r2
 80041f4:	461a      	mov	r2, r3
 80041f6:	4b09      	ldr	r3, [pc, #36]	@ (800421c <__assert_func+0x2c>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4605      	mov	r5, r0
 80041fc:	68d8      	ldr	r0, [r3, #12]
 80041fe:	b14c      	cbz	r4, 8004214 <__assert_func+0x24>
 8004200:	4b07      	ldr	r3, [pc, #28]	@ (8004220 <__assert_func+0x30>)
 8004202:	9100      	str	r1, [sp, #0]
 8004204:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004208:	4906      	ldr	r1, [pc, #24]	@ (8004224 <__assert_func+0x34>)
 800420a:	462b      	mov	r3, r5
 800420c:	f000 fca2 	bl	8004b54 <fiprintf>
 8004210:	f000 fcea 	bl	8004be8 <abort>
 8004214:	4b04      	ldr	r3, [pc, #16]	@ (8004228 <__assert_func+0x38>)
 8004216:	461c      	mov	r4, r3
 8004218:	e7f3      	b.n	8004202 <__assert_func+0x12>
 800421a:	bf00      	nop
 800421c:	20000020 	.word	0x20000020
 8004220:	08005765 	.word	0x08005765
 8004224:	08005772 	.word	0x08005772
 8004228:	080057a0 	.word	0x080057a0

0800422c <_free_r>:
 800422c:	b538      	push	{r3, r4, r5, lr}
 800422e:	4605      	mov	r5, r0
 8004230:	2900      	cmp	r1, #0
 8004232:	d041      	beq.n	80042b8 <_free_r+0x8c>
 8004234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004238:	1f0c      	subs	r4, r1, #4
 800423a:	2b00      	cmp	r3, #0
 800423c:	bfb8      	it	lt
 800423e:	18e4      	addlt	r4, r4, r3
 8004240:	f000 f8e8 	bl	8004414 <__malloc_lock>
 8004244:	4a1d      	ldr	r2, [pc, #116]	@ (80042bc <_free_r+0x90>)
 8004246:	6813      	ldr	r3, [r2, #0]
 8004248:	b933      	cbnz	r3, 8004258 <_free_r+0x2c>
 800424a:	6063      	str	r3, [r4, #4]
 800424c:	6014      	str	r4, [r2, #0]
 800424e:	4628      	mov	r0, r5
 8004250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004254:	f000 b8e4 	b.w	8004420 <__malloc_unlock>
 8004258:	42a3      	cmp	r3, r4
 800425a:	d908      	bls.n	800426e <_free_r+0x42>
 800425c:	6820      	ldr	r0, [r4, #0]
 800425e:	1821      	adds	r1, r4, r0
 8004260:	428b      	cmp	r3, r1
 8004262:	bf01      	itttt	eq
 8004264:	6819      	ldreq	r1, [r3, #0]
 8004266:	685b      	ldreq	r3, [r3, #4]
 8004268:	1809      	addeq	r1, r1, r0
 800426a:	6021      	streq	r1, [r4, #0]
 800426c:	e7ed      	b.n	800424a <_free_r+0x1e>
 800426e:	461a      	mov	r2, r3
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	b10b      	cbz	r3, 8004278 <_free_r+0x4c>
 8004274:	42a3      	cmp	r3, r4
 8004276:	d9fa      	bls.n	800426e <_free_r+0x42>
 8004278:	6811      	ldr	r1, [r2, #0]
 800427a:	1850      	adds	r0, r2, r1
 800427c:	42a0      	cmp	r0, r4
 800427e:	d10b      	bne.n	8004298 <_free_r+0x6c>
 8004280:	6820      	ldr	r0, [r4, #0]
 8004282:	4401      	add	r1, r0
 8004284:	1850      	adds	r0, r2, r1
 8004286:	4283      	cmp	r3, r0
 8004288:	6011      	str	r1, [r2, #0]
 800428a:	d1e0      	bne.n	800424e <_free_r+0x22>
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	6053      	str	r3, [r2, #4]
 8004292:	4408      	add	r0, r1
 8004294:	6010      	str	r0, [r2, #0]
 8004296:	e7da      	b.n	800424e <_free_r+0x22>
 8004298:	d902      	bls.n	80042a0 <_free_r+0x74>
 800429a:	230c      	movs	r3, #12
 800429c:	602b      	str	r3, [r5, #0]
 800429e:	e7d6      	b.n	800424e <_free_r+0x22>
 80042a0:	6820      	ldr	r0, [r4, #0]
 80042a2:	1821      	adds	r1, r4, r0
 80042a4:	428b      	cmp	r3, r1
 80042a6:	bf04      	itt	eq
 80042a8:	6819      	ldreq	r1, [r3, #0]
 80042aa:	685b      	ldreq	r3, [r3, #4]
 80042ac:	6063      	str	r3, [r4, #4]
 80042ae:	bf04      	itt	eq
 80042b0:	1809      	addeq	r1, r1, r0
 80042b2:	6021      	streq	r1, [r4, #0]
 80042b4:	6054      	str	r4, [r2, #4]
 80042b6:	e7ca      	b.n	800424e <_free_r+0x22>
 80042b8:	bd38      	pop	{r3, r4, r5, pc}
 80042ba:	bf00      	nop
 80042bc:	20000380 	.word	0x20000380

080042c0 <malloc>:
 80042c0:	4b02      	ldr	r3, [pc, #8]	@ (80042cc <malloc+0xc>)
 80042c2:	4601      	mov	r1, r0
 80042c4:	6818      	ldr	r0, [r3, #0]
 80042c6:	f000 b825 	b.w	8004314 <_malloc_r>
 80042ca:	bf00      	nop
 80042cc:	20000020 	.word	0x20000020

080042d0 <sbrk_aligned>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	4e0f      	ldr	r6, [pc, #60]	@ (8004310 <sbrk_aligned+0x40>)
 80042d4:	460c      	mov	r4, r1
 80042d6:	6831      	ldr	r1, [r6, #0]
 80042d8:	4605      	mov	r5, r0
 80042da:	b911      	cbnz	r1, 80042e2 <sbrk_aligned+0x12>
 80042dc:	f000 fc66 	bl	8004bac <_sbrk_r>
 80042e0:	6030      	str	r0, [r6, #0]
 80042e2:	4621      	mov	r1, r4
 80042e4:	4628      	mov	r0, r5
 80042e6:	f000 fc61 	bl	8004bac <_sbrk_r>
 80042ea:	1c43      	adds	r3, r0, #1
 80042ec:	d103      	bne.n	80042f6 <sbrk_aligned+0x26>
 80042ee:	f04f 34ff 	mov.w	r4, #4294967295
 80042f2:	4620      	mov	r0, r4
 80042f4:	bd70      	pop	{r4, r5, r6, pc}
 80042f6:	1cc4      	adds	r4, r0, #3
 80042f8:	f024 0403 	bic.w	r4, r4, #3
 80042fc:	42a0      	cmp	r0, r4
 80042fe:	d0f8      	beq.n	80042f2 <sbrk_aligned+0x22>
 8004300:	1a21      	subs	r1, r4, r0
 8004302:	4628      	mov	r0, r5
 8004304:	f000 fc52 	bl	8004bac <_sbrk_r>
 8004308:	3001      	adds	r0, #1
 800430a:	d1f2      	bne.n	80042f2 <sbrk_aligned+0x22>
 800430c:	e7ef      	b.n	80042ee <sbrk_aligned+0x1e>
 800430e:	bf00      	nop
 8004310:	2000037c 	.word	0x2000037c

08004314 <_malloc_r>:
 8004314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004318:	1ccd      	adds	r5, r1, #3
 800431a:	f025 0503 	bic.w	r5, r5, #3
 800431e:	3508      	adds	r5, #8
 8004320:	2d0c      	cmp	r5, #12
 8004322:	bf38      	it	cc
 8004324:	250c      	movcc	r5, #12
 8004326:	2d00      	cmp	r5, #0
 8004328:	4606      	mov	r6, r0
 800432a:	db01      	blt.n	8004330 <_malloc_r+0x1c>
 800432c:	42a9      	cmp	r1, r5
 800432e:	d904      	bls.n	800433a <_malloc_r+0x26>
 8004330:	230c      	movs	r3, #12
 8004332:	6033      	str	r3, [r6, #0]
 8004334:	2000      	movs	r0, #0
 8004336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800433a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004410 <_malloc_r+0xfc>
 800433e:	f000 f869 	bl	8004414 <__malloc_lock>
 8004342:	f8d8 3000 	ldr.w	r3, [r8]
 8004346:	461c      	mov	r4, r3
 8004348:	bb44      	cbnz	r4, 800439c <_malloc_r+0x88>
 800434a:	4629      	mov	r1, r5
 800434c:	4630      	mov	r0, r6
 800434e:	f7ff ffbf 	bl	80042d0 <sbrk_aligned>
 8004352:	1c43      	adds	r3, r0, #1
 8004354:	4604      	mov	r4, r0
 8004356:	d158      	bne.n	800440a <_malloc_r+0xf6>
 8004358:	f8d8 4000 	ldr.w	r4, [r8]
 800435c:	4627      	mov	r7, r4
 800435e:	2f00      	cmp	r7, #0
 8004360:	d143      	bne.n	80043ea <_malloc_r+0xd6>
 8004362:	2c00      	cmp	r4, #0
 8004364:	d04b      	beq.n	80043fe <_malloc_r+0xea>
 8004366:	6823      	ldr	r3, [r4, #0]
 8004368:	4639      	mov	r1, r7
 800436a:	4630      	mov	r0, r6
 800436c:	eb04 0903 	add.w	r9, r4, r3
 8004370:	f000 fc1c 	bl	8004bac <_sbrk_r>
 8004374:	4581      	cmp	r9, r0
 8004376:	d142      	bne.n	80043fe <_malloc_r+0xea>
 8004378:	6821      	ldr	r1, [r4, #0]
 800437a:	1a6d      	subs	r5, r5, r1
 800437c:	4629      	mov	r1, r5
 800437e:	4630      	mov	r0, r6
 8004380:	f7ff ffa6 	bl	80042d0 <sbrk_aligned>
 8004384:	3001      	adds	r0, #1
 8004386:	d03a      	beq.n	80043fe <_malloc_r+0xea>
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	442b      	add	r3, r5
 800438c:	6023      	str	r3, [r4, #0]
 800438e:	f8d8 3000 	ldr.w	r3, [r8]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	bb62      	cbnz	r2, 80043f0 <_malloc_r+0xdc>
 8004396:	f8c8 7000 	str.w	r7, [r8]
 800439a:	e00f      	b.n	80043bc <_malloc_r+0xa8>
 800439c:	6822      	ldr	r2, [r4, #0]
 800439e:	1b52      	subs	r2, r2, r5
 80043a0:	d420      	bmi.n	80043e4 <_malloc_r+0xd0>
 80043a2:	2a0b      	cmp	r2, #11
 80043a4:	d917      	bls.n	80043d6 <_malloc_r+0xc2>
 80043a6:	1961      	adds	r1, r4, r5
 80043a8:	42a3      	cmp	r3, r4
 80043aa:	6025      	str	r5, [r4, #0]
 80043ac:	bf18      	it	ne
 80043ae:	6059      	strne	r1, [r3, #4]
 80043b0:	6863      	ldr	r3, [r4, #4]
 80043b2:	bf08      	it	eq
 80043b4:	f8c8 1000 	streq.w	r1, [r8]
 80043b8:	5162      	str	r2, [r4, r5]
 80043ba:	604b      	str	r3, [r1, #4]
 80043bc:	4630      	mov	r0, r6
 80043be:	f000 f82f 	bl	8004420 <__malloc_unlock>
 80043c2:	f104 000b 	add.w	r0, r4, #11
 80043c6:	1d23      	adds	r3, r4, #4
 80043c8:	f020 0007 	bic.w	r0, r0, #7
 80043cc:	1ac2      	subs	r2, r0, r3
 80043ce:	bf1c      	itt	ne
 80043d0:	1a1b      	subne	r3, r3, r0
 80043d2:	50a3      	strne	r3, [r4, r2]
 80043d4:	e7af      	b.n	8004336 <_malloc_r+0x22>
 80043d6:	6862      	ldr	r2, [r4, #4]
 80043d8:	42a3      	cmp	r3, r4
 80043da:	bf0c      	ite	eq
 80043dc:	f8c8 2000 	streq.w	r2, [r8]
 80043e0:	605a      	strne	r2, [r3, #4]
 80043e2:	e7eb      	b.n	80043bc <_malloc_r+0xa8>
 80043e4:	4623      	mov	r3, r4
 80043e6:	6864      	ldr	r4, [r4, #4]
 80043e8:	e7ae      	b.n	8004348 <_malloc_r+0x34>
 80043ea:	463c      	mov	r4, r7
 80043ec:	687f      	ldr	r7, [r7, #4]
 80043ee:	e7b6      	b.n	800435e <_malloc_r+0x4a>
 80043f0:	461a      	mov	r2, r3
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	42a3      	cmp	r3, r4
 80043f6:	d1fb      	bne.n	80043f0 <_malloc_r+0xdc>
 80043f8:	2300      	movs	r3, #0
 80043fa:	6053      	str	r3, [r2, #4]
 80043fc:	e7de      	b.n	80043bc <_malloc_r+0xa8>
 80043fe:	230c      	movs	r3, #12
 8004400:	6033      	str	r3, [r6, #0]
 8004402:	4630      	mov	r0, r6
 8004404:	f000 f80c 	bl	8004420 <__malloc_unlock>
 8004408:	e794      	b.n	8004334 <_malloc_r+0x20>
 800440a:	6005      	str	r5, [r0, #0]
 800440c:	e7d6      	b.n	80043bc <_malloc_r+0xa8>
 800440e:	bf00      	nop
 8004410:	20000380 	.word	0x20000380

08004414 <__malloc_lock>:
 8004414:	4801      	ldr	r0, [pc, #4]	@ (800441c <__malloc_lock+0x8>)
 8004416:	f7ff bee8 	b.w	80041ea <__retarget_lock_acquire_recursive>
 800441a:	bf00      	nop
 800441c:	20000378 	.word	0x20000378

08004420 <__malloc_unlock>:
 8004420:	4801      	ldr	r0, [pc, #4]	@ (8004428 <__malloc_unlock+0x8>)
 8004422:	f7ff bee3 	b.w	80041ec <__retarget_lock_release_recursive>
 8004426:	bf00      	nop
 8004428:	20000378 	.word	0x20000378

0800442c <__ssputs_r>:
 800442c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004430:	688e      	ldr	r6, [r1, #8]
 8004432:	461f      	mov	r7, r3
 8004434:	42be      	cmp	r6, r7
 8004436:	4682      	mov	sl, r0
 8004438:	460c      	mov	r4, r1
 800443a:	4690      	mov	r8, r2
 800443c:	4633      	mov	r3, r6
 800443e:	d853      	bhi.n	80044e8 <__ssputs_r+0xbc>
 8004440:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8004444:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 8004448:	d02b      	beq.n	80044a2 <__ssputs_r+0x76>
 800444a:	6965      	ldr	r5, [r4, #20]
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	6909      	ldr	r1, [r1, #16]
 8004450:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004454:	eba3 0901 	sub.w	r9, r3, r1
 8004458:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800445c:	1c7b      	adds	r3, r7, #1
 800445e:	106d      	asrs	r5, r5, #1
 8004460:	444b      	add	r3, r9
 8004462:	42ab      	cmp	r3, r5
 8004464:	462a      	mov	r2, r5
 8004466:	bf84      	itt	hi
 8004468:	461d      	movhi	r5, r3
 800446a:	462a      	movhi	r2, r5
 800446c:	0543      	lsls	r3, r0, #21
 800446e:	d527      	bpl.n	80044c0 <__ssputs_r+0x94>
 8004470:	4611      	mov	r1, r2
 8004472:	4650      	mov	r0, sl
 8004474:	f7ff ff4e 	bl	8004314 <_malloc_r>
 8004478:	4606      	mov	r6, r0
 800447a:	b358      	cbz	r0, 80044d4 <__ssputs_r+0xa8>
 800447c:	6921      	ldr	r1, [r4, #16]
 800447e:	464a      	mov	r2, r9
 8004480:	f000 fba4 	bl	8004bcc <memcpy>
 8004484:	89a3      	ldrh	r3, [r4, #12]
 8004486:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800448a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800448e:	81a3      	strh	r3, [r4, #12]
 8004490:	6126      	str	r6, [r4, #16]
 8004492:	6165      	str	r5, [r4, #20]
 8004494:	444e      	add	r6, r9
 8004496:	eba5 0509 	sub.w	r5, r5, r9
 800449a:	6026      	str	r6, [r4, #0]
 800449c:	60a5      	str	r5, [r4, #8]
 800449e:	463e      	mov	r6, r7
 80044a0:	463b      	mov	r3, r7
 80044a2:	461f      	mov	r7, r3
 80044a4:	6820      	ldr	r0, [r4, #0]
 80044a6:	463a      	mov	r2, r7
 80044a8:	4641      	mov	r1, r8
 80044aa:	f000 fb65 	bl	8004b78 <memmove>
 80044ae:	68a3      	ldr	r3, [r4, #8]
 80044b0:	1b9b      	subs	r3, r3, r6
 80044b2:	60a3      	str	r3, [r4, #8]
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	443b      	add	r3, r7
 80044b8:	6023      	str	r3, [r4, #0]
 80044ba:	2000      	movs	r0, #0
 80044bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044c0:	4650      	mov	r0, sl
 80044c2:	f000 fb98 	bl	8004bf6 <_realloc_r>
 80044c6:	4606      	mov	r6, r0
 80044c8:	2800      	cmp	r0, #0
 80044ca:	d1e1      	bne.n	8004490 <__ssputs_r+0x64>
 80044cc:	6921      	ldr	r1, [r4, #16]
 80044ce:	4650      	mov	r0, sl
 80044d0:	f7ff feac 	bl	800422c <_free_r>
 80044d4:	230c      	movs	r3, #12
 80044d6:	f8ca 3000 	str.w	r3, [sl]
 80044da:	89a3      	ldrh	r3, [r4, #12]
 80044dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044e0:	81a3      	strh	r3, [r4, #12]
 80044e2:	f04f 30ff 	mov.w	r0, #4294967295
 80044e6:	e7e9      	b.n	80044bc <__ssputs_r+0x90>
 80044e8:	463e      	mov	r6, r7
 80044ea:	e7db      	b.n	80044a4 <__ssputs_r+0x78>

080044ec <_svfiprintf_r>:
 80044ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044f0:	4698      	mov	r8, r3
 80044f2:	898b      	ldrh	r3, [r1, #12]
 80044f4:	061b      	lsls	r3, r3, #24
 80044f6:	b09d      	sub	sp, #116	@ 0x74
 80044f8:	4607      	mov	r7, r0
 80044fa:	460d      	mov	r5, r1
 80044fc:	4614      	mov	r4, r2
 80044fe:	d510      	bpl.n	8004522 <_svfiprintf_r+0x36>
 8004500:	690b      	ldr	r3, [r1, #16]
 8004502:	b973      	cbnz	r3, 8004522 <_svfiprintf_r+0x36>
 8004504:	2140      	movs	r1, #64	@ 0x40
 8004506:	f7ff ff05 	bl	8004314 <_malloc_r>
 800450a:	6028      	str	r0, [r5, #0]
 800450c:	6128      	str	r0, [r5, #16]
 800450e:	b930      	cbnz	r0, 800451e <_svfiprintf_r+0x32>
 8004510:	230c      	movs	r3, #12
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	f04f 30ff 	mov.w	r0, #4294967295
 8004518:	b01d      	add	sp, #116	@ 0x74
 800451a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800451e:	2340      	movs	r3, #64	@ 0x40
 8004520:	616b      	str	r3, [r5, #20]
 8004522:	2300      	movs	r3, #0
 8004524:	9309      	str	r3, [sp, #36]	@ 0x24
 8004526:	2320      	movs	r3, #32
 8004528:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800452c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004530:	2330      	movs	r3, #48	@ 0x30
 8004532:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80046d0 <_svfiprintf_r+0x1e4>
 8004536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800453a:	f04f 0901 	mov.w	r9, #1
 800453e:	4623      	mov	r3, r4
 8004540:	469a      	mov	sl, r3
 8004542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004546:	b10a      	cbz	r2, 800454c <_svfiprintf_r+0x60>
 8004548:	2a25      	cmp	r2, #37	@ 0x25
 800454a:	d1f9      	bne.n	8004540 <_svfiprintf_r+0x54>
 800454c:	ebba 0b04 	subs.w	fp, sl, r4
 8004550:	d00b      	beq.n	800456a <_svfiprintf_r+0x7e>
 8004552:	465b      	mov	r3, fp
 8004554:	4622      	mov	r2, r4
 8004556:	4629      	mov	r1, r5
 8004558:	4638      	mov	r0, r7
 800455a:	f7ff ff67 	bl	800442c <__ssputs_r>
 800455e:	3001      	adds	r0, #1
 8004560:	f000 80a7 	beq.w	80046b2 <_svfiprintf_r+0x1c6>
 8004564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004566:	445a      	add	r2, fp
 8004568:	9209      	str	r2, [sp, #36]	@ 0x24
 800456a:	f89a 3000 	ldrb.w	r3, [sl]
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 809f 	beq.w	80046b2 <_svfiprintf_r+0x1c6>
 8004574:	2300      	movs	r3, #0
 8004576:	f04f 32ff 	mov.w	r2, #4294967295
 800457a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800457e:	f10a 0a01 	add.w	sl, sl, #1
 8004582:	9304      	str	r3, [sp, #16]
 8004584:	9307      	str	r3, [sp, #28]
 8004586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800458a:	931a      	str	r3, [sp, #104]	@ 0x68
 800458c:	4654      	mov	r4, sl
 800458e:	2205      	movs	r2, #5
 8004590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004594:	484e      	ldr	r0, [pc, #312]	@ (80046d0 <_svfiprintf_r+0x1e4>)
 8004596:	f7fb fdd3 	bl	8000140 <memchr>
 800459a:	9a04      	ldr	r2, [sp, #16]
 800459c:	b9d8      	cbnz	r0, 80045d6 <_svfiprintf_r+0xea>
 800459e:	06d0      	lsls	r0, r2, #27
 80045a0:	bf44      	itt	mi
 80045a2:	2320      	movmi	r3, #32
 80045a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045a8:	0711      	lsls	r1, r2, #28
 80045aa:	bf44      	itt	mi
 80045ac:	232b      	movmi	r3, #43	@ 0x2b
 80045ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045b2:	f89a 3000 	ldrb.w	r3, [sl]
 80045b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80045b8:	d015      	beq.n	80045e6 <_svfiprintf_r+0xfa>
 80045ba:	9a07      	ldr	r2, [sp, #28]
 80045bc:	4654      	mov	r4, sl
 80045be:	2000      	movs	r0, #0
 80045c0:	f04f 0c0a 	mov.w	ip, #10
 80045c4:	4621      	mov	r1, r4
 80045c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045ca:	3b30      	subs	r3, #48	@ 0x30
 80045cc:	2b09      	cmp	r3, #9
 80045ce:	d94b      	bls.n	8004668 <_svfiprintf_r+0x17c>
 80045d0:	b1b0      	cbz	r0, 8004600 <_svfiprintf_r+0x114>
 80045d2:	9207      	str	r2, [sp, #28]
 80045d4:	e014      	b.n	8004600 <_svfiprintf_r+0x114>
 80045d6:	eba0 0308 	sub.w	r3, r0, r8
 80045da:	fa09 f303 	lsl.w	r3, r9, r3
 80045de:	4313      	orrs	r3, r2
 80045e0:	9304      	str	r3, [sp, #16]
 80045e2:	46a2      	mov	sl, r4
 80045e4:	e7d2      	b.n	800458c <_svfiprintf_r+0xa0>
 80045e6:	9b03      	ldr	r3, [sp, #12]
 80045e8:	1d19      	adds	r1, r3, #4
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	9103      	str	r1, [sp, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	bfbb      	ittet	lt
 80045f2:	425b      	neglt	r3, r3
 80045f4:	f042 0202 	orrlt.w	r2, r2, #2
 80045f8:	9307      	strge	r3, [sp, #28]
 80045fa:	9307      	strlt	r3, [sp, #28]
 80045fc:	bfb8      	it	lt
 80045fe:	9204      	strlt	r2, [sp, #16]
 8004600:	7823      	ldrb	r3, [r4, #0]
 8004602:	2b2e      	cmp	r3, #46	@ 0x2e
 8004604:	d10a      	bne.n	800461c <_svfiprintf_r+0x130>
 8004606:	7863      	ldrb	r3, [r4, #1]
 8004608:	2b2a      	cmp	r3, #42	@ 0x2a
 800460a:	d132      	bne.n	8004672 <_svfiprintf_r+0x186>
 800460c:	9b03      	ldr	r3, [sp, #12]
 800460e:	1d1a      	adds	r2, r3, #4
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	9203      	str	r2, [sp, #12]
 8004614:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004618:	3402      	adds	r4, #2
 800461a:	9305      	str	r3, [sp, #20]
 800461c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80046e0 <_svfiprintf_r+0x1f4>
 8004620:	7821      	ldrb	r1, [r4, #0]
 8004622:	2203      	movs	r2, #3
 8004624:	4650      	mov	r0, sl
 8004626:	f7fb fd8b 	bl	8000140 <memchr>
 800462a:	b138      	cbz	r0, 800463c <_svfiprintf_r+0x150>
 800462c:	9b04      	ldr	r3, [sp, #16]
 800462e:	eba0 000a 	sub.w	r0, r0, sl
 8004632:	2240      	movs	r2, #64	@ 0x40
 8004634:	4082      	lsls	r2, r0
 8004636:	4313      	orrs	r3, r2
 8004638:	3401      	adds	r4, #1
 800463a:	9304      	str	r3, [sp, #16]
 800463c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004640:	4824      	ldr	r0, [pc, #144]	@ (80046d4 <_svfiprintf_r+0x1e8>)
 8004642:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004646:	2206      	movs	r2, #6
 8004648:	f7fb fd7a 	bl	8000140 <memchr>
 800464c:	2800      	cmp	r0, #0
 800464e:	d036      	beq.n	80046be <_svfiprintf_r+0x1d2>
 8004650:	4b21      	ldr	r3, [pc, #132]	@ (80046d8 <_svfiprintf_r+0x1ec>)
 8004652:	bb1b      	cbnz	r3, 800469c <_svfiprintf_r+0x1b0>
 8004654:	9b03      	ldr	r3, [sp, #12]
 8004656:	3307      	adds	r3, #7
 8004658:	f023 0307 	bic.w	r3, r3, #7
 800465c:	3308      	adds	r3, #8
 800465e:	9303      	str	r3, [sp, #12]
 8004660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004662:	4433      	add	r3, r6
 8004664:	9309      	str	r3, [sp, #36]	@ 0x24
 8004666:	e76a      	b.n	800453e <_svfiprintf_r+0x52>
 8004668:	fb0c 3202 	mla	r2, ip, r2, r3
 800466c:	460c      	mov	r4, r1
 800466e:	2001      	movs	r0, #1
 8004670:	e7a8      	b.n	80045c4 <_svfiprintf_r+0xd8>
 8004672:	2300      	movs	r3, #0
 8004674:	3401      	adds	r4, #1
 8004676:	9305      	str	r3, [sp, #20]
 8004678:	4619      	mov	r1, r3
 800467a:	f04f 0c0a 	mov.w	ip, #10
 800467e:	4620      	mov	r0, r4
 8004680:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004684:	3a30      	subs	r2, #48	@ 0x30
 8004686:	2a09      	cmp	r2, #9
 8004688:	d903      	bls.n	8004692 <_svfiprintf_r+0x1a6>
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0c6      	beq.n	800461c <_svfiprintf_r+0x130>
 800468e:	9105      	str	r1, [sp, #20]
 8004690:	e7c4      	b.n	800461c <_svfiprintf_r+0x130>
 8004692:	fb0c 2101 	mla	r1, ip, r1, r2
 8004696:	4604      	mov	r4, r0
 8004698:	2301      	movs	r3, #1
 800469a:	e7f0      	b.n	800467e <_svfiprintf_r+0x192>
 800469c:	ab03      	add	r3, sp, #12
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	462a      	mov	r2, r5
 80046a2:	4b0e      	ldr	r3, [pc, #56]	@ (80046dc <_svfiprintf_r+0x1f0>)
 80046a4:	a904      	add	r1, sp, #16
 80046a6:	4638      	mov	r0, r7
 80046a8:	f3af 8000 	nop.w
 80046ac:	1c42      	adds	r2, r0, #1
 80046ae:	4606      	mov	r6, r0
 80046b0:	d1d6      	bne.n	8004660 <_svfiprintf_r+0x174>
 80046b2:	89ab      	ldrh	r3, [r5, #12]
 80046b4:	065b      	lsls	r3, r3, #25
 80046b6:	f53f af2d 	bmi.w	8004514 <_svfiprintf_r+0x28>
 80046ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046bc:	e72c      	b.n	8004518 <_svfiprintf_r+0x2c>
 80046be:	ab03      	add	r3, sp, #12
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	462a      	mov	r2, r5
 80046c4:	4b05      	ldr	r3, [pc, #20]	@ (80046dc <_svfiprintf_r+0x1f0>)
 80046c6:	a904      	add	r1, sp, #16
 80046c8:	4638      	mov	r0, r7
 80046ca:	f000 f879 	bl	80047c0 <_printf_i>
 80046ce:	e7ed      	b.n	80046ac <_svfiprintf_r+0x1c0>
 80046d0:	080057a1 	.word	0x080057a1
 80046d4:	080057ab 	.word	0x080057ab
 80046d8:	00000000 	.word	0x00000000
 80046dc:	0800442d 	.word	0x0800442d
 80046e0:	080057a7 	.word	0x080057a7

080046e4 <_printf_common>:
 80046e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046e8:	4616      	mov	r6, r2
 80046ea:	4698      	mov	r8, r3
 80046ec:	688a      	ldr	r2, [r1, #8]
 80046ee:	690b      	ldr	r3, [r1, #16]
 80046f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046f4:	4293      	cmp	r3, r2
 80046f6:	bfb8      	it	lt
 80046f8:	4613      	movlt	r3, r2
 80046fa:	6033      	str	r3, [r6, #0]
 80046fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004700:	4607      	mov	r7, r0
 8004702:	460c      	mov	r4, r1
 8004704:	b10a      	cbz	r2, 800470a <_printf_common+0x26>
 8004706:	3301      	adds	r3, #1
 8004708:	6033      	str	r3, [r6, #0]
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	0699      	lsls	r1, r3, #26
 800470e:	bf42      	ittt	mi
 8004710:	6833      	ldrmi	r3, [r6, #0]
 8004712:	3302      	addmi	r3, #2
 8004714:	6033      	strmi	r3, [r6, #0]
 8004716:	6825      	ldr	r5, [r4, #0]
 8004718:	f015 0506 	ands.w	r5, r5, #6
 800471c:	d106      	bne.n	800472c <_printf_common+0x48>
 800471e:	f104 0a19 	add.w	sl, r4, #25
 8004722:	68e3      	ldr	r3, [r4, #12]
 8004724:	6832      	ldr	r2, [r6, #0]
 8004726:	1a9b      	subs	r3, r3, r2
 8004728:	42ab      	cmp	r3, r5
 800472a:	dc26      	bgt.n	800477a <_printf_common+0x96>
 800472c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004730:	6822      	ldr	r2, [r4, #0]
 8004732:	3b00      	subs	r3, #0
 8004734:	bf18      	it	ne
 8004736:	2301      	movne	r3, #1
 8004738:	0692      	lsls	r2, r2, #26
 800473a:	d42b      	bmi.n	8004794 <_printf_common+0xb0>
 800473c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004740:	4641      	mov	r1, r8
 8004742:	4638      	mov	r0, r7
 8004744:	47c8      	blx	r9
 8004746:	3001      	adds	r0, #1
 8004748:	d01e      	beq.n	8004788 <_printf_common+0xa4>
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	6922      	ldr	r2, [r4, #16]
 800474e:	f003 0306 	and.w	r3, r3, #6
 8004752:	2b04      	cmp	r3, #4
 8004754:	bf02      	ittt	eq
 8004756:	68e5      	ldreq	r5, [r4, #12]
 8004758:	6833      	ldreq	r3, [r6, #0]
 800475a:	1aed      	subeq	r5, r5, r3
 800475c:	68a3      	ldr	r3, [r4, #8]
 800475e:	bf0c      	ite	eq
 8004760:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004764:	2500      	movne	r5, #0
 8004766:	4293      	cmp	r3, r2
 8004768:	bfc4      	itt	gt
 800476a:	1a9b      	subgt	r3, r3, r2
 800476c:	18ed      	addgt	r5, r5, r3
 800476e:	2600      	movs	r6, #0
 8004770:	341a      	adds	r4, #26
 8004772:	42b5      	cmp	r5, r6
 8004774:	d11a      	bne.n	80047ac <_printf_common+0xc8>
 8004776:	2000      	movs	r0, #0
 8004778:	e008      	b.n	800478c <_printf_common+0xa8>
 800477a:	2301      	movs	r3, #1
 800477c:	4652      	mov	r2, sl
 800477e:	4641      	mov	r1, r8
 8004780:	4638      	mov	r0, r7
 8004782:	47c8      	blx	r9
 8004784:	3001      	adds	r0, #1
 8004786:	d103      	bne.n	8004790 <_printf_common+0xac>
 8004788:	f04f 30ff 	mov.w	r0, #4294967295
 800478c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004790:	3501      	adds	r5, #1
 8004792:	e7c6      	b.n	8004722 <_printf_common+0x3e>
 8004794:	18e1      	adds	r1, r4, r3
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	2030      	movs	r0, #48	@ 0x30
 800479a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800479e:	4422      	add	r2, r4
 80047a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80047a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80047a8:	3302      	adds	r3, #2
 80047aa:	e7c7      	b.n	800473c <_printf_common+0x58>
 80047ac:	2301      	movs	r3, #1
 80047ae:	4622      	mov	r2, r4
 80047b0:	4641      	mov	r1, r8
 80047b2:	4638      	mov	r0, r7
 80047b4:	47c8      	blx	r9
 80047b6:	3001      	adds	r0, #1
 80047b8:	d0e6      	beq.n	8004788 <_printf_common+0xa4>
 80047ba:	3601      	adds	r6, #1
 80047bc:	e7d9      	b.n	8004772 <_printf_common+0x8e>
	...

080047c0 <_printf_i>:
 80047c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047c4:	7e0f      	ldrb	r7, [r1, #24]
 80047c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047c8:	2f78      	cmp	r7, #120	@ 0x78
 80047ca:	4691      	mov	r9, r2
 80047cc:	4680      	mov	r8, r0
 80047ce:	460c      	mov	r4, r1
 80047d0:	469a      	mov	sl, r3
 80047d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047d6:	d807      	bhi.n	80047e8 <_printf_i+0x28>
 80047d8:	2f62      	cmp	r7, #98	@ 0x62
 80047da:	d80a      	bhi.n	80047f2 <_printf_i+0x32>
 80047dc:	2f00      	cmp	r7, #0
 80047de:	f000 80d2 	beq.w	8004986 <_printf_i+0x1c6>
 80047e2:	2f58      	cmp	r7, #88	@ 0x58
 80047e4:	f000 80b7 	beq.w	8004956 <_printf_i+0x196>
 80047e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047f0:	e03a      	b.n	8004868 <_printf_i+0xa8>
 80047f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047f6:	2b15      	cmp	r3, #21
 80047f8:	d8f6      	bhi.n	80047e8 <_printf_i+0x28>
 80047fa:	a101      	add	r1, pc, #4	@ (adr r1, 8004800 <_printf_i+0x40>)
 80047fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004800:	08004859 	.word	0x08004859
 8004804:	0800486d 	.word	0x0800486d
 8004808:	080047e9 	.word	0x080047e9
 800480c:	080047e9 	.word	0x080047e9
 8004810:	080047e9 	.word	0x080047e9
 8004814:	080047e9 	.word	0x080047e9
 8004818:	0800486d 	.word	0x0800486d
 800481c:	080047e9 	.word	0x080047e9
 8004820:	080047e9 	.word	0x080047e9
 8004824:	080047e9 	.word	0x080047e9
 8004828:	080047e9 	.word	0x080047e9
 800482c:	0800496d 	.word	0x0800496d
 8004830:	08004897 	.word	0x08004897
 8004834:	08004923 	.word	0x08004923
 8004838:	080047e9 	.word	0x080047e9
 800483c:	080047e9 	.word	0x080047e9
 8004840:	0800498f 	.word	0x0800498f
 8004844:	080047e9 	.word	0x080047e9
 8004848:	08004897 	.word	0x08004897
 800484c:	080047e9 	.word	0x080047e9
 8004850:	080047e9 	.word	0x080047e9
 8004854:	0800492b 	.word	0x0800492b
 8004858:	6833      	ldr	r3, [r6, #0]
 800485a:	1d1a      	adds	r2, r3, #4
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6032      	str	r2, [r6, #0]
 8004860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004864:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004868:	2301      	movs	r3, #1
 800486a:	e09d      	b.n	80049a8 <_printf_i+0x1e8>
 800486c:	6833      	ldr	r3, [r6, #0]
 800486e:	6820      	ldr	r0, [r4, #0]
 8004870:	1d19      	adds	r1, r3, #4
 8004872:	6031      	str	r1, [r6, #0]
 8004874:	0606      	lsls	r6, r0, #24
 8004876:	d501      	bpl.n	800487c <_printf_i+0xbc>
 8004878:	681d      	ldr	r5, [r3, #0]
 800487a:	e003      	b.n	8004884 <_printf_i+0xc4>
 800487c:	0645      	lsls	r5, r0, #25
 800487e:	d5fb      	bpl.n	8004878 <_printf_i+0xb8>
 8004880:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004884:	2d00      	cmp	r5, #0
 8004886:	da03      	bge.n	8004890 <_printf_i+0xd0>
 8004888:	232d      	movs	r3, #45	@ 0x2d
 800488a:	426d      	negs	r5, r5
 800488c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004890:	4859      	ldr	r0, [pc, #356]	@ (80049f8 <_printf_i+0x238>)
 8004892:	230a      	movs	r3, #10
 8004894:	e010      	b.n	80048b8 <_printf_i+0xf8>
 8004896:	6821      	ldr	r1, [r4, #0]
 8004898:	6833      	ldr	r3, [r6, #0]
 800489a:	0608      	lsls	r0, r1, #24
 800489c:	f853 5b04 	ldr.w	r5, [r3], #4
 80048a0:	d402      	bmi.n	80048a8 <_printf_i+0xe8>
 80048a2:	0649      	lsls	r1, r1, #25
 80048a4:	bf48      	it	mi
 80048a6:	b2ad      	uxthmi	r5, r5
 80048a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80048aa:	4853      	ldr	r0, [pc, #332]	@ (80049f8 <_printf_i+0x238>)
 80048ac:	6033      	str	r3, [r6, #0]
 80048ae:	d159      	bne.n	8004964 <_printf_i+0x1a4>
 80048b0:	2308      	movs	r3, #8
 80048b2:	2100      	movs	r1, #0
 80048b4:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80048b8:	6866      	ldr	r6, [r4, #4]
 80048ba:	60a6      	str	r6, [r4, #8]
 80048bc:	2e00      	cmp	r6, #0
 80048be:	db05      	blt.n	80048cc <_printf_i+0x10c>
 80048c0:	6821      	ldr	r1, [r4, #0]
 80048c2:	432e      	orrs	r6, r5
 80048c4:	f021 0104 	bic.w	r1, r1, #4
 80048c8:	6021      	str	r1, [r4, #0]
 80048ca:	d04d      	beq.n	8004968 <_printf_i+0x1a8>
 80048cc:	4616      	mov	r6, r2
 80048ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80048d2:	fb03 5711 	mls	r7, r3, r1, r5
 80048d6:	5dc7      	ldrb	r7, [r0, r7]
 80048d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048dc:	462f      	mov	r7, r5
 80048de:	42bb      	cmp	r3, r7
 80048e0:	460d      	mov	r5, r1
 80048e2:	d9f4      	bls.n	80048ce <_printf_i+0x10e>
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d10b      	bne.n	8004900 <_printf_i+0x140>
 80048e8:	6823      	ldr	r3, [r4, #0]
 80048ea:	07df      	lsls	r7, r3, #31
 80048ec:	d508      	bpl.n	8004900 <_printf_i+0x140>
 80048ee:	6923      	ldr	r3, [r4, #16]
 80048f0:	6861      	ldr	r1, [r4, #4]
 80048f2:	4299      	cmp	r1, r3
 80048f4:	bfde      	ittt	le
 80048f6:	2330      	movle	r3, #48	@ 0x30
 80048f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004900:	1b92      	subs	r2, r2, r6
 8004902:	6122      	str	r2, [r4, #16]
 8004904:	f8cd a000 	str.w	sl, [sp]
 8004908:	464b      	mov	r3, r9
 800490a:	aa03      	add	r2, sp, #12
 800490c:	4621      	mov	r1, r4
 800490e:	4640      	mov	r0, r8
 8004910:	f7ff fee8 	bl	80046e4 <_printf_common>
 8004914:	3001      	adds	r0, #1
 8004916:	d14c      	bne.n	80049b2 <_printf_i+0x1f2>
 8004918:	f04f 30ff 	mov.w	r0, #4294967295
 800491c:	b004      	add	sp, #16
 800491e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	f043 0320 	orr.w	r3, r3, #32
 8004928:	6023      	str	r3, [r4, #0]
 800492a:	4834      	ldr	r0, [pc, #208]	@ (80049fc <_printf_i+0x23c>)
 800492c:	2778      	movs	r7, #120	@ 0x78
 800492e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	6831      	ldr	r1, [r6, #0]
 8004936:	061f      	lsls	r7, r3, #24
 8004938:	f851 5b04 	ldr.w	r5, [r1], #4
 800493c:	d402      	bmi.n	8004944 <_printf_i+0x184>
 800493e:	065f      	lsls	r7, r3, #25
 8004940:	bf48      	it	mi
 8004942:	b2ad      	uxthmi	r5, r5
 8004944:	6031      	str	r1, [r6, #0]
 8004946:	07d9      	lsls	r1, r3, #31
 8004948:	bf44      	itt	mi
 800494a:	f043 0320 	orrmi.w	r3, r3, #32
 800494e:	6023      	strmi	r3, [r4, #0]
 8004950:	b11d      	cbz	r5, 800495a <_printf_i+0x19a>
 8004952:	2310      	movs	r3, #16
 8004954:	e7ad      	b.n	80048b2 <_printf_i+0xf2>
 8004956:	4828      	ldr	r0, [pc, #160]	@ (80049f8 <_printf_i+0x238>)
 8004958:	e7e9      	b.n	800492e <_printf_i+0x16e>
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	f023 0320 	bic.w	r3, r3, #32
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	e7f6      	b.n	8004952 <_printf_i+0x192>
 8004964:	230a      	movs	r3, #10
 8004966:	e7a4      	b.n	80048b2 <_printf_i+0xf2>
 8004968:	4616      	mov	r6, r2
 800496a:	e7bb      	b.n	80048e4 <_printf_i+0x124>
 800496c:	6833      	ldr	r3, [r6, #0]
 800496e:	6825      	ldr	r5, [r4, #0]
 8004970:	6961      	ldr	r1, [r4, #20]
 8004972:	1d18      	adds	r0, r3, #4
 8004974:	6030      	str	r0, [r6, #0]
 8004976:	062e      	lsls	r6, r5, #24
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	d501      	bpl.n	8004980 <_printf_i+0x1c0>
 800497c:	6019      	str	r1, [r3, #0]
 800497e:	e002      	b.n	8004986 <_printf_i+0x1c6>
 8004980:	0668      	lsls	r0, r5, #25
 8004982:	d5fb      	bpl.n	800497c <_printf_i+0x1bc>
 8004984:	8019      	strh	r1, [r3, #0]
 8004986:	2300      	movs	r3, #0
 8004988:	6123      	str	r3, [r4, #16]
 800498a:	4616      	mov	r6, r2
 800498c:	e7ba      	b.n	8004904 <_printf_i+0x144>
 800498e:	6833      	ldr	r3, [r6, #0]
 8004990:	1d1a      	adds	r2, r3, #4
 8004992:	6032      	str	r2, [r6, #0]
 8004994:	681e      	ldr	r6, [r3, #0]
 8004996:	6862      	ldr	r2, [r4, #4]
 8004998:	2100      	movs	r1, #0
 800499a:	4630      	mov	r0, r6
 800499c:	f7fb fbd0 	bl	8000140 <memchr>
 80049a0:	b108      	cbz	r0, 80049a6 <_printf_i+0x1e6>
 80049a2:	1b80      	subs	r0, r0, r6
 80049a4:	6060      	str	r0, [r4, #4]
 80049a6:	6863      	ldr	r3, [r4, #4]
 80049a8:	6123      	str	r3, [r4, #16]
 80049aa:	2300      	movs	r3, #0
 80049ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049b0:	e7a8      	b.n	8004904 <_printf_i+0x144>
 80049b2:	6923      	ldr	r3, [r4, #16]
 80049b4:	4632      	mov	r2, r6
 80049b6:	4649      	mov	r1, r9
 80049b8:	4640      	mov	r0, r8
 80049ba:	47d0      	blx	sl
 80049bc:	3001      	adds	r0, #1
 80049be:	d0ab      	beq.n	8004918 <_printf_i+0x158>
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	079b      	lsls	r3, r3, #30
 80049c4:	d413      	bmi.n	80049ee <_printf_i+0x22e>
 80049c6:	68e0      	ldr	r0, [r4, #12]
 80049c8:	9b03      	ldr	r3, [sp, #12]
 80049ca:	4298      	cmp	r0, r3
 80049cc:	bfb8      	it	lt
 80049ce:	4618      	movlt	r0, r3
 80049d0:	e7a4      	b.n	800491c <_printf_i+0x15c>
 80049d2:	2301      	movs	r3, #1
 80049d4:	4632      	mov	r2, r6
 80049d6:	4649      	mov	r1, r9
 80049d8:	4640      	mov	r0, r8
 80049da:	47d0      	blx	sl
 80049dc:	3001      	adds	r0, #1
 80049de:	d09b      	beq.n	8004918 <_printf_i+0x158>
 80049e0:	3501      	adds	r5, #1
 80049e2:	68e3      	ldr	r3, [r4, #12]
 80049e4:	9903      	ldr	r1, [sp, #12]
 80049e6:	1a5b      	subs	r3, r3, r1
 80049e8:	42ab      	cmp	r3, r5
 80049ea:	dcf2      	bgt.n	80049d2 <_printf_i+0x212>
 80049ec:	e7eb      	b.n	80049c6 <_printf_i+0x206>
 80049ee:	2500      	movs	r5, #0
 80049f0:	f104 0619 	add.w	r6, r4, #25
 80049f4:	e7f5      	b.n	80049e2 <_printf_i+0x222>
 80049f6:	bf00      	nop
 80049f8:	080057b2 	.word	0x080057b2
 80049fc:	080057c3 	.word	0x080057c3

08004a00 <__sflush_r>:
 8004a00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a08:	0716      	lsls	r6, r2, #28
 8004a0a:	4605      	mov	r5, r0
 8004a0c:	460c      	mov	r4, r1
 8004a0e:	d451      	bmi.n	8004ab4 <__sflush_r+0xb4>
 8004a10:	684b      	ldr	r3, [r1, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	dc02      	bgt.n	8004a1c <__sflush_r+0x1c>
 8004a16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	dd49      	ble.n	8004ab0 <__sflush_r+0xb0>
 8004a1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a1e:	2e00      	cmp	r6, #0
 8004a20:	d046      	beq.n	8004ab0 <__sflush_r+0xb0>
 8004a22:	2300      	movs	r3, #0
 8004a24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004a28:	682f      	ldr	r7, [r5, #0]
 8004a2a:	602b      	str	r3, [r5, #0]
 8004a2c:	d031      	beq.n	8004a92 <__sflush_r+0x92>
 8004a2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a30:	89a3      	ldrh	r3, [r4, #12]
 8004a32:	0759      	lsls	r1, r3, #29
 8004a34:	d505      	bpl.n	8004a42 <__sflush_r+0x42>
 8004a36:	6863      	ldr	r3, [r4, #4]
 8004a38:	1ad2      	subs	r2, r2, r3
 8004a3a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a3c:	b10b      	cbz	r3, 8004a42 <__sflush_r+0x42>
 8004a3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a40:	1ad2      	subs	r2, r2, r3
 8004a42:	2300      	movs	r3, #0
 8004a44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a46:	6a21      	ldr	r1, [r4, #32]
 8004a48:	4628      	mov	r0, r5
 8004a4a:	47b0      	blx	r6
 8004a4c:	1c42      	adds	r2, r0, #1
 8004a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a52:	d106      	bne.n	8004a62 <__sflush_r+0x62>
 8004a54:	6829      	ldr	r1, [r5, #0]
 8004a56:	291d      	cmp	r1, #29
 8004a58:	d846      	bhi.n	8004ae8 <__sflush_r+0xe8>
 8004a5a:	4a29      	ldr	r2, [pc, #164]	@ (8004b00 <__sflush_r+0x100>)
 8004a5c:	40ca      	lsrs	r2, r1
 8004a5e:	07d6      	lsls	r6, r2, #31
 8004a60:	d542      	bpl.n	8004ae8 <__sflush_r+0xe8>
 8004a62:	2200      	movs	r2, #0
 8004a64:	6062      	str	r2, [r4, #4]
 8004a66:	04d9      	lsls	r1, r3, #19
 8004a68:	6922      	ldr	r2, [r4, #16]
 8004a6a:	6022      	str	r2, [r4, #0]
 8004a6c:	d504      	bpl.n	8004a78 <__sflush_r+0x78>
 8004a6e:	1c42      	adds	r2, r0, #1
 8004a70:	d101      	bne.n	8004a76 <__sflush_r+0x76>
 8004a72:	682b      	ldr	r3, [r5, #0]
 8004a74:	b903      	cbnz	r3, 8004a78 <__sflush_r+0x78>
 8004a76:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a7a:	602f      	str	r7, [r5, #0]
 8004a7c:	b1c1      	cbz	r1, 8004ab0 <__sflush_r+0xb0>
 8004a7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a82:	4299      	cmp	r1, r3
 8004a84:	d002      	beq.n	8004a8c <__sflush_r+0x8c>
 8004a86:	4628      	mov	r0, r5
 8004a88:	f7ff fbd0 	bl	800422c <_free_r>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a90:	e00e      	b.n	8004ab0 <__sflush_r+0xb0>
 8004a92:	6a21      	ldr	r1, [r4, #32]
 8004a94:	2301      	movs	r3, #1
 8004a96:	4628      	mov	r0, r5
 8004a98:	47b0      	blx	r6
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	1c50      	adds	r0, r2, #1
 8004a9e:	d1c7      	bne.n	8004a30 <__sflush_r+0x30>
 8004aa0:	682b      	ldr	r3, [r5, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0c4      	beq.n	8004a30 <__sflush_r+0x30>
 8004aa6:	2b1d      	cmp	r3, #29
 8004aa8:	d001      	beq.n	8004aae <__sflush_r+0xae>
 8004aaa:	2b16      	cmp	r3, #22
 8004aac:	d11a      	bne.n	8004ae4 <__sflush_r+0xe4>
 8004aae:	602f      	str	r7, [r5, #0]
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	e01e      	b.n	8004af2 <__sflush_r+0xf2>
 8004ab4:	690f      	ldr	r7, [r1, #16]
 8004ab6:	2f00      	cmp	r7, #0
 8004ab8:	d0fa      	beq.n	8004ab0 <__sflush_r+0xb0>
 8004aba:	0793      	lsls	r3, r2, #30
 8004abc:	680e      	ldr	r6, [r1, #0]
 8004abe:	bf08      	it	eq
 8004ac0:	694b      	ldreq	r3, [r1, #20]
 8004ac2:	600f      	str	r7, [r1, #0]
 8004ac4:	bf18      	it	ne
 8004ac6:	2300      	movne	r3, #0
 8004ac8:	eba6 0807 	sub.w	r8, r6, r7
 8004acc:	608b      	str	r3, [r1, #8]
 8004ace:	f1b8 0f00 	cmp.w	r8, #0
 8004ad2:	dded      	ble.n	8004ab0 <__sflush_r+0xb0>
 8004ad4:	6a21      	ldr	r1, [r4, #32]
 8004ad6:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004ad8:	4643      	mov	r3, r8
 8004ada:	463a      	mov	r2, r7
 8004adc:	4628      	mov	r0, r5
 8004ade:	47b0      	blx	r6
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	dc08      	bgt.n	8004af6 <__sflush_r+0xf6>
 8004ae4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ae8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004aec:	81a3      	strh	r3, [r4, #12]
 8004aee:	f04f 30ff 	mov.w	r0, #4294967295
 8004af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004af6:	4407      	add	r7, r0
 8004af8:	eba8 0800 	sub.w	r8, r8, r0
 8004afc:	e7e7      	b.n	8004ace <__sflush_r+0xce>
 8004afe:	bf00      	nop
 8004b00:	20400001 	.word	0x20400001

08004b04 <_fflush_r>:
 8004b04:	b538      	push	{r3, r4, r5, lr}
 8004b06:	690b      	ldr	r3, [r1, #16]
 8004b08:	4605      	mov	r5, r0
 8004b0a:	460c      	mov	r4, r1
 8004b0c:	b913      	cbnz	r3, 8004b14 <_fflush_r+0x10>
 8004b0e:	2500      	movs	r5, #0
 8004b10:	4628      	mov	r0, r5
 8004b12:	bd38      	pop	{r3, r4, r5, pc}
 8004b14:	b118      	cbz	r0, 8004b1e <_fflush_r+0x1a>
 8004b16:	6a03      	ldr	r3, [r0, #32]
 8004b18:	b90b      	cbnz	r3, 8004b1e <_fflush_r+0x1a>
 8004b1a:	f7ff fa3d 	bl	8003f98 <__sinit>
 8004b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d0f3      	beq.n	8004b0e <_fflush_r+0xa>
 8004b26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b28:	07d0      	lsls	r0, r2, #31
 8004b2a:	d404      	bmi.n	8004b36 <_fflush_r+0x32>
 8004b2c:	0599      	lsls	r1, r3, #22
 8004b2e:	d402      	bmi.n	8004b36 <_fflush_r+0x32>
 8004b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b32:	f7ff fb5a 	bl	80041ea <__retarget_lock_acquire_recursive>
 8004b36:	4628      	mov	r0, r5
 8004b38:	4621      	mov	r1, r4
 8004b3a:	f7ff ff61 	bl	8004a00 <__sflush_r>
 8004b3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b40:	07da      	lsls	r2, r3, #31
 8004b42:	4605      	mov	r5, r0
 8004b44:	d4e4      	bmi.n	8004b10 <_fflush_r+0xc>
 8004b46:	89a3      	ldrh	r3, [r4, #12]
 8004b48:	059b      	lsls	r3, r3, #22
 8004b4a:	d4e1      	bmi.n	8004b10 <_fflush_r+0xc>
 8004b4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b4e:	f7ff fb4d 	bl	80041ec <__retarget_lock_release_recursive>
 8004b52:	e7dd      	b.n	8004b10 <_fflush_r+0xc>

08004b54 <fiprintf>:
 8004b54:	b40e      	push	{r1, r2, r3}
 8004b56:	b503      	push	{r0, r1, lr}
 8004b58:	4601      	mov	r1, r0
 8004b5a:	ab03      	add	r3, sp, #12
 8004b5c:	4805      	ldr	r0, [pc, #20]	@ (8004b74 <fiprintf+0x20>)
 8004b5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b62:	6800      	ldr	r0, [r0, #0]
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	f000 f89d 	bl	8004ca4 <_vfiprintf_r>
 8004b6a:	b002      	add	sp, #8
 8004b6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b70:	b003      	add	sp, #12
 8004b72:	4770      	bx	lr
 8004b74:	20000020 	.word	0x20000020

08004b78 <memmove>:
 8004b78:	4288      	cmp	r0, r1
 8004b7a:	b510      	push	{r4, lr}
 8004b7c:	eb01 0402 	add.w	r4, r1, r2
 8004b80:	d902      	bls.n	8004b88 <memmove+0x10>
 8004b82:	4284      	cmp	r4, r0
 8004b84:	4623      	mov	r3, r4
 8004b86:	d807      	bhi.n	8004b98 <memmove+0x20>
 8004b88:	1e43      	subs	r3, r0, #1
 8004b8a:	42a1      	cmp	r1, r4
 8004b8c:	d007      	beq.n	8004b9e <memmove+0x26>
 8004b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b96:	e7f8      	b.n	8004b8a <memmove+0x12>
 8004b98:	4402      	add	r2, r0
 8004b9a:	4282      	cmp	r2, r0
 8004b9c:	d100      	bne.n	8004ba0 <memmove+0x28>
 8004b9e:	bd10      	pop	{r4, pc}
 8004ba0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8004ba4:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004ba8:	e7f7      	b.n	8004b9a <memmove+0x22>
	...

08004bac <_sbrk_r>:
 8004bac:	b538      	push	{r3, r4, r5, lr}
 8004bae:	4d06      	ldr	r5, [pc, #24]	@ (8004bc8 <_sbrk_r+0x1c>)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	4608      	mov	r0, r1
 8004bb6:	602b      	str	r3, [r5, #0]
 8004bb8:	f7fe ff94 	bl	8003ae4 <_sbrk>
 8004bbc:	1c43      	adds	r3, r0, #1
 8004bbe:	d102      	bne.n	8004bc6 <_sbrk_r+0x1a>
 8004bc0:	682b      	ldr	r3, [r5, #0]
 8004bc2:	b103      	cbz	r3, 8004bc6 <_sbrk_r+0x1a>
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	bd38      	pop	{r3, r4, r5, pc}
 8004bc8:	20000374 	.word	0x20000374

08004bcc <memcpy>:
 8004bcc:	440a      	add	r2, r1
 8004bce:	4291      	cmp	r1, r2
 8004bd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bd4:	d100      	bne.n	8004bd8 <memcpy+0xc>
 8004bd6:	4770      	bx	lr
 8004bd8:	b510      	push	{r4, lr}
 8004bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004be2:	4291      	cmp	r1, r2
 8004be4:	d1f9      	bne.n	8004bda <memcpy+0xe>
 8004be6:	bd10      	pop	{r4, pc}

08004be8 <abort>:
 8004be8:	b508      	push	{r3, lr}
 8004bea:	2006      	movs	r0, #6
 8004bec:	f000 fa2c 	bl	8005048 <raise>
 8004bf0:	2001      	movs	r0, #1
 8004bf2:	f7fe ff47 	bl	8003a84 <_exit>

08004bf6 <_realloc_r>:
 8004bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bfa:	4607      	mov	r7, r0
 8004bfc:	4614      	mov	r4, r2
 8004bfe:	460d      	mov	r5, r1
 8004c00:	b921      	cbnz	r1, 8004c0c <_realloc_r+0x16>
 8004c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c06:	4611      	mov	r1, r2
 8004c08:	f7ff bb84 	b.w	8004314 <_malloc_r>
 8004c0c:	b92a      	cbnz	r2, 8004c1a <_realloc_r+0x24>
 8004c0e:	f7ff fb0d 	bl	800422c <_free_r>
 8004c12:	4625      	mov	r5, r4
 8004c14:	4628      	mov	r0, r5
 8004c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c1a:	f000 fa31 	bl	8005080 <_malloc_usable_size_r>
 8004c1e:	4284      	cmp	r4, r0
 8004c20:	4606      	mov	r6, r0
 8004c22:	d802      	bhi.n	8004c2a <_realloc_r+0x34>
 8004c24:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c28:	d8f4      	bhi.n	8004c14 <_realloc_r+0x1e>
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	4638      	mov	r0, r7
 8004c2e:	f7ff fb71 	bl	8004314 <_malloc_r>
 8004c32:	4680      	mov	r8, r0
 8004c34:	b908      	cbnz	r0, 8004c3a <_realloc_r+0x44>
 8004c36:	4645      	mov	r5, r8
 8004c38:	e7ec      	b.n	8004c14 <_realloc_r+0x1e>
 8004c3a:	42b4      	cmp	r4, r6
 8004c3c:	4622      	mov	r2, r4
 8004c3e:	4629      	mov	r1, r5
 8004c40:	bf28      	it	cs
 8004c42:	4632      	movcs	r2, r6
 8004c44:	f7ff ffc2 	bl	8004bcc <memcpy>
 8004c48:	4629      	mov	r1, r5
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	f7ff faee 	bl	800422c <_free_r>
 8004c50:	e7f1      	b.n	8004c36 <_realloc_r+0x40>

08004c52 <__sfputc_r>:
 8004c52:	6893      	ldr	r3, [r2, #8]
 8004c54:	3b01      	subs	r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	b410      	push	{r4}
 8004c5a:	6093      	str	r3, [r2, #8]
 8004c5c:	da08      	bge.n	8004c70 <__sfputc_r+0x1e>
 8004c5e:	6994      	ldr	r4, [r2, #24]
 8004c60:	42a3      	cmp	r3, r4
 8004c62:	db01      	blt.n	8004c68 <__sfputc_r+0x16>
 8004c64:	290a      	cmp	r1, #10
 8004c66:	d103      	bne.n	8004c70 <__sfputc_r+0x1e>
 8004c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c6c:	f000 b932 	b.w	8004ed4 <__swbuf_r>
 8004c70:	6813      	ldr	r3, [r2, #0]
 8004c72:	1c58      	adds	r0, r3, #1
 8004c74:	6010      	str	r0, [r2, #0]
 8004c76:	7019      	strb	r1, [r3, #0]
 8004c78:	4608      	mov	r0, r1
 8004c7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <__sfputs_r>:
 8004c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c82:	4606      	mov	r6, r0
 8004c84:	460f      	mov	r7, r1
 8004c86:	4614      	mov	r4, r2
 8004c88:	18d5      	adds	r5, r2, r3
 8004c8a:	42ac      	cmp	r4, r5
 8004c8c:	d101      	bne.n	8004c92 <__sfputs_r+0x12>
 8004c8e:	2000      	movs	r0, #0
 8004c90:	e007      	b.n	8004ca2 <__sfputs_r+0x22>
 8004c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c96:	463a      	mov	r2, r7
 8004c98:	4630      	mov	r0, r6
 8004c9a:	f7ff ffda 	bl	8004c52 <__sfputc_r>
 8004c9e:	1c43      	adds	r3, r0, #1
 8004ca0:	d1f3      	bne.n	8004c8a <__sfputs_r+0xa>
 8004ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004ca4 <_vfiprintf_r>:
 8004ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ca8:	460d      	mov	r5, r1
 8004caa:	b09d      	sub	sp, #116	@ 0x74
 8004cac:	4614      	mov	r4, r2
 8004cae:	4698      	mov	r8, r3
 8004cb0:	4606      	mov	r6, r0
 8004cb2:	b118      	cbz	r0, 8004cbc <_vfiprintf_r+0x18>
 8004cb4:	6a03      	ldr	r3, [r0, #32]
 8004cb6:	b90b      	cbnz	r3, 8004cbc <_vfiprintf_r+0x18>
 8004cb8:	f7ff f96e 	bl	8003f98 <__sinit>
 8004cbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004cbe:	07d9      	lsls	r1, r3, #31
 8004cc0:	d405      	bmi.n	8004cce <_vfiprintf_r+0x2a>
 8004cc2:	89ab      	ldrh	r3, [r5, #12]
 8004cc4:	059a      	lsls	r2, r3, #22
 8004cc6:	d402      	bmi.n	8004cce <_vfiprintf_r+0x2a>
 8004cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cca:	f7ff fa8e 	bl	80041ea <__retarget_lock_acquire_recursive>
 8004cce:	89ab      	ldrh	r3, [r5, #12]
 8004cd0:	071b      	lsls	r3, r3, #28
 8004cd2:	d501      	bpl.n	8004cd8 <_vfiprintf_r+0x34>
 8004cd4:	692b      	ldr	r3, [r5, #16]
 8004cd6:	b99b      	cbnz	r3, 8004d00 <_vfiprintf_r+0x5c>
 8004cd8:	4629      	mov	r1, r5
 8004cda:	4630      	mov	r0, r6
 8004cdc:	f000 f938 	bl	8004f50 <__swsetup_r>
 8004ce0:	b170      	cbz	r0, 8004d00 <_vfiprintf_r+0x5c>
 8004ce2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ce4:	07dc      	lsls	r4, r3, #31
 8004ce6:	d504      	bpl.n	8004cf2 <_vfiprintf_r+0x4e>
 8004ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cec:	b01d      	add	sp, #116	@ 0x74
 8004cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf2:	89ab      	ldrh	r3, [r5, #12]
 8004cf4:	0598      	lsls	r0, r3, #22
 8004cf6:	d4f7      	bmi.n	8004ce8 <_vfiprintf_r+0x44>
 8004cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cfa:	f7ff fa77 	bl	80041ec <__retarget_lock_release_recursive>
 8004cfe:	e7f3      	b.n	8004ce8 <_vfiprintf_r+0x44>
 8004d00:	2300      	movs	r3, #0
 8004d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d04:	2320      	movs	r3, #32
 8004d06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d0e:	2330      	movs	r3, #48	@ 0x30
 8004d10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004ec0 <_vfiprintf_r+0x21c>
 8004d14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d18:	f04f 0901 	mov.w	r9, #1
 8004d1c:	4623      	mov	r3, r4
 8004d1e:	469a      	mov	sl, r3
 8004d20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d24:	b10a      	cbz	r2, 8004d2a <_vfiprintf_r+0x86>
 8004d26:	2a25      	cmp	r2, #37	@ 0x25
 8004d28:	d1f9      	bne.n	8004d1e <_vfiprintf_r+0x7a>
 8004d2a:	ebba 0b04 	subs.w	fp, sl, r4
 8004d2e:	d00b      	beq.n	8004d48 <_vfiprintf_r+0xa4>
 8004d30:	465b      	mov	r3, fp
 8004d32:	4622      	mov	r2, r4
 8004d34:	4629      	mov	r1, r5
 8004d36:	4630      	mov	r0, r6
 8004d38:	f7ff ffa2 	bl	8004c80 <__sfputs_r>
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f000 80a7 	beq.w	8004e90 <_vfiprintf_r+0x1ec>
 8004d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d44:	445a      	add	r2, fp
 8004d46:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d48:	f89a 3000 	ldrb.w	r3, [sl]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 809f 	beq.w	8004e90 <_vfiprintf_r+0x1ec>
 8004d52:	2300      	movs	r3, #0
 8004d54:	f04f 32ff 	mov.w	r2, #4294967295
 8004d58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d5c:	f10a 0a01 	add.w	sl, sl, #1
 8004d60:	9304      	str	r3, [sp, #16]
 8004d62:	9307      	str	r3, [sp, #28]
 8004d64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d68:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d6a:	4654      	mov	r4, sl
 8004d6c:	2205      	movs	r2, #5
 8004d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d72:	4853      	ldr	r0, [pc, #332]	@ (8004ec0 <_vfiprintf_r+0x21c>)
 8004d74:	f7fb f9e4 	bl	8000140 <memchr>
 8004d78:	9a04      	ldr	r2, [sp, #16]
 8004d7a:	b9d8      	cbnz	r0, 8004db4 <_vfiprintf_r+0x110>
 8004d7c:	06d1      	lsls	r1, r2, #27
 8004d7e:	bf44      	itt	mi
 8004d80:	2320      	movmi	r3, #32
 8004d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d86:	0713      	lsls	r3, r2, #28
 8004d88:	bf44      	itt	mi
 8004d8a:	232b      	movmi	r3, #43	@ 0x2b
 8004d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d90:	f89a 3000 	ldrb.w	r3, [sl]
 8004d94:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d96:	d015      	beq.n	8004dc4 <_vfiprintf_r+0x120>
 8004d98:	9a07      	ldr	r2, [sp, #28]
 8004d9a:	4654      	mov	r4, sl
 8004d9c:	2000      	movs	r0, #0
 8004d9e:	f04f 0c0a 	mov.w	ip, #10
 8004da2:	4621      	mov	r1, r4
 8004da4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004da8:	3b30      	subs	r3, #48	@ 0x30
 8004daa:	2b09      	cmp	r3, #9
 8004dac:	d94b      	bls.n	8004e46 <_vfiprintf_r+0x1a2>
 8004dae:	b1b0      	cbz	r0, 8004dde <_vfiprintf_r+0x13a>
 8004db0:	9207      	str	r2, [sp, #28]
 8004db2:	e014      	b.n	8004dde <_vfiprintf_r+0x13a>
 8004db4:	eba0 0308 	sub.w	r3, r0, r8
 8004db8:	fa09 f303 	lsl.w	r3, r9, r3
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	9304      	str	r3, [sp, #16]
 8004dc0:	46a2      	mov	sl, r4
 8004dc2:	e7d2      	b.n	8004d6a <_vfiprintf_r+0xc6>
 8004dc4:	9b03      	ldr	r3, [sp, #12]
 8004dc6:	1d19      	adds	r1, r3, #4
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	9103      	str	r1, [sp, #12]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bfbb      	ittet	lt
 8004dd0:	425b      	neglt	r3, r3
 8004dd2:	f042 0202 	orrlt.w	r2, r2, #2
 8004dd6:	9307      	strge	r3, [sp, #28]
 8004dd8:	9307      	strlt	r3, [sp, #28]
 8004dda:	bfb8      	it	lt
 8004ddc:	9204      	strlt	r2, [sp, #16]
 8004dde:	7823      	ldrb	r3, [r4, #0]
 8004de0:	2b2e      	cmp	r3, #46	@ 0x2e
 8004de2:	d10a      	bne.n	8004dfa <_vfiprintf_r+0x156>
 8004de4:	7863      	ldrb	r3, [r4, #1]
 8004de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004de8:	d132      	bne.n	8004e50 <_vfiprintf_r+0x1ac>
 8004dea:	9b03      	ldr	r3, [sp, #12]
 8004dec:	1d1a      	adds	r2, r3, #4
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	9203      	str	r2, [sp, #12]
 8004df2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004df6:	3402      	adds	r4, #2
 8004df8:	9305      	str	r3, [sp, #20]
 8004dfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004ed0 <_vfiprintf_r+0x22c>
 8004dfe:	7821      	ldrb	r1, [r4, #0]
 8004e00:	2203      	movs	r2, #3
 8004e02:	4650      	mov	r0, sl
 8004e04:	f7fb f99c 	bl	8000140 <memchr>
 8004e08:	b138      	cbz	r0, 8004e1a <_vfiprintf_r+0x176>
 8004e0a:	9b04      	ldr	r3, [sp, #16]
 8004e0c:	eba0 000a 	sub.w	r0, r0, sl
 8004e10:	2240      	movs	r2, #64	@ 0x40
 8004e12:	4082      	lsls	r2, r0
 8004e14:	4313      	orrs	r3, r2
 8004e16:	3401      	adds	r4, #1
 8004e18:	9304      	str	r3, [sp, #16]
 8004e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e1e:	4829      	ldr	r0, [pc, #164]	@ (8004ec4 <_vfiprintf_r+0x220>)
 8004e20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e24:	2206      	movs	r2, #6
 8004e26:	f7fb f98b 	bl	8000140 <memchr>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d03f      	beq.n	8004eae <_vfiprintf_r+0x20a>
 8004e2e:	4b26      	ldr	r3, [pc, #152]	@ (8004ec8 <_vfiprintf_r+0x224>)
 8004e30:	bb1b      	cbnz	r3, 8004e7a <_vfiprintf_r+0x1d6>
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	3307      	adds	r3, #7
 8004e36:	f023 0307 	bic.w	r3, r3, #7
 8004e3a:	3308      	adds	r3, #8
 8004e3c:	9303      	str	r3, [sp, #12]
 8004e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e40:	443b      	add	r3, r7
 8004e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e44:	e76a      	b.n	8004d1c <_vfiprintf_r+0x78>
 8004e46:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e4a:	460c      	mov	r4, r1
 8004e4c:	2001      	movs	r0, #1
 8004e4e:	e7a8      	b.n	8004da2 <_vfiprintf_r+0xfe>
 8004e50:	2300      	movs	r3, #0
 8004e52:	3401      	adds	r4, #1
 8004e54:	9305      	str	r3, [sp, #20]
 8004e56:	4619      	mov	r1, r3
 8004e58:	f04f 0c0a 	mov.w	ip, #10
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e62:	3a30      	subs	r2, #48	@ 0x30
 8004e64:	2a09      	cmp	r2, #9
 8004e66:	d903      	bls.n	8004e70 <_vfiprintf_r+0x1cc>
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0c6      	beq.n	8004dfa <_vfiprintf_r+0x156>
 8004e6c:	9105      	str	r1, [sp, #20]
 8004e6e:	e7c4      	b.n	8004dfa <_vfiprintf_r+0x156>
 8004e70:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e74:	4604      	mov	r4, r0
 8004e76:	2301      	movs	r3, #1
 8004e78:	e7f0      	b.n	8004e5c <_vfiprintf_r+0x1b8>
 8004e7a:	ab03      	add	r3, sp, #12
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	462a      	mov	r2, r5
 8004e80:	4b12      	ldr	r3, [pc, #72]	@ (8004ecc <_vfiprintf_r+0x228>)
 8004e82:	a904      	add	r1, sp, #16
 8004e84:	4630      	mov	r0, r6
 8004e86:	f3af 8000 	nop.w
 8004e8a:	4607      	mov	r7, r0
 8004e8c:	1c78      	adds	r0, r7, #1
 8004e8e:	d1d6      	bne.n	8004e3e <_vfiprintf_r+0x19a>
 8004e90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e92:	07d9      	lsls	r1, r3, #31
 8004e94:	d405      	bmi.n	8004ea2 <_vfiprintf_r+0x1fe>
 8004e96:	89ab      	ldrh	r3, [r5, #12]
 8004e98:	059a      	lsls	r2, r3, #22
 8004e9a:	d402      	bmi.n	8004ea2 <_vfiprintf_r+0x1fe>
 8004e9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e9e:	f7ff f9a5 	bl	80041ec <__retarget_lock_release_recursive>
 8004ea2:	89ab      	ldrh	r3, [r5, #12]
 8004ea4:	065b      	lsls	r3, r3, #25
 8004ea6:	f53f af1f 	bmi.w	8004ce8 <_vfiprintf_r+0x44>
 8004eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004eac:	e71e      	b.n	8004cec <_vfiprintf_r+0x48>
 8004eae:	ab03      	add	r3, sp, #12
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	462a      	mov	r2, r5
 8004eb4:	4b05      	ldr	r3, [pc, #20]	@ (8004ecc <_vfiprintf_r+0x228>)
 8004eb6:	a904      	add	r1, sp, #16
 8004eb8:	4630      	mov	r0, r6
 8004eba:	f7ff fc81 	bl	80047c0 <_printf_i>
 8004ebe:	e7e4      	b.n	8004e8a <_vfiprintf_r+0x1e6>
 8004ec0:	080057a1 	.word	0x080057a1
 8004ec4:	080057ab 	.word	0x080057ab
 8004ec8:	00000000 	.word	0x00000000
 8004ecc:	08004c81 	.word	0x08004c81
 8004ed0:	080057a7 	.word	0x080057a7

08004ed4 <__swbuf_r>:
 8004ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed6:	460e      	mov	r6, r1
 8004ed8:	4614      	mov	r4, r2
 8004eda:	4605      	mov	r5, r0
 8004edc:	b118      	cbz	r0, 8004ee6 <__swbuf_r+0x12>
 8004ede:	6a03      	ldr	r3, [r0, #32]
 8004ee0:	b90b      	cbnz	r3, 8004ee6 <__swbuf_r+0x12>
 8004ee2:	f7ff f859 	bl	8003f98 <__sinit>
 8004ee6:	69a3      	ldr	r3, [r4, #24]
 8004ee8:	60a3      	str	r3, [r4, #8]
 8004eea:	89a3      	ldrh	r3, [r4, #12]
 8004eec:	071a      	lsls	r2, r3, #28
 8004eee:	d501      	bpl.n	8004ef4 <__swbuf_r+0x20>
 8004ef0:	6923      	ldr	r3, [r4, #16]
 8004ef2:	b943      	cbnz	r3, 8004f06 <__swbuf_r+0x32>
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	4628      	mov	r0, r5
 8004ef8:	f000 f82a 	bl	8004f50 <__swsetup_r>
 8004efc:	b118      	cbz	r0, 8004f06 <__swbuf_r+0x32>
 8004efe:	f04f 37ff 	mov.w	r7, #4294967295
 8004f02:	4638      	mov	r0, r7
 8004f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	6922      	ldr	r2, [r4, #16]
 8004f0a:	1a98      	subs	r0, r3, r2
 8004f0c:	6963      	ldr	r3, [r4, #20]
 8004f0e:	b2f6      	uxtb	r6, r6
 8004f10:	4283      	cmp	r3, r0
 8004f12:	4637      	mov	r7, r6
 8004f14:	dc05      	bgt.n	8004f22 <__swbuf_r+0x4e>
 8004f16:	4621      	mov	r1, r4
 8004f18:	4628      	mov	r0, r5
 8004f1a:	f7ff fdf3 	bl	8004b04 <_fflush_r>
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	d1ed      	bne.n	8004efe <__swbuf_r+0x2a>
 8004f22:	68a3      	ldr	r3, [r4, #8]
 8004f24:	3b01      	subs	r3, #1
 8004f26:	60a3      	str	r3, [r4, #8]
 8004f28:	6823      	ldr	r3, [r4, #0]
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	6022      	str	r2, [r4, #0]
 8004f2e:	701e      	strb	r6, [r3, #0]
 8004f30:	6962      	ldr	r2, [r4, #20]
 8004f32:	1c43      	adds	r3, r0, #1
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d004      	beq.n	8004f42 <__swbuf_r+0x6e>
 8004f38:	89a3      	ldrh	r3, [r4, #12]
 8004f3a:	07db      	lsls	r3, r3, #31
 8004f3c:	d5e1      	bpl.n	8004f02 <__swbuf_r+0x2e>
 8004f3e:	2e0a      	cmp	r6, #10
 8004f40:	d1df      	bne.n	8004f02 <__swbuf_r+0x2e>
 8004f42:	4621      	mov	r1, r4
 8004f44:	4628      	mov	r0, r5
 8004f46:	f7ff fddd 	bl	8004b04 <_fflush_r>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d0d9      	beq.n	8004f02 <__swbuf_r+0x2e>
 8004f4e:	e7d6      	b.n	8004efe <__swbuf_r+0x2a>

08004f50 <__swsetup_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	4b28      	ldr	r3, [pc, #160]	@ (8004ff4 <__swsetup_r+0xa4>)
 8004f54:	4605      	mov	r5, r0
 8004f56:	6818      	ldr	r0, [r3, #0]
 8004f58:	460c      	mov	r4, r1
 8004f5a:	b118      	cbz	r0, 8004f64 <__swsetup_r+0x14>
 8004f5c:	6a03      	ldr	r3, [r0, #32]
 8004f5e:	b90b      	cbnz	r3, 8004f64 <__swsetup_r+0x14>
 8004f60:	f7ff f81a 	bl	8003f98 <__sinit>
 8004f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f68:	071a      	lsls	r2, r3, #28
 8004f6a:	d421      	bmi.n	8004fb0 <__swsetup_r+0x60>
 8004f6c:	06d8      	lsls	r0, r3, #27
 8004f6e:	d407      	bmi.n	8004f80 <__swsetup_r+0x30>
 8004f70:	2209      	movs	r2, #9
 8004f72:	602a      	str	r2, [r5, #0]
 8004f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f78:	81a3      	strh	r3, [r4, #12]
 8004f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7e:	e030      	b.n	8004fe2 <__swsetup_r+0x92>
 8004f80:	0759      	lsls	r1, r3, #29
 8004f82:	d512      	bpl.n	8004faa <__swsetup_r+0x5a>
 8004f84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f86:	b141      	cbz	r1, 8004f9a <__swsetup_r+0x4a>
 8004f88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f8c:	4299      	cmp	r1, r3
 8004f8e:	d002      	beq.n	8004f96 <__swsetup_r+0x46>
 8004f90:	4628      	mov	r0, r5
 8004f92:	f7ff f94b 	bl	800422c <_free_r>
 8004f96:	2300      	movs	r3, #0
 8004f98:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fa0:	6062      	str	r2, [r4, #4]
 8004fa2:	6922      	ldr	r2, [r4, #16]
 8004fa4:	6022      	str	r2, [r4, #0]
 8004fa6:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004faa:	f043 0308 	orr.w	r3, r3, #8
 8004fae:	81a3      	strh	r3, [r4, #12]
 8004fb0:	6922      	ldr	r2, [r4, #16]
 8004fb2:	b93a      	cbnz	r2, 8004fc4 <__swsetup_r+0x74>
 8004fb4:	059a      	lsls	r2, r3, #22
 8004fb6:	d501      	bpl.n	8004fbc <__swsetup_r+0x6c>
 8004fb8:	0618      	lsls	r0, r3, #24
 8004fba:	d503      	bpl.n	8004fc4 <__swsetup_r+0x74>
 8004fbc:	4621      	mov	r1, r4
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f000 f88a 	bl	80050d8 <__smakebuf_r>
 8004fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fc8:	f013 0201 	ands.w	r2, r3, #1
 8004fcc:	d00a      	beq.n	8004fe4 <__swsetup_r+0x94>
 8004fce:	2200      	movs	r2, #0
 8004fd0:	60a2      	str	r2, [r4, #8]
 8004fd2:	6962      	ldr	r2, [r4, #20]
 8004fd4:	4252      	negs	r2, r2
 8004fd6:	61a2      	str	r2, [r4, #24]
 8004fd8:	6922      	ldr	r2, [r4, #16]
 8004fda:	b942      	cbnz	r2, 8004fee <__swsetup_r+0x9e>
 8004fdc:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004fe0:	d1c8      	bne.n	8004f74 <__swsetup_r+0x24>
 8004fe2:	bd38      	pop	{r3, r4, r5, pc}
 8004fe4:	0799      	lsls	r1, r3, #30
 8004fe6:	bf58      	it	pl
 8004fe8:	6962      	ldrpl	r2, [r4, #20]
 8004fea:	60a2      	str	r2, [r4, #8]
 8004fec:	e7f4      	b.n	8004fd8 <__swsetup_r+0x88>
 8004fee:	2000      	movs	r0, #0
 8004ff0:	e7f7      	b.n	8004fe2 <__swsetup_r+0x92>
 8004ff2:	bf00      	nop
 8004ff4:	20000020 	.word	0x20000020

08004ff8 <_raise_r>:
 8004ff8:	291f      	cmp	r1, #31
 8004ffa:	b538      	push	{r3, r4, r5, lr}
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	460c      	mov	r4, r1
 8005000:	d904      	bls.n	800500c <_raise_r+0x14>
 8005002:	2316      	movs	r3, #22
 8005004:	6003      	str	r3, [r0, #0]
 8005006:	f04f 30ff 	mov.w	r0, #4294967295
 800500a:	bd38      	pop	{r3, r4, r5, pc}
 800500c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800500e:	b112      	cbz	r2, 8005016 <_raise_r+0x1e>
 8005010:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005014:	b94b      	cbnz	r3, 800502a <_raise_r+0x32>
 8005016:	4628      	mov	r0, r5
 8005018:	f000 f830 	bl	800507c <_getpid_r>
 800501c:	4622      	mov	r2, r4
 800501e:	4601      	mov	r1, r0
 8005020:	4628      	mov	r0, r5
 8005022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005026:	f000 b817 	b.w	8005058 <_kill_r>
 800502a:	2b01      	cmp	r3, #1
 800502c:	d00a      	beq.n	8005044 <_raise_r+0x4c>
 800502e:	1c59      	adds	r1, r3, #1
 8005030:	d103      	bne.n	800503a <_raise_r+0x42>
 8005032:	2316      	movs	r3, #22
 8005034:	6003      	str	r3, [r0, #0]
 8005036:	2001      	movs	r0, #1
 8005038:	e7e7      	b.n	800500a <_raise_r+0x12>
 800503a:	2100      	movs	r1, #0
 800503c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005040:	4620      	mov	r0, r4
 8005042:	4798      	blx	r3
 8005044:	2000      	movs	r0, #0
 8005046:	e7e0      	b.n	800500a <_raise_r+0x12>

08005048 <raise>:
 8005048:	4b02      	ldr	r3, [pc, #8]	@ (8005054 <raise+0xc>)
 800504a:	4601      	mov	r1, r0
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	f7ff bfd3 	b.w	8004ff8 <_raise_r>
 8005052:	bf00      	nop
 8005054:	20000020 	.word	0x20000020

08005058 <_kill_r>:
 8005058:	b538      	push	{r3, r4, r5, lr}
 800505a:	4d07      	ldr	r5, [pc, #28]	@ (8005078 <_kill_r+0x20>)
 800505c:	2300      	movs	r3, #0
 800505e:	4604      	mov	r4, r0
 8005060:	4608      	mov	r0, r1
 8005062:	4611      	mov	r1, r2
 8005064:	602b      	str	r3, [r5, #0]
 8005066:	f7fe fd05 	bl	8003a74 <_kill>
 800506a:	1c43      	adds	r3, r0, #1
 800506c:	d102      	bne.n	8005074 <_kill_r+0x1c>
 800506e:	682b      	ldr	r3, [r5, #0]
 8005070:	b103      	cbz	r3, 8005074 <_kill_r+0x1c>
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	bd38      	pop	{r3, r4, r5, pc}
 8005076:	bf00      	nop
 8005078:	20000374 	.word	0x20000374

0800507c <_getpid_r>:
 800507c:	f7fe bcf8 	b.w	8003a70 <_getpid>

08005080 <_malloc_usable_size_r>:
 8005080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005084:	1f18      	subs	r0, r3, #4
 8005086:	2b00      	cmp	r3, #0
 8005088:	bfbc      	itt	lt
 800508a:	580b      	ldrlt	r3, [r1, r0]
 800508c:	18c0      	addlt	r0, r0, r3
 800508e:	4770      	bx	lr

08005090 <__swhatbuf_r>:
 8005090:	b570      	push	{r4, r5, r6, lr}
 8005092:	460c      	mov	r4, r1
 8005094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005098:	2900      	cmp	r1, #0
 800509a:	b096      	sub	sp, #88	@ 0x58
 800509c:	4615      	mov	r5, r2
 800509e:	461e      	mov	r6, r3
 80050a0:	da0a      	bge.n	80050b8 <__swhatbuf_r+0x28>
 80050a2:	89a1      	ldrh	r1, [r4, #12]
 80050a4:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 80050a8:	d113      	bne.n	80050d2 <__swhatbuf_r+0x42>
 80050aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80050ae:	2000      	movs	r0, #0
 80050b0:	6031      	str	r1, [r6, #0]
 80050b2:	602a      	str	r2, [r5, #0]
 80050b4:	b016      	add	sp, #88	@ 0x58
 80050b6:	bd70      	pop	{r4, r5, r6, pc}
 80050b8:	466a      	mov	r2, sp
 80050ba:	f000 f847 	bl	800514c <_fstat_r>
 80050be:	2800      	cmp	r0, #0
 80050c0:	dbef      	blt.n	80050a2 <__swhatbuf_r+0x12>
 80050c2:	9901      	ldr	r1, [sp, #4]
 80050c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80050c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80050cc:	4259      	negs	r1, r3
 80050ce:	4159      	adcs	r1, r3
 80050d0:	e7eb      	b.n	80050aa <__swhatbuf_r+0x1a>
 80050d2:	2100      	movs	r1, #0
 80050d4:	2240      	movs	r2, #64	@ 0x40
 80050d6:	e7ea      	b.n	80050ae <__swhatbuf_r+0x1e>

080050d8 <__smakebuf_r>:
 80050d8:	898b      	ldrh	r3, [r1, #12]
 80050da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80050dc:	079e      	lsls	r6, r3, #30
 80050de:	4605      	mov	r5, r0
 80050e0:	460c      	mov	r4, r1
 80050e2:	d507      	bpl.n	80050f4 <__smakebuf_r+0x1c>
 80050e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80050e8:	6023      	str	r3, [r4, #0]
 80050ea:	6123      	str	r3, [r4, #16]
 80050ec:	2301      	movs	r3, #1
 80050ee:	6163      	str	r3, [r4, #20]
 80050f0:	b002      	add	sp, #8
 80050f2:	bd70      	pop	{r4, r5, r6, pc}
 80050f4:	ab01      	add	r3, sp, #4
 80050f6:	466a      	mov	r2, sp
 80050f8:	f7ff ffca 	bl	8005090 <__swhatbuf_r>
 80050fc:	9e00      	ldr	r6, [sp, #0]
 80050fe:	4628      	mov	r0, r5
 8005100:	4631      	mov	r1, r6
 8005102:	f7ff f907 	bl	8004314 <_malloc_r>
 8005106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800510a:	b938      	cbnz	r0, 800511c <__smakebuf_r+0x44>
 800510c:	059a      	lsls	r2, r3, #22
 800510e:	d4ef      	bmi.n	80050f0 <__smakebuf_r+0x18>
 8005110:	f023 0303 	bic.w	r3, r3, #3
 8005114:	f043 0302 	orr.w	r3, r3, #2
 8005118:	81a3      	strh	r3, [r4, #12]
 800511a:	e7e3      	b.n	80050e4 <__smakebuf_r+0xc>
 800511c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005120:	81a3      	strh	r3, [r4, #12]
 8005122:	9b01      	ldr	r3, [sp, #4]
 8005124:	6020      	str	r0, [r4, #0]
 8005126:	e9c4 0604 	strd	r0, r6, [r4, #16]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d0e0      	beq.n	80050f0 <__smakebuf_r+0x18>
 800512e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005132:	4628      	mov	r0, r5
 8005134:	f000 f81c 	bl	8005170 <_isatty_r>
 8005138:	2800      	cmp	r0, #0
 800513a:	d0d9      	beq.n	80050f0 <__smakebuf_r+0x18>
 800513c:	89a3      	ldrh	r3, [r4, #12]
 800513e:	f023 0303 	bic.w	r3, r3, #3
 8005142:	f043 0301 	orr.w	r3, r3, #1
 8005146:	81a3      	strh	r3, [r4, #12]
 8005148:	e7d2      	b.n	80050f0 <__smakebuf_r+0x18>
	...

0800514c <_fstat_r>:
 800514c:	b538      	push	{r3, r4, r5, lr}
 800514e:	4d07      	ldr	r5, [pc, #28]	@ (800516c <_fstat_r+0x20>)
 8005150:	2300      	movs	r3, #0
 8005152:	4604      	mov	r4, r0
 8005154:	4608      	mov	r0, r1
 8005156:	4611      	mov	r1, r2
 8005158:	602b      	str	r3, [r5, #0]
 800515a:	f7fe fcba 	bl	8003ad2 <_fstat>
 800515e:	1c43      	adds	r3, r0, #1
 8005160:	d102      	bne.n	8005168 <_fstat_r+0x1c>
 8005162:	682b      	ldr	r3, [r5, #0]
 8005164:	b103      	cbz	r3, 8005168 <_fstat_r+0x1c>
 8005166:	6023      	str	r3, [r4, #0]
 8005168:	bd38      	pop	{r3, r4, r5, pc}
 800516a:	bf00      	nop
 800516c:	20000374 	.word	0x20000374

08005170 <_isatty_r>:
 8005170:	b538      	push	{r3, r4, r5, lr}
 8005172:	4d06      	ldr	r5, [pc, #24]	@ (800518c <_isatty_r+0x1c>)
 8005174:	2300      	movs	r3, #0
 8005176:	4604      	mov	r4, r0
 8005178:	4608      	mov	r0, r1
 800517a:	602b      	str	r3, [r5, #0]
 800517c:	f7fe fcae 	bl	8003adc <_isatty>
 8005180:	1c43      	adds	r3, r0, #1
 8005182:	d102      	bne.n	800518a <_isatty_r+0x1a>
 8005184:	682b      	ldr	r3, [r5, #0]
 8005186:	b103      	cbz	r3, 800518a <_isatty_r+0x1a>
 8005188:	6023      	str	r3, [r4, #0]
 800518a:	bd38      	pop	{r3, r4, r5, pc}
 800518c:	20000374 	.word	0x20000374

08005190 <__udivmoddi4>:
 8005190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005194:	9d08      	ldr	r5, [sp, #32]
 8005196:	460f      	mov	r7, r1
 8005198:	4604      	mov	r4, r0
 800519a:	468c      	mov	ip, r1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d148      	bne.n	8005232 <__udivmoddi4+0xa2>
 80051a0:	428a      	cmp	r2, r1
 80051a2:	4616      	mov	r6, r2
 80051a4:	d961      	bls.n	800526a <__udivmoddi4+0xda>
 80051a6:	fab2 f382 	clz	r3, r2
 80051aa:	b14b      	cbz	r3, 80051c0 <__udivmoddi4+0x30>
 80051ac:	f1c3 0220 	rsb	r2, r3, #32
 80051b0:	fa01 fc03 	lsl.w	ip, r1, r3
 80051b4:	fa20 f202 	lsr.w	r2, r0, r2
 80051b8:	409e      	lsls	r6, r3
 80051ba:	ea42 0c0c 	orr.w	ip, r2, ip
 80051be:	409c      	lsls	r4, r3
 80051c0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80051c4:	b2b7      	uxth	r7, r6
 80051c6:	fbbc f1fe 	udiv	r1, ip, lr
 80051ca:	0c22      	lsrs	r2, r4, #16
 80051cc:	fb0e cc11 	mls	ip, lr, r1, ip
 80051d0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80051d4:	fb01 f007 	mul.w	r0, r1, r7
 80051d8:	4290      	cmp	r0, r2
 80051da:	d909      	bls.n	80051f0 <__udivmoddi4+0x60>
 80051dc:	18b2      	adds	r2, r6, r2
 80051de:	f101 3cff 	add.w	ip, r1, #4294967295
 80051e2:	f080 80ee 	bcs.w	80053c2 <__udivmoddi4+0x232>
 80051e6:	4290      	cmp	r0, r2
 80051e8:	f240 80eb 	bls.w	80053c2 <__udivmoddi4+0x232>
 80051ec:	3902      	subs	r1, #2
 80051ee:	4432      	add	r2, r6
 80051f0:	1a12      	subs	r2, r2, r0
 80051f2:	b2a4      	uxth	r4, r4
 80051f4:	fbb2 f0fe 	udiv	r0, r2, lr
 80051f8:	fb0e 2210 	mls	r2, lr, r0, r2
 80051fc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005200:	fb00 f707 	mul.w	r7, r0, r7
 8005204:	42a7      	cmp	r7, r4
 8005206:	d909      	bls.n	800521c <__udivmoddi4+0x8c>
 8005208:	1934      	adds	r4, r6, r4
 800520a:	f100 32ff 	add.w	r2, r0, #4294967295
 800520e:	f080 80da 	bcs.w	80053c6 <__udivmoddi4+0x236>
 8005212:	42a7      	cmp	r7, r4
 8005214:	f240 80d7 	bls.w	80053c6 <__udivmoddi4+0x236>
 8005218:	4434      	add	r4, r6
 800521a:	3802      	subs	r0, #2
 800521c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8005220:	1be4      	subs	r4, r4, r7
 8005222:	2100      	movs	r1, #0
 8005224:	b11d      	cbz	r5, 800522e <__udivmoddi4+0x9e>
 8005226:	40dc      	lsrs	r4, r3
 8005228:	2300      	movs	r3, #0
 800522a:	e9c5 4300 	strd	r4, r3, [r5]
 800522e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005232:	428b      	cmp	r3, r1
 8005234:	d906      	bls.n	8005244 <__udivmoddi4+0xb4>
 8005236:	b10d      	cbz	r5, 800523c <__udivmoddi4+0xac>
 8005238:	e9c5 0100 	strd	r0, r1, [r5]
 800523c:	2100      	movs	r1, #0
 800523e:	4608      	mov	r0, r1
 8005240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005244:	fab3 f183 	clz	r1, r3
 8005248:	2900      	cmp	r1, #0
 800524a:	d148      	bne.n	80052de <__udivmoddi4+0x14e>
 800524c:	42bb      	cmp	r3, r7
 800524e:	d302      	bcc.n	8005256 <__udivmoddi4+0xc6>
 8005250:	4282      	cmp	r2, r0
 8005252:	f200 8107 	bhi.w	8005464 <__udivmoddi4+0x2d4>
 8005256:	1a84      	subs	r4, r0, r2
 8005258:	eb67 0203 	sbc.w	r2, r7, r3
 800525c:	2001      	movs	r0, #1
 800525e:	4694      	mov	ip, r2
 8005260:	2d00      	cmp	r5, #0
 8005262:	d0e4      	beq.n	800522e <__udivmoddi4+0x9e>
 8005264:	e9c5 4c00 	strd	r4, ip, [r5]
 8005268:	e7e1      	b.n	800522e <__udivmoddi4+0x9e>
 800526a:	2a00      	cmp	r2, #0
 800526c:	f000 8092 	beq.w	8005394 <__udivmoddi4+0x204>
 8005270:	fab2 f382 	clz	r3, r2
 8005274:	2b00      	cmp	r3, #0
 8005276:	f040 80a8 	bne.w	80053ca <__udivmoddi4+0x23a>
 800527a:	1a8a      	subs	r2, r1, r2
 800527c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8005280:	fa1f fc86 	uxth.w	ip, r6
 8005284:	2101      	movs	r1, #1
 8005286:	0c20      	lsrs	r0, r4, #16
 8005288:	fbb2 f7fe 	udiv	r7, r2, lr
 800528c:	fb0e 2217 	mls	r2, lr, r7, r2
 8005290:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8005294:	fb0c f007 	mul.w	r0, ip, r7
 8005298:	4290      	cmp	r0, r2
 800529a:	d907      	bls.n	80052ac <__udivmoddi4+0x11c>
 800529c:	18b2      	adds	r2, r6, r2
 800529e:	f107 38ff 	add.w	r8, r7, #4294967295
 80052a2:	d202      	bcs.n	80052aa <__udivmoddi4+0x11a>
 80052a4:	4290      	cmp	r0, r2
 80052a6:	f200 80e2 	bhi.w	800546e <__udivmoddi4+0x2de>
 80052aa:	4647      	mov	r7, r8
 80052ac:	1a12      	subs	r2, r2, r0
 80052ae:	b2a4      	uxth	r4, r4
 80052b0:	fbb2 f0fe 	udiv	r0, r2, lr
 80052b4:	fb0e 2210 	mls	r2, lr, r0, r2
 80052b8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80052bc:	fb0c fc00 	mul.w	ip, ip, r0
 80052c0:	45a4      	cmp	ip, r4
 80052c2:	d907      	bls.n	80052d4 <__udivmoddi4+0x144>
 80052c4:	1934      	adds	r4, r6, r4
 80052c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80052ca:	d202      	bcs.n	80052d2 <__udivmoddi4+0x142>
 80052cc:	45a4      	cmp	ip, r4
 80052ce:	f200 80cb 	bhi.w	8005468 <__udivmoddi4+0x2d8>
 80052d2:	4610      	mov	r0, r2
 80052d4:	eba4 040c 	sub.w	r4, r4, ip
 80052d8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80052dc:	e7a2      	b.n	8005224 <__udivmoddi4+0x94>
 80052de:	f1c1 0620 	rsb	r6, r1, #32
 80052e2:	408b      	lsls	r3, r1
 80052e4:	fa22 fc06 	lsr.w	ip, r2, r6
 80052e8:	ea4c 0c03 	orr.w	ip, ip, r3
 80052ec:	fa07 f401 	lsl.w	r4, r7, r1
 80052f0:	fa20 f306 	lsr.w	r3, r0, r6
 80052f4:	40f7      	lsrs	r7, r6
 80052f6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80052fa:	4323      	orrs	r3, r4
 80052fc:	fa00 f801 	lsl.w	r8, r0, r1
 8005300:	fa1f fe8c 	uxth.w	lr, ip
 8005304:	fbb7 f0f9 	udiv	r0, r7, r9
 8005308:	0c1c      	lsrs	r4, r3, #16
 800530a:	fb09 7710 	mls	r7, r9, r0, r7
 800530e:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8005312:	fb00 f70e 	mul.w	r7, r0, lr
 8005316:	42a7      	cmp	r7, r4
 8005318:	fa02 f201 	lsl.w	r2, r2, r1
 800531c:	d90a      	bls.n	8005334 <__udivmoddi4+0x1a4>
 800531e:	eb1c 0404 	adds.w	r4, ip, r4
 8005322:	f100 3aff 	add.w	sl, r0, #4294967295
 8005326:	f080 809b 	bcs.w	8005460 <__udivmoddi4+0x2d0>
 800532a:	42a7      	cmp	r7, r4
 800532c:	f240 8098 	bls.w	8005460 <__udivmoddi4+0x2d0>
 8005330:	3802      	subs	r0, #2
 8005332:	4464      	add	r4, ip
 8005334:	1be4      	subs	r4, r4, r7
 8005336:	b29f      	uxth	r7, r3
 8005338:	fbb4 f3f9 	udiv	r3, r4, r9
 800533c:	fb09 4413 	mls	r4, r9, r3, r4
 8005340:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8005344:	fb03 fe0e 	mul.w	lr, r3, lr
 8005348:	45a6      	cmp	lr, r4
 800534a:	d909      	bls.n	8005360 <__udivmoddi4+0x1d0>
 800534c:	eb1c 0404 	adds.w	r4, ip, r4
 8005350:	f103 37ff 	add.w	r7, r3, #4294967295
 8005354:	f080 8082 	bcs.w	800545c <__udivmoddi4+0x2cc>
 8005358:	45a6      	cmp	lr, r4
 800535a:	d97f      	bls.n	800545c <__udivmoddi4+0x2cc>
 800535c:	3b02      	subs	r3, #2
 800535e:	4464      	add	r4, ip
 8005360:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005364:	eba4 040e 	sub.w	r4, r4, lr
 8005368:	fba0 e702 	umull	lr, r7, r0, r2
 800536c:	42bc      	cmp	r4, r7
 800536e:	4673      	mov	r3, lr
 8005370:	46b9      	mov	r9, r7
 8005372:	d363      	bcc.n	800543c <__udivmoddi4+0x2ac>
 8005374:	d060      	beq.n	8005438 <__udivmoddi4+0x2a8>
 8005376:	b15d      	cbz	r5, 8005390 <__udivmoddi4+0x200>
 8005378:	ebb8 0203 	subs.w	r2, r8, r3
 800537c:	eb64 0409 	sbc.w	r4, r4, r9
 8005380:	fa04 f606 	lsl.w	r6, r4, r6
 8005384:	fa22 f301 	lsr.w	r3, r2, r1
 8005388:	431e      	orrs	r6, r3
 800538a:	40cc      	lsrs	r4, r1
 800538c:	e9c5 6400 	strd	r6, r4, [r5]
 8005390:	2100      	movs	r1, #0
 8005392:	e74c      	b.n	800522e <__udivmoddi4+0x9e>
 8005394:	0862      	lsrs	r2, r4, #1
 8005396:	0848      	lsrs	r0, r1, #1
 8005398:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 800539c:	0c0b      	lsrs	r3, r1, #16
 800539e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80053a2:	b28a      	uxth	r2, r1
 80053a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80053a8:	fbb3 f1f6 	udiv	r1, r3, r6
 80053ac:	07e4      	lsls	r4, r4, #31
 80053ae:	46b4      	mov	ip, r6
 80053b0:	4637      	mov	r7, r6
 80053b2:	46b6      	mov	lr, r6
 80053b4:	231f      	movs	r3, #31
 80053b6:	fbb0 f0f6 	udiv	r0, r0, r6
 80053ba:	1bd2      	subs	r2, r2, r7
 80053bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80053c0:	e761      	b.n	8005286 <__udivmoddi4+0xf6>
 80053c2:	4661      	mov	r1, ip
 80053c4:	e714      	b.n	80051f0 <__udivmoddi4+0x60>
 80053c6:	4610      	mov	r0, r2
 80053c8:	e728      	b.n	800521c <__udivmoddi4+0x8c>
 80053ca:	f1c3 0120 	rsb	r1, r3, #32
 80053ce:	fa20 f201 	lsr.w	r2, r0, r1
 80053d2:	409e      	lsls	r6, r3
 80053d4:	fa27 f101 	lsr.w	r1, r7, r1
 80053d8:	409f      	lsls	r7, r3
 80053da:	433a      	orrs	r2, r7
 80053dc:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80053e0:	fa1f fc86 	uxth.w	ip, r6
 80053e4:	fbb1 f7fe 	udiv	r7, r1, lr
 80053e8:	fb0e 1017 	mls	r0, lr, r7, r1
 80053ec:	0c11      	lsrs	r1, r2, #16
 80053ee:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80053f2:	fb07 f80c 	mul.w	r8, r7, ip
 80053f6:	4588      	cmp	r8, r1
 80053f8:	fa04 f403 	lsl.w	r4, r4, r3
 80053fc:	d93a      	bls.n	8005474 <__udivmoddi4+0x2e4>
 80053fe:	1871      	adds	r1, r6, r1
 8005400:	f107 30ff 	add.w	r0, r7, #4294967295
 8005404:	d201      	bcs.n	800540a <__udivmoddi4+0x27a>
 8005406:	4588      	cmp	r8, r1
 8005408:	d81f      	bhi.n	800544a <__udivmoddi4+0x2ba>
 800540a:	eba1 0108 	sub.w	r1, r1, r8
 800540e:	fbb1 f8fe 	udiv	r8, r1, lr
 8005412:	fb08 f70c 	mul.w	r7, r8, ip
 8005416:	fb0e 1118 	mls	r1, lr, r8, r1
 800541a:	b292      	uxth	r2, r2
 800541c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005420:	42ba      	cmp	r2, r7
 8005422:	d22f      	bcs.n	8005484 <__udivmoddi4+0x2f4>
 8005424:	18b2      	adds	r2, r6, r2
 8005426:	f108 31ff 	add.w	r1, r8, #4294967295
 800542a:	d2c6      	bcs.n	80053ba <__udivmoddi4+0x22a>
 800542c:	42ba      	cmp	r2, r7
 800542e:	d2c4      	bcs.n	80053ba <__udivmoddi4+0x22a>
 8005430:	f1a8 0102 	sub.w	r1, r8, #2
 8005434:	4432      	add	r2, r6
 8005436:	e7c0      	b.n	80053ba <__udivmoddi4+0x22a>
 8005438:	45f0      	cmp	r8, lr
 800543a:	d29c      	bcs.n	8005376 <__udivmoddi4+0x1e6>
 800543c:	ebbe 0302 	subs.w	r3, lr, r2
 8005440:	eb67 070c 	sbc.w	r7, r7, ip
 8005444:	3801      	subs	r0, #1
 8005446:	46b9      	mov	r9, r7
 8005448:	e795      	b.n	8005376 <__udivmoddi4+0x1e6>
 800544a:	eba6 0808 	sub.w	r8, r6, r8
 800544e:	4441      	add	r1, r8
 8005450:	1eb8      	subs	r0, r7, #2
 8005452:	fbb1 f8fe 	udiv	r8, r1, lr
 8005456:	fb08 f70c 	mul.w	r7, r8, ip
 800545a:	e7dc      	b.n	8005416 <__udivmoddi4+0x286>
 800545c:	463b      	mov	r3, r7
 800545e:	e77f      	b.n	8005360 <__udivmoddi4+0x1d0>
 8005460:	4650      	mov	r0, sl
 8005462:	e767      	b.n	8005334 <__udivmoddi4+0x1a4>
 8005464:	4608      	mov	r0, r1
 8005466:	e6fb      	b.n	8005260 <__udivmoddi4+0xd0>
 8005468:	4434      	add	r4, r6
 800546a:	3802      	subs	r0, #2
 800546c:	e732      	b.n	80052d4 <__udivmoddi4+0x144>
 800546e:	3f02      	subs	r7, #2
 8005470:	4432      	add	r2, r6
 8005472:	e71b      	b.n	80052ac <__udivmoddi4+0x11c>
 8005474:	eba1 0108 	sub.w	r1, r1, r8
 8005478:	4638      	mov	r0, r7
 800547a:	fbb1 f8fe 	udiv	r8, r1, lr
 800547e:	fb08 f70c 	mul.w	r7, r8, ip
 8005482:	e7c8      	b.n	8005416 <__udivmoddi4+0x286>
 8005484:	4641      	mov	r1, r8
 8005486:	e798      	b.n	80053ba <__udivmoddi4+0x22a>

08005488 <_init>:
 8005488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800548a:	bf00      	nop
 800548c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800548e:	bc08      	pop	{r3}
 8005490:	469e      	mov	lr, r3
 8005492:	4770      	bx	lr

08005494 <_fini>:
 8005494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005496:	bf00      	nop
 8005498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800549a:	bc08      	pop	{r3}
 800549c:	469e      	mov	lr, r3
 800549e:	4770      	bx	lr
