Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Oct 08 17:23:18 2019
| Host             : TEST running 64-bit major release  (build 9200)
| Command          : 
| Design           : system_wrapper
| Device           : xc7z045ffg900-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.035 |
| Dynamic (W)              | 1.790 |
| Device Static (W)        | 0.245 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 81.4  |
| Junction Temperature (C) | 28.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.115 |        9 |       --- |             --- |
| Slice Logic              |     0.026 |    68828 |       --- |             --- |
|   LUT as Logic           |     0.023 |    20676 |    218600 |            9.46 |
|   Register               |     0.002 |    38170 |    437200 |            8.73 |
|   F7/F8 Muxes            |    <0.001 |     2795 |    218600 |            1.28 |
|   LUT as Shift Register  |    <0.001 |     1683 |     70400 |            2.39 |
|   CARRY4                 |    <0.001 |      449 |     54650 |            0.82 |
|   LUT as Distributed RAM |    <0.001 |       24 |     70400 |            0.03 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |     2203 |       --- |             --- |
| Signals                  |     0.047 |    50148 |       --- |             --- |
| Block RAM                |     0.018 |       26 |       545 |            4.77 |
| MMCM                     |     0.056 |        1 |         8 |           12.50 |
| I/O                      |     0.006 |      124 |       362 |           34.25 |
| PS7                      |     1.522 |        1 |       --- |             --- |
| Static Power             |     0.245 |          |           |                 |
| Total                    |     2.035 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.266 |       0.207 |      0.059 |
| Vccaux    |       1.800 |     0.086 |       0.033 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.717 |      0.018 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                    | Constraint (ns) |
+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                                                          | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_clk_wiz_0                                                  | dut/clk_gen/inst/clk_out1_clk_wiz_0                       |            10.0 |
| clk_out2_clk_wiz_0                                                  | dut/clk_gen/inst/clk_out2_clk_wiz_0                       |            20.0 |
| clkfbout_clk_wiz_0                                                  | dut/clk_gen/inst/clkfbout_clk_wiz_0                       |             5.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                  |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                |            60.0 |
+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                |     1.790 |
|   dbg_hub                                                                     |     0.004 |
|     inst                                                                      |     0.004 |
|       CORE_XSDB.UUT_MASTER                                                    |     0.003 |
|         U_ICON_INTERFACE                                                      |     0.002 |
|           U_CMD1                                                              |    <0.001 |
|           U_CMD2                                                              |    <0.001 |
|           U_CMD3                                                              |    <0.001 |
|           U_CMD4                                                              |    <0.001 |
|           U_CMD5                                                              |    <0.001 |
|           U_CMD6_RD                                                           |    <0.001 |
|             U_RD_FIFO                                                         |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                           |    <0.001 |
|                 inst_fifo_gen                                                 |    <0.001 |
|                   gconvfifo.rf                                                |    <0.001 |
|                     grf.rf                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                         gr1.rfwft                                             |    <0.001 |
|                         gras.rsts                                             |    <0.001 |
|                         rpntr                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                         gwas.wsts                                             |    <0.001 |
|                         wpntr                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                   |    <0.001 |
|                         gdm.dm                                                |    <0.001 |
|                           RAM_reg_0_15_0_5                                    |    <0.001 |
|                           RAM_reg_0_15_12_15                                  |    <0.001 |
|                           RAM_reg_0_15_6_11                                   |    <0.001 |
|                       rstblk                                                  |    <0.001 |
|           U_CMD6_WR                                                           |    <0.001 |
|             U_WR_FIFO                                                         |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                           |    <0.001 |
|                 inst_fifo_gen                                                 |    <0.001 |
|                   gconvfifo.rf                                                |    <0.001 |
|                     grf.rf                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                         gras.rsts                                             |    <0.001 |
|                         rpntr                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                         gwas.wsts                                             |    <0.001 |
|                         wpntr                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                   |    <0.001 |
|                         gdm.dm                                                |    <0.001 |
|                           RAM_reg_0_15_0_5                                    |    <0.001 |
|                           RAM_reg_0_15_12_15                                  |    <0.001 |
|                           RAM_reg_0_15_6_11                                   |    <0.001 |
|                       rstblk                                                  |    <0.001 |
|           U_CMD7_CTL                                                          |    <0.001 |
|           U_CMD7_STAT                                                         |    <0.001 |
|           U_STATIC_STATUS                                                     |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                             |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                        |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                 |     0.001 |
|           U_RD_ABORT_FLAG                                                     |    <0.001 |
|           U_RD_REQ_FLAG                                                       |    <0.001 |
|           U_TIMER                                                             |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                         |    <0.001 |
|       CORE_XSDB.U_ICON                                                        |    <0.001 |
|         U_CMD                                                                 |    <0.001 |
|         U_STAT                                                                |    <0.001 |
|         U_SYNC                                                                |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                  |    <0.001 |
|   dut                                                                         |     0.242 |
|     adc_config                                                                |    <0.001 |
|       adc_tran                                                                |    <0.001 |
|     clk_gen                                                                   |     0.058 |
|       inst                                                                    |     0.058 |
|     conf_cell                                                                 |     0.011 |
|       reg_tran_chip                                                           |     0.011 |
|         ila_4                                                                 |     0.010 |
|           inst                                                                |     0.010 |
|             ila_core_inst                                                     |     0.010 |
|               ila_trace_memory_inst                                           |     0.002 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.002 |
|                   inst_blk_mem_gen                                            |     0.002 |
|                     gnativebmg.native_blk_mem_gen                             |     0.002 |
|                       valid.cstr                                              |     0.002 |
|                         ramloop[0].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[1].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[2].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|               u_ila_cap_ctrl                                                  |    <0.001 |
|                 U_CDONE                                                       |    <0.001 |
|                 U_NS0                                                         |    <0.001 |
|                 U_NS1                                                         |    <0.001 |
|                 u_cap_addrgen                                                 |    <0.001 |
|                   U_CMPRESET                                                  |    <0.001 |
|                   u_cap_sample_counter                                        |    <0.001 |
|                     U_SCE                                                     |    <0.001 |
|                     U_SCMPCE                                                  |    <0.001 |
|                     U_SCRST                                                   |    <0.001 |
|                     u_scnt_cmp                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                   u_cap_window_counter                                        |    <0.001 |
|                     U_WCE                                                     |    <0.001 |
|                     U_WHCMPCE                                                 |    <0.001 |
|                     U_WLCMPCE                                                 |    <0.001 |
|                     u_wcnt_hcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                     u_wcnt_lcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|               u_ila_regs                                                      |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                  |     0.001 |
|                 reg_15                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_16                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_17                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_18                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_19                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_1a                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_6                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_7                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_8                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_80                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_81                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_82                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_83                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_84                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_85                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_887                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_88d                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_890                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_9                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_srl_fff                                                   |    <0.001 |
|                 reg_stream_ffd                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_stream_ffe                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               u_ila_reset_ctrl                                                |    <0.001 |
|                 arm_detection_inst                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                 halt_detection_inst                                           |    <0.001 |
|               u_trig                                                          |     0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 U_TM                                                          |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|               xsdb_memory_read_inst                                           |    <0.001 |
|     ctrl_cell                                                                 |     0.061 |
|       ila_1                                                                   |     0.014 |
|         inst                                                                  |     0.014 |
|           ila_core_inst                                                       |     0.014 |
|             ila_trace_memory_inst                                             |     0.004 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.004 |
|                 inst_blk_mem_gen                                              |     0.004 |
|                   gnativebmg.native_blk_mem_gen                               |     0.004 |
|                     valid.cstr                                                |     0.004 |
|                       ramloop[0].ram.r                                        |    <0.001 |
|                         prim_noinit.ram                                       |    <0.001 |
|                       ramloop[1].ram.r                                        |    <0.001 |
|                         prim_noinit.ram                                       |    <0.001 |
|                       ramloop[2].ram.r                                        |    <0.001 |
|                         prim_noinit.ram                                       |    <0.001 |
|                       ramloop[3].ram.r                                        |    <0.001 |
|                         prim_noinit.ram                                       |    <0.001 |
|                       ramloop[4].ram.r                                        |    <0.001 |
|                         prim_noinit.ram                                       |    <0.001 |
|             u_ila_cap_ctrl                                                    |    <0.001 |
|               U_CDONE                                                         |    <0.001 |
|               U_NS0                                                           |    <0.001 |
|               U_NS1                                                           |    <0.001 |
|               u_cap_addrgen                                                   |    <0.001 |
|                 U_CMPRESET                                                    |    <0.001 |
|                 u_cap_sample_counter                                          |    <0.001 |
|                   U_SCE                                                       |    <0.001 |
|                   U_SCMPCE                                                    |    <0.001 |
|                   U_SCRST                                                     |    <0.001 |
|                   u_scnt_cmp                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                 u_cap_window_counter                                          |    <0.001 |
|                   U_WCE                                                       |    <0.001 |
|                   U_WHCMPCE                                                   |    <0.001 |
|                   U_WLCMPCE                                                   |    <0.001 |
|                   u_wcnt_hcmp                                                 |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   u_wcnt_lcmp                                                 |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|             u_ila_regs                                                        |     0.006 |
|               MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|               U_XSDB_SLAVE                                                    |     0.001 |
|               reg_15                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_16                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_17                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_18                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_19                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_1a                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_6                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_7                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_8                                                           |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_80                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_81                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_82                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_83                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_84                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_85                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_887                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_88d                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_890                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_9                                                           |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_srl_fff                                                     |    <0.001 |
|               reg_stream_ffd                                                  |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_stream_ffe                                                  |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             u_ila_reset_ctrl                                                  |    <0.001 |
|               arm_detection_inst                                              |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|               halt_detection_inst                                             |    <0.001 |
|             u_trig                                                            |     0.002 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               U_TM                                                            |     0.002 |
|                 N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|             xsdb_memory_read_inst                                             |    <0.001 |
|       reg_tran                                                                |     0.014 |
|         ila_3                                                                 |     0.014 |
|           inst                                                                |     0.014 |
|             ila_core_inst                                                     |     0.014 |
|               ila_trace_memory_inst                                           |     0.003 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.003 |
|                   inst_blk_mem_gen                                            |     0.003 |
|                     gnativebmg.native_blk_mem_gen                             |     0.003 |
|                       valid.cstr                                              |     0.003 |
|                         ramloop[0].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[1].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[2].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[3].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[4].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|               u_ila_cap_ctrl                                                  |    <0.001 |
|                 U_CDONE                                                       |    <0.001 |
|                 U_NS0                                                         |    <0.001 |
|                 U_NS1                                                         |    <0.001 |
|                 u_cap_addrgen                                                 |    <0.001 |
|                   U_CMPRESET                                                  |    <0.001 |
|                   u_cap_sample_counter                                        |    <0.001 |
|                     U_SCE                                                     |    <0.001 |
|                     U_SCMPCE                                                  |    <0.001 |
|                     U_SCRST                                                   |    <0.001 |
|                     u_scnt_cmp                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                   u_cap_window_counter                                        |    <0.001 |
|                     U_WCE                                                     |    <0.001 |
|                     U_WHCMPCE                                                 |    <0.001 |
|                     U_WLCMPCE                                                 |    <0.001 |
|                     u_wcnt_hcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                     u_wcnt_lcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|               u_ila_regs                                                      |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                  |     0.001 |
|                 reg_15                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_16                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_17                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_18                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_19                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_1a                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_6                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_7                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_8                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_80                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_81                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_82                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_83                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_84                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_85                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_887                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_88d                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_890                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_9                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_srl_fff                                                   |    <0.001 |
|                 reg_stream_ffd                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_stream_ffe                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               u_ila_reset_ctrl                                                |    <0.001 |
|                 arm_detection_inst                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                 halt_detection_inst                                           |    <0.001 |
|               u_trig                                                          |     0.002 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 U_TM                                                          |     0.002 |
|                   N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                     |     0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE         |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|               xsdb_memory_read_inst                                           |    <0.001 |
|       reg_tran1                                                               |     0.009 |
|         ila_reg                                                               |     0.008 |
|           inst                                                                |     0.008 |
|             ila_core_inst                                                     |     0.008 |
|               ila_trace_memory_inst                                           |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|                   inst_blk_mem_gen                                            |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                       valid.cstr                                              |    <0.001 |
|                         ramloop[0].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|               u_ila_cap_ctrl                                                  |    <0.001 |
|                 U_CDONE                                                       |    <0.001 |
|                 U_NS0                                                         |    <0.001 |
|                 U_NS1                                                         |    <0.001 |
|                 u_cap_addrgen                                                 |    <0.001 |
|                   U_CMPRESET                                                  |    <0.001 |
|                   u_cap_sample_counter                                        |    <0.001 |
|                     U_SCE                                                     |    <0.001 |
|                     U_SCMPCE                                                  |    <0.001 |
|                     U_SCRST                                                   |    <0.001 |
|                     u_scnt_cmp                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                   u_cap_window_counter                                        |    <0.001 |
|                     U_WCE                                                     |    <0.001 |
|                     U_WHCMPCE                                                 |    <0.001 |
|                     U_WLCMPCE                                                 |    <0.001 |
|                     u_wcnt_hcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                     u_wcnt_lcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|               u_ila_regs                                                      |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                  |     0.001 |
|                 reg_15                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_16                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_17                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_18                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_19                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_1a                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_6                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_7                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_8                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_80                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_81                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_82                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_83                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_84                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_85                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_887                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_88d                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_890                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_9                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_srl_fff                                                   |    <0.001 |
|                 reg_stream_ffd                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_stream_ffe                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               u_ila_reset_ctrl                                                |    <0.001 |
|                 arm_detection_inst                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                 halt_detection_inst                                           |    <0.001 |
|               u_trig                                                          |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 U_TM                                                          |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|               xsdb_memory_read_inst                                           |    <0.001 |
|       reg_tran2                                                               |     0.011 |
|         ila_4                                                                 |     0.011 |
|           inst                                                                |     0.011 |
|             ila_core_inst                                                     |     0.011 |
|               ila_trace_memory_inst                                           |     0.002 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.002 |
|                   inst_blk_mem_gen                                            |     0.002 |
|                     gnativebmg.native_blk_mem_gen                             |     0.002 |
|                       valid.cstr                                              |     0.002 |
|                         ramloop[0].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[1].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|                         ramloop[2].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|               u_ila_cap_ctrl                                                  |    <0.001 |
|                 U_CDONE                                                       |    <0.001 |
|                 U_NS0                                                         |    <0.001 |
|                 U_NS1                                                         |    <0.001 |
|                 u_cap_addrgen                                                 |    <0.001 |
|                   U_CMPRESET                                                  |    <0.001 |
|                   u_cap_sample_counter                                        |    <0.001 |
|                     U_SCE                                                     |    <0.001 |
|                     U_SCMPCE                                                  |    <0.001 |
|                     U_SCRST                                                   |    <0.001 |
|                     u_scnt_cmp                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                   u_cap_window_counter                                        |    <0.001 |
|                     U_WCE                                                     |    <0.001 |
|                     U_WHCMPCE                                                 |    <0.001 |
|                     U_WLCMPCE                                                 |    <0.001 |
|                     u_wcnt_hcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                     u_wcnt_lcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|               u_ila_regs                                                      |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                  |     0.001 |
|                 reg_15                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_16                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_17                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_18                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_19                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_1a                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_6                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_7                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_8                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_80                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_81                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_82                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_83                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_84                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_85                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_887                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_88d                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_890                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_9                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_srl_fff                                                   |    <0.001 |
|                 reg_stream_ffd                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_stream_ffe                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               u_ila_reset_ctrl                                                |    <0.001 |
|                 arm_detection_inst                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                 halt_detection_inst                                           |    <0.001 |
|               u_trig                                                          |     0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 U_TM                                                          |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|               xsdb_memory_read_inst                                           |    <0.001 |
|       reg_tran3                                                               |     0.009 |
|         ila_reg3                                                              |     0.008 |
|           inst                                                                |     0.008 |
|             ila_core_inst                                                     |     0.008 |
|               ila_trace_memory_inst                                           |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|                   inst_blk_mem_gen                                            |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                       valid.cstr                                              |    <0.001 |
|                         ramloop[0].ram.r                                      |    <0.001 |
|                           prim_noinit.ram                                     |    <0.001 |
|               u_ila_cap_ctrl                                                  |    <0.001 |
|                 U_CDONE                                                       |    <0.001 |
|                 U_NS0                                                         |    <0.001 |
|                 U_NS1                                                         |    <0.001 |
|                 u_cap_addrgen                                                 |    <0.001 |
|                   U_CMPRESET                                                  |    <0.001 |
|                   u_cap_sample_counter                                        |    <0.001 |
|                     U_SCE                                                     |    <0.001 |
|                     U_SCMPCE                                                  |    <0.001 |
|                     U_SCRST                                                   |    <0.001 |
|                     u_scnt_cmp                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                   u_cap_window_counter                                        |    <0.001 |
|                     U_WCE                                                     |    <0.001 |
|                     U_WHCMPCE                                                 |    <0.001 |
|                     U_WLCMPCE                                                 |    <0.001 |
|                     u_wcnt_hcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                     u_wcnt_lcmp                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                         DUT                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                             u_srlA                                            |    <0.001 |
|                             u_srlB                                            |    <0.001 |
|                             u_srlC                                            |    <0.001 |
|                             u_srlD                                            |    <0.001 |
|               u_ila_regs                                                      |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                  |     0.001 |
|                 reg_15                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_16                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_17                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_18                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_19                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_1a                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_6                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_7                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_8                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_80                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_81                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_82                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_83                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_84                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_85                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_887                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_88d                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_890                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_9                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 reg_srl_fff                                                   |    <0.001 |
|                 reg_stream_ffd                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                 reg_stream_ffe                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               u_ila_reset_ctrl                                                |    <0.001 |
|                 arm_detection_inst                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                 halt_detection_inst                                           |    <0.001 |
|               u_trig                                                          |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 U_TM                                                          |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|               xsdb_memory_read_inst                                           |    <0.001 |
|     dac_config                                                                |     0.012 |
|       data_tran                                                               |    <0.001 |
|       ila_dac                                                                 |     0.008 |
|         inst                                                                  |     0.008 |
|           ila_core_inst                                                       |     0.008 |
|             ila_trace_memory_inst                                             |    <0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |    <0.001 |
|                 inst_blk_mem_gen                                              |    <0.001 |
|                   gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                     valid.cstr                                                |    <0.001 |
|                       ramloop[0].ram.r                                        |    <0.001 |
|                         prim_noinit.ram                                       |    <0.001 |
|             u_ila_cap_ctrl                                                    |    <0.001 |
|               U_CDONE                                                         |    <0.001 |
|               U_NS0                                                           |    <0.001 |
|               U_NS1                                                           |    <0.001 |
|               u_cap_addrgen                                                   |    <0.001 |
|                 U_CMPRESET                                                    |    <0.001 |
|                 u_cap_sample_counter                                          |    <0.001 |
|                   U_SCE                                                       |    <0.001 |
|                   U_SCMPCE                                                    |    <0.001 |
|                   U_SCRST                                                     |    <0.001 |
|                   u_scnt_cmp                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                 u_cap_window_counter                                          |    <0.001 |
|                   U_WCE                                                       |    <0.001 |
|                   U_WHCMPCE                                                   |    <0.001 |
|                   U_WLCMPCE                                                   |    <0.001 |
|                   u_wcnt_hcmp                                                 |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                   u_wcnt_lcmp                                                 |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                       DUT                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                           u_srlA                                              |    <0.001 |
|                           u_srlB                                              |    <0.001 |
|                           u_srlC                                              |    <0.001 |
|                           u_srlD                                              |    <0.001 |
|             u_ila_regs                                                        |     0.006 |
|               MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|               U_XSDB_SLAVE                                                    |     0.001 |
|               reg_15                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_16                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_17                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_18                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_19                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_1a                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_6                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_7                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_8                                                           |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_80                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_81                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_82                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_83                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_84                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_85                                                          |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_887                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_88d                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_890                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_9                                                           |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               reg_srl_fff                                                     |    <0.001 |
|               reg_stream_ffd                                                  |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|               reg_stream_ffe                                                  |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|             u_ila_reset_ctrl                                                  |    <0.001 |
|               arm_detection_inst                                              |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|               halt_detection_inst                                             |    <0.001 |
|             u_trig                                                            |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               U_TM                                                            |    <0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|             xsdb_memory_read_inst                                             |    <0.001 |
|     dac_config1                                                               |    <0.001 |
|       data_tran                                                               |    <0.001 |
|     ila_0                                                                     |     0.024 |
|       inst                                                                    |     0.024 |
|         ila_core_inst                                                         |     0.024 |
|           ila_trace_memory_inst                                               |     0.006 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                          |     0.006 |
|               inst_blk_mem_gen                                                |     0.006 |
|                 gnativebmg.native_blk_mem_gen                                 |     0.006 |
|                   valid.cstr                                                  |     0.006 |
|                     ramloop[0].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[1].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[2].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[3].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[4].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[5].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[6].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|                     ramloop[7].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                         |    <0.001 |
|           u_ila_cap_ctrl                                                      |    <0.001 |
|             U_CDONE                                                           |    <0.001 |
|             U_NS0                                                             |    <0.001 |
|             U_NS1                                                             |    <0.001 |
|             u_cap_addrgen                                                     |    <0.001 |
|               U_CMPRESET                                                      |    <0.001 |
|               u_cap_sample_counter                                            |    <0.001 |
|                 U_SCE                                                         |    <0.001 |
|                 U_SCMPCE                                                      |    <0.001 |
|                 U_SCRST                                                       |    <0.001 |
|                 u_scnt_cmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|               u_cap_window_counter                                            |    <0.001 |
|                 U_WCE                                                         |    <0.001 |
|                 U_WHCMPCE                                                     |    <0.001 |
|                 U_WLCMPCE                                                     |    <0.001 |
|                 u_wcnt_hcmp                                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                 u_wcnt_lcmp                                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                     DUT                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                         u_srlA                                                |    <0.001 |
|                         u_srlB                                                |    <0.001 |
|                         u_srlC                                                |    <0.001 |
|                         u_srlD                                                |    <0.001 |
|           u_ila_regs                                                          |     0.010 |
|             MU_SRL[0].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                             |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                              |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                              |    <0.001 |
|             U_XSDB_SLAVE                                                      |     0.002 |
|             reg_15                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_16                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_17                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_18                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_19                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_1a                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_6                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_7                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_8                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                            |    <0.001 |
|             reg_80                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_81                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_82                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_83                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_84                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_85                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_887                                                           |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                            |    <0.001 |
|             reg_88d                                                           |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                            |    <0.001 |
|             reg_890                                                           |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                            |    <0.001 |
|             reg_9                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                            |    <0.001 |
|             reg_srl_fff                                                       |    <0.001 |
|             reg_stream_ffd                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                              |    <0.001 |
|             reg_stream_ffe                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                            |    <0.001 |
|           u_ila_reset_ctrl                                                    |    <0.001 |
|             arm_detection_inst                                                |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                       |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                       |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                      |    <0.001 |
|             halt_detection_inst                                               |    <0.001 |
|           u_trig                                                              |     0.004 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                 DUT                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                     u_srlA                                                    |    <0.001 |
|                     u_srlB                                                    |    <0.001 |
|                     u_srlC                                                    |    <0.001 |
|                     u_srlD                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                |    <0.001 |
|                     u_srlA                                                    |    <0.001 |
|                     u_srlB                                                    |    <0.001 |
|                     u_srlC                                                    |    <0.001 |
|                     u_srlD                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                |    <0.001 |
|                     u_srlA                                                    |    <0.001 |
|                     u_srlB                                                    |    <0.001 |
|                     u_srlC                                                    |    <0.001 |
|                     u_srlD                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                |    <0.001 |
|                     u_srlA                                                    |    <0.001 |
|                     u_srlB                                                    |    <0.001 |
|                     u_srlC                                                    |    <0.001 |
|                     u_srlD                                                    |    <0.001 |
|             U_TM                                                              |     0.004 |
|               N_DDR_MODE.G_NMU[0].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                   DUT                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                  |    <0.001 |
|                       u_srlB                                                  |    <0.001 |
|                       u_srlC                                                  |    <0.001 |
|                       u_srlD                                                  |    <0.001 |
|           xsdb_memory_read_inst                                               |     0.001 |
|     vio_0                                                                     |     0.068 |
|       inst                                                                    |     0.068 |
|         DECODER_INST                                                          |    <0.001 |
|         PROBE_IN_INST                                                         |     0.016 |
|         PROBE_IN_WIDTH_INST                                                   |    <0.001 |
|         PROBE_OUT_ALL_INST                                                    |     0.050 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[10].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[11].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[12].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[13].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[14].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[15].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[16].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[17].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[18].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[19].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[20].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[21].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[22].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[23].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[24].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[25].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[26].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[27].PROBE_OUT0_INST                                     |     0.003 |
|           G_PROBE_OUT[28].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[29].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[2].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[30].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[31].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[32].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[33].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[34].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[35].PROBE_OUT0_INST                                     |     0.003 |
|           G_PROBE_OUT[36].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[37].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[38].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[39].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[3].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[40].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[41].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[42].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[43].PROBE_OUT0_INST                                     |    <0.001 |
|           G_PROBE_OUT[44].PROBE_OUT0_INST                                     |     0.001 |
|           G_PROBE_OUT[45].PROBE_OUT0_INST                                     |     0.002 |
|           G_PROBE_OUT[4].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[5].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[6].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[7].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[8].PROBE_OUT0_INST                                      |    <0.001 |
|           G_PROBE_OUT[9].PROBE_OUT0_INST                                      |    <0.001 |
|         PROBE_OUT_WIDTH_INST                                                  |    <0.001 |
|         U_XSDB_SLAVE                                                          |    <0.001 |
|   system_i                                                                    |     1.537 |
|     myip_0                                                                    |     0.010 |
|       inst                                                                    |     0.010 |
|         myip_v2_0_S00_AXI_inst                                                |     0.010 |
|     processing_system7_0                                                      |     1.525 |
|       inst                                                                    |     1.525 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                       |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                       |     0.000 |
|     processing_system7_0_axi_periph                                           |     0.002 |
|       s00_couplers                                                            |     0.002 |
|         auto_pc                                                               |     0.002 |
|           inst                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                              |     0.002 |
|               RD.ar_channel_0                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                  |    <0.001 |
|                 cmd_translator_0                                              |    <0.001 |
|                   incr_cmd_0                                                  |    <0.001 |
|                   wrap_cmd_0                                                  |    <0.001 |
|               RD.r_channel_0                                                  |    <0.001 |
|                 rd_data_fifo_0                                                |    <0.001 |
|                 transaction_fifo_0                                            |    <0.001 |
|               SI_REG                                                          |    <0.001 |
|                 ar_pipe                                                       |    <0.001 |
|                 aw_pipe                                                       |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               WR.aw_channel_0                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                  |    <0.001 |
|                 cmd_translator_0                                              |    <0.001 |
|                   incr_cmd_0                                                  |    <0.001 |
|                   wrap_cmd_0                                                  |    <0.001 |
|               WR.b_channel_0                                                  |    <0.001 |
|                 bid_fifo_0                                                    |    <0.001 |
|                 bresp_fifo_0                                                  |    <0.001 |
|     rst_processing_system7_0_50M                                              |    <0.001 |
|       U0                                                                      |    <0.001 |
|         EXT_LPF                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                           |    <0.001 |
|         SEQ                                                                   |    <0.001 |
|           SEQ_COUNTER                                                         |    <0.001 |
+-------------------------------------------------------------------------------+-----------+


