timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__cap_var_lvt l=l w=w
parameters sky130_fd_pr__pfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__cap_mim_m3_1 w=w l=l
port "sar_result[7]" 49 20474 4699 20822 4747 m1
port "sar_result[6]" 47 20478 5043 20824 5091 m1
port "sar_result[5]" 43 20472 5670 20821 5718 m1
port "sar_result[4]" 45 20475 5339 20827 5387 m1
port "sar_result[3]" 41 20481 5980 20832 6028 m1
port "sar_result[2]" 39 20476 6322 20818 6370 m1
port "sar_result[1]" 35 20476 6951 20816 6999 m1
port "sar_result[0]" 37 20476 6621 20826 6669 m1
port "vin" 125 -51152 6565 -50900 6887 m5
port "retimer_delay_code[1]" 114 15607 7385 18972 7413 m1
port "retimer_delay_code[2]" 112 15607 7441 16546 7469 m1
port "retimer_delay_offset" 118 14299 8592 14411 8640 m1
port "retimer_delay_code[3]" 108 13999 9177 14137 9211 m1
port "sel_bit[1]" 33 989 9493 1024 9528 m1
port "sel_bit[0]" 31 984 9630 1018 9664 m1
port "vip" 123 -51152 8287 -50900 8609 m5
port "sample_delay_cap_ctrl_code[11]" 57 16600 11213 16747 11247 m1
port "sample_delay_cap_ctrl_code[15]" 53 9891 11213 10044 11247 m1
port "sample_delay_cap_ctrl_code[10]" 77 3543 13243 3978 13270 m1
port "sample_delay_cap_ctrl_code[9]" 79 3546 13187 3966 13214 m1
port "sample_delay_cap_ctrl_code[8]" 81 3548 13131 3962 13158 m1
port "sample_delay_cap_ctrl_code[14]" 83 3543 13075 3972 13102 m1
port "sample_delay_cap_ctrl_code[13]" 85 3546 13019 3980 13046 m1
port "sample_delay_cap_ctrl_code[12]" 87 3546 12963 3974 12990 m1
port "async_resetb_delay_cap_ctrl_code[3]" 92 -7614 11225 -7476 11259 m1
port "async_resetb_delay_cap_ctrl_code[0]" 98 -7010 13087 -1784 13115 m1
port "async_resetb_delay_cap_ctrl_code[1]" 96 -7006 13031 -2641 13059 m1
port "async_resetb_delay_cap_ctrl_code[2]" 94 -7008 12975 -5067 13003 m1
port "async_setb_delay_cap_ctrl_code[0]" 100 -7009 13143 -1784 13171 m1
port "async_setb_delay_cap_ctrl_code[1]" 102 -7007 13199 -2641 13227 m1
port "async_setb_delay_cap_ctrl_code[2]" 104 -7008 13255 -5067 13283 m1
port "sample_delay_cap_ctrl_code[4]" 75 3547 13439 3964 13466 m1
port "sample_delay_cap_ctrl_code[5]" 73 3548 13495 3960 13522 m1
port "sample_delay_cap_ctrl_code[6]" 71 3546 13551 3960 13578 m1
port "sample_delay_cap_ctrl_code[0]" 69 3545 13607 3958 13634 m1
port "sample_delay_cap_ctrl_code[1]" 67 3543 13663 3956 13690 m1
port "sample_delay_cap_ctrl_code[2]" 65 3541 13719 3954 13746 m1
port "EXT_CLK" 51 931 14975 974 15039 m1
port "async_delay_offset" 120 -7201 11847 -7148 14411 m2
port "async_setb_delay_cap_ctrl_code[3]" 106 -7614 14999 -7476 15033 m1
port "sample_delay_cap_ctrl_code[7]" 59 9976 15474 10121 15508 m1
port "sample_delay_offset" 89 3535 13299 4174 13411 m1
port "sample_delay_cap_ctrl_code[3]" 61 3260 15474 3412 15508 m1
port "VDD" 127 707 15566 3395 16553 m4
port "VSS" 129 940 12287 2925 14000 m4
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.inv_1" 0 0 -55883 8724 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.inv_1" 0 0 -55607 8724 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_6.tapvpwrvgnd_1" 0 0 -55883 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.buf_4" 0 0 -55331 8724 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.buf_4" 0 0 -54779 8724 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.dlymetal6s6s_1" 0 0 -54043 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.dlymetal6s6s_1" 0 0 -54963 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_1.tapvpwrvgnd_1" 0 0 -54227 8724 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.dlymetal6s6s_1" 0 0 -53123 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.nand2_1" 0 0 -53123 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_0.tapvpwrvgnd_1" 0 0 -52755 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_5.tapvpwrvgnd_1" 0 0 -52550 8725 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.inv_1" 0 0 -55883 6548 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.inv_1" 0 0 -55607 6548 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_7.tapvpwrvgnd_1" 0 0 -55883 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.buf_4" 0 0 -55331 6548 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.buf_4" 0 0 -54779 6548 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.dlymetal6s6s_1" 0 0 -54043 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.dlymetal6s6s_1" 0 0 -54963 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_2.tapvpwrvgnd_1" 0 0 -54227 6548 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.dlymetal6s6s_1" 0 0 -53123 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.inv_1" 0 0 -52571 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.nand2_1" 0 0 -52847 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_3.tapvpwrvgnd_1" 0 0 -52479 7636 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_4.tapvpwrvgnd_1" 0 0 -52663 6548 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x11.inv_1" 0 0 -7092 14780 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x10.inv_1" 0 0 -7552 14780 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x3.mux2_1" 0 0 943 10594 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x11.inv_1" 0 0 -7092 11478 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x10.inv_1" 0 0 -7552 11478 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x8.mux2_1" 0 0 116 10594 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x9.inv_1" 0 0 -877 14403 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x10.inv_1" 0 0 -877 11857 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x27.dfbbp_1" 0 0 1771 11857 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x11.inv_1" 0 0 10505 15255 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x10.inv_1" 0 0 10045 15255 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x11.inv_1" 0 0 16216 11466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x10.inv_1" 0 0 16676 11466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x11.inv_1" 0 0 9507 11466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x10.inv_1" 0 0 9967 11466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x11.inv_1" 0 0 3796 15255 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x10.inv_1" 0 0 3336 15255 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x3.inv_1" 0 0 944 14071 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x4.inv_1" 0 0 1220 14071 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x2.dfbbp_1" 0 0 944 15255 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x7.inv_1" 0 0 3263 11844 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x3.nand2_1" 0 0 2987 11844 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.mux4_4" 0 0 4660 9339 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x1.buf_1" 0 0 1119 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x2.buf_1" 0 0 1560 9339 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x3.buf_4" 0 0 1395 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x4.buf_16" 0 0 1927 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x5.buf_4" 0 0 1836 9339 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x6.buf_1" 0 0 1151 6903 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x7.buf_4" 0 0 1427 6903 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x20.dfbbp_1" 0 0 1559 8466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x27.dfbbp_1" 0 0 3951 8466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x30.dfbbp_1" 0 0 6343 8466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x33.dfbbp_1" 0 0 8735 8466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x36.dfbbp_1" 0 0 11127 8466 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x39.dfbbp_1" 0 0 13519 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x42.dfbbp_1" 0 0 11127 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x45.dfbbp_1" 0 0 8735 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x48.dfbbp_1" 0 0 6343 7777 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x51.dfbbp_1" 0 0 3950 6031 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x54.dfbbp_1" 0 0 6342 6031 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x57.dfbbp_1" 0 0 8734 6031 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x60.dfbbp_1" 0 0 11126 6031 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x63.dfbbp_1" 0 0 13518 6031 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x66.dfbbp_1" 0 0 11126 6904 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x69.dfbbp_1" 0 0 8734 6904 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x72.dfbbp_1" 0 0 6342 6904 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x75.dfbbp_1" 0 0 3950 6904 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x77.inv_1" 0 0 3693 6904 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.dfbbn_1" 0 0 -1363 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x1.buf_1" 0 0 -1361 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x2.buf_16" 0 0 -533 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x3.buf_4" 0 0 -1085 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x5.dfbbn_1" 0 0 1029 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x6.mux2_1" 0 0 -1363 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x7.mux2_1" 0 0 899 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x8.mux2_1" 0 0 1029 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x9.mux2_1" 0 0 3291 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x10.mux2_1" 0 0 3421 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x11.mux2_1" 0 0 5681 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x12.mux2_1" 0 0 5813 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x13.mux2_1" 0 0 8075 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x14.mux2_1" 0 0 8205 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x15.mux2_1" 0 0 10467 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x16.mux2_1" 0 0 10597 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x17.mux2_1" 0 0 12857 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x18.mux2_1" 0 0 12989 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x19.dfbbn_1" 0 0 1029 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x20.mux2_1" 0 0 15251 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x21.dfbbn_1" 0 0 3421 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x22.buf_1" 0 0 3023 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x23.dfbbn_1" 0 0 3421 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x24.dfbbn_1" 0 0 5813 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x25.dfbbn_1" 0 0 5813 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x26.dfbbn_1" 0 0 8205 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x27.buf_4" 0 0 3299 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x28.dfbbn_1" 0 0 8205 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x29.dfbbn_1" 0 0 10597 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x30.buf_16" 0 0 3851 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x31.dfbbn_1" 0 0 10597 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x32.dfbbn_1" 0 0 12989 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x34.dfbbn_1" 0 0 12989 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x35.dfbbn_1" 0 0 15381 1132 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 13173 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 13725 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 12897 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 10321 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 10873 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 10045 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 7469 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 8021 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 7193 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 4341 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 5169 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 4617 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 1765 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 2317 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 1489 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 -1363 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 -535 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 -1087 1821 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 12643 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 13195 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 12367 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 10895 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 11447 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 10619 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 7981 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 8533 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 7705 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 5129 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 5681 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 4853 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 1489 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 2317 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 1765 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 -1363 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 -535 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 -1087 2509 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_4" 0 0 3299 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_16" 0 0 3851 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.buf_1" 0 0 3023 3651 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x3.buf_2" 0 0 20741 8581 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x2.x11.inv_1" 0 0 14521 8958 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x2.x10.inv_1" 0 0 14061 8958 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[7].dfbbp_1" 0 0 18031 4623 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[6].dfbbp_1" 0 0 15639 4623 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[5].dfbbp_1" 0 0 18031 5807 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[4].dfbbp_1" 0 0 15639 5807 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[3].dfbbp_1" 0 0 18031 5903 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[2].dfbbp_1" 0 0 15639 5903 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[1].dfbbp_1" 0 0 18031 7087 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[0].dfbbp_1" 0 0 15639 7087 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x11.buf_16" 0 0 -4506 8320 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x8.buf_1" 0 0 -4230 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x9.buf_1" 0 0 -4230 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x10.buf_4" 0 0 -4506 8224 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x1.buf_4" 0 0 -3954 8224 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x3.buf_1" 0 0 -3678 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x4.buf_1" 0 0 -3126 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x12.buf_1" 0 0 -3678 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x2.buf_4" 0 0 -3414 8224 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x5.buf_1" 0 0 -2574 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x6.buf_1" 0 0 -2850 7040 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x7.buf_1" 0 0 -2586 8224 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x11.buf_16" 0 0 -2328 8321 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x8.buf_1" 0 0 -2052 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x9.buf_1" 0 0 -2052 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x10.buf_4" 0 0 -2328 8225 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x1.buf_4" 0 0 -1776 8225 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x3.buf_1" 0 0 -1500 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x4.buf_1" 0 0 -948 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x12.buf_1" 0 0 -1500 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x2.buf_4" 0 0 -1236 8225 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x5.buf_1" 0 0 -396 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x6.buf_1" 0 0 -672 7041 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x7.buf_1" 0 0 -408 8225 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x11.buf_16" 0 0 1087 -1243 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x8.buf_1" 0 0 1363 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x9.buf_1" 0 0 1363 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x10.buf_4" 0 0 1087 -1147 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x1.buf_4" 0 0 1639 -1147 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x3.buf_1" 0 0 1915 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x4.buf_1" 0 0 2467 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x12.buf_1" 0 0 1915 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x2.buf_4" 0 0 2179 -1147 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x5.buf_1" 0 0 3019 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x6.buf_1" 0 0 2743 37 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x7.buf_1" 0 0 3007 -1147 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x11.buf_16" 0 0 -1267 -1247 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x8.buf_1" 0 0 -991 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x9.buf_1" 0 0 -991 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x10.buf_4" 0 0 -1267 -1151 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x1.buf_4" 0 0 -715 -1151 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x3.buf_1" 0 0 -439 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x4.buf_1" 0 0 113 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x12.buf_1" 0 0 -439 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x2.buf_4" 0 0 -175 -1151 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x5.buf_1" 0 0 665 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x6.buf_1" 0 0 389 33 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x7.buf_1" 0 0 653 -1151 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" 7 655.775 -49569 2991 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" 7 414.341 -49569 5992 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 292896 9720 292896 9720 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CTOP"
equiv "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<0>"
equiv "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_0.tb<0>"
node "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" 7 598.299 -49569 6124 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" 7 591.36 -49569 7976 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" 7 409.971 -49569 9136 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 292896 9720 292896 9720 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_1.tb<0>"
node "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 7 637.653 -49569 11109 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "m1_n1268_3183#" 62 1292.15 -1268 3183 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 570524 33630 0 0 0 0 0 0 0 0 0 0
node "m1_n1268_3395#" 62 1426.63 -1268 3395 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 570633 33632 0 0 0 0 0 0 0 0 0 0
node "a_1196_n1740#" 17681 2151.57 1196 -1740 pdif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1158_n1744#" 17681 2148.86 -1158 -1744 pdif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x7.X" 973 118.775 2758 -1100 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x11.A" 7888 1163.25 1166 -1766 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 61716 3066 6656 464 31768 1372 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x10.X"
node "hgu_cdac_sw_buffer_0.x7.X" 973 118.775 404 -1104 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x11.A" 7888 1240.15 -1188 -1770 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 61716 3066 6656 464 31768 1372 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x10.X"
node "a_2808_n935#" 1873 517.863 2808 -935 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2206_n1100#" 4340 574.099 2206 -1100 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1666_n1100#" 4340 544.464 1666 -1100 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1114_n1100#" 4340 548.798 1114 -1100 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "a_454_n939#" 1873 493.295 454 -939 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n148_n1104#" 4340 574.065 -148 -1104 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n688_n1104#" 4340 543.944 -688 -1104 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1240_n1104#" 4340 570.916 -1240 -1104 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x4.X" 1836 323.198 2207 -944 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31320 1352 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x2.A"
node "hgu_cdac_sw_buffer_1.x12.X" 973 82.2857 2112 -460 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x1.A" 1836 257.117 1666 -460 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31778 1376 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x3.X"
node "hgu_cdac_sw_buffer_1.x8.X" 973 75.4488 1560 -460 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x9.X" 1836 338.272 1114 -460 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31809 1378 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x10.A"
node "hgu_cdac_sw_buffer_0.x4.X" 1836 323.498 -147 -948 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31320 1352 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x2.A"
node "hgu_cdac_sw_buffer_0.x12.X" 973 81.2916 -242 -464 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x1.A" 1836 257.662 -688 -464 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31778 1376 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x3.X"
node "hgu_cdac_sw_buffer_0.x8.X" 973 76.2177 -794 -464 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x9.X" 1836 478.407 -1240 -464 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31809 1378 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x10.A"
node "hgu_cdac_sw_buffer_1.x5.A" 882 1088.02 2910 -486 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 376466 25118 21412 1280 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_1.sar_val<3>"
node "a_2820_n241#" 1873 300.796 2820 -241 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x6.A" 883 1103.77 2634 -486 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 384446 25650 24352 1420 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x6.A" "hgu_cdac_sw_buffer_1.sar_val<4>"
node "a_2544_n241#" 1873 238.114 2544 -241 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x4.A" 884 1166.22 2358 -486 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 393026 26222 27292 1560 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.sar_val<5>"
node "a_2268_n241#" 1873 244.299 2268 -241 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1942_n460#" 1873 438.811 1942 -460 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x3.A" 887 1345.28 1806 -486 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 409436 27316 30246 1702 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.sar_val<6>"
node "a_1716_n241#" 1873 237.812 1716 -241 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1390_n460#" 1873 436.255 1390 -460 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_1.x9.A" 889 1358.47 1254 -486 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 425816 28408 33186 1842 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.sar_val<7>"
node "a_1164_n241#" 1873 252.92 1164 -241 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x5.A" 893 1378.88 556 -490 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 446786 29806 42020 2264 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.sar_val<3>"
node "a_466_n245#" 1873 275.818 466 -245 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x6.A" 894 1472.4 280 -490 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 455366 30378 44960 2404 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_sw_buffer_0.sar_val<4>"
node "a_190_n245#" 1873 238.583 190 -245 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x4.A" 895 1626.31 4 -490 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 463376 30912 47858 2542 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.sar_val<5>"
node "a_n86_n245#" 1873 244.572 -86 -245 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n412_n464#" 1873 438.718 -412 -464 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_0.x3.A" 898 8051.98 -548 -490 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 5032 284 479816 32008 50854 2686 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x3.A" "hgu_cdac_sw_buffer_0.sar_val<6>"
node "a_n638_n245#" 1873 236.548 -638 -245 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n964_n464#" 1873 435.827 -964 -464 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1190_n245#" 1873 257.726 -1190 -245 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 53431 33016.3 -28595 581 ndif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 821791 45962 2611557 99940 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.drv<63:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 26382 16630.8 -38432 581 ndif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 421672 23254 1371644 53440 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.drv<31:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 12895 8879.1 -43519 581 ndif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 234394 12630 870525 33312 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.drv<15:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 6108 5150.85 -46012 581 ndif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 169766 8668 467660 18004 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.drv<7:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 2718 2751.39 -47631 581 ndif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 63260 3602 341448 13316 989352 31540 989352 31540 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CBOT"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 901 1544.31 -48511 581 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 35804 2000 166435 6606 564768 17960 564768 17960 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.drv<1:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 891 1617.69 -49311 581 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 26722 1474 159612 5450 305232 9720 305472 9728 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.drv<0>"
node "hgu_cdac_sw_buffer_1.x11.X" 14857 16425.8 -28665 555 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2242643 64338 0 0 258549 10710 727182 48400 198522 8706 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_1.sw<6>"
equiv "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_half_0.d<6>"
node "hgu_cdac_sw_buffer_1.x1.X" 13642 10346.7 -38502 555 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1138463 31578 0 0 45354 2244 1148704 76472 229618 10182 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_1.sw<5>"
equiv "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_half_0.d<5>"
node "hgu_cdac_sw_buffer_1.x2.X" 8918 7349.75 -43589 555 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 567644 16572 0 0 45354 2244 1363576 90704 232194 10308 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_1.sw<4>"
equiv "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_half_0.d<4>"
node "hgu_cdac_sw_buffer_1.x6.X" 3981 5735.94 -46082 555 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284529 8474 0 0 23624 1242 1467660 97654 261199 11700 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_1.sw<3>"
equiv "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.d<3>"
node "hgu_cdac_sw_buffer_1.x5.X" 2499 4916.84 -47701 555 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 146952 4360 0 0 23624 1242 1530634 101934 271920 12168 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_1.sw<2>"
equiv "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_half_0.d<2>"
node "hgu_cdac_half_0.d<1>" 759 4814.52 -48581 555 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70816 2196 0 0 2838 218 1929664 128536 304504 13592 0 0 0 0 0 0 0 0
node "hgu_cdac_half_0.d<0>" 370 17255.5 -49411 705 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32490 1082 0 0 2838 218 1955302 130248 311206 13838 0 0 0 0 0 0 0 0
node "a_14734_1179#" 186 2.88709 14734 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14358_1179#" 1014 188.851 14358 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14132_1179#" 331 15.4406 14132 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13953_1179#" 188 2.54432 13953 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13582_1179#" 1007 174.586 13582 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14935_1179#" 695 105.644 14935 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14734_1545#" 211 1.77996 14734 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14436_1461#" 613 2.84576 14436 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14155_1545#" 672 1.71002 14155 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13966_1545#" 221 0.00325853 13966 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13667_1461#" 788 1.02096 13667 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12342_1179#" 186 3.22851 12342 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x35.Q_N" 1195 394.997 13299 1179 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 27310 1374 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[1]"
equiv "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[1]"
node "a_14490_1363#" 1580 297.809 14490 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14222_1153#" 2845 315.306 14222 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14018_1153#" 2748 397.668 14018 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_14017_1453#" 3765 860.288 14017 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_13709_1347#" 1606 260.997 13709 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13476_1179#" 2589 405.053 13476 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_13163_1153#" 3896 483.495 13163 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11966_1179#" 1014 188.073 11966 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11740_1179#" 331 14.5461 11740 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11561_1179#" 188 2.6797 11561 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11190_1179#" 1007 175.919 11190 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13067_1331#" 1581 244.207 13067 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12543_1179#" 695 108.419 12543 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12342_1545#" 211 2.22624 12342 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12044_1461#" 613 1.99495 12044 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11763_1545#" 672 6.11556 11763 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11574_1545#" 221 0.568322 11574 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11275_1461#" 788 0.596827 11275 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9950_1179#" 186 2.64953 9950 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x32.Q_N" 1195 401.216 10907 1179 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 27352 1376 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[2]"
equiv "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[2]"
node "a_12098_1363#" 1580 303.571 12098 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11830_1153#" 2845 324.396 11830 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11626_1153#" 2748 411.807 11626 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_11625_1453#" 3765 808.382 11625 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_11317_1347#" 1606 272.453 11317 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11084_1179#" 2589 420.179 11084 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_10771_1153#" 3896 489.383 10771 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9574_1179#" 1014 186.041 9574 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9348_1179#" 331 14.7135 9348 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9169_1179#" 188 2.70546 9169 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8798_1179#" 1007 179.446 8798 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10675_1331#" 1581 240.849 10675 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10151_1179#" 695 105.045 10151 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9950_1545#" 211 0.682932 9950 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9652_1461#" 613 3.77179 9652 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9371_1545#" 672 7.74563 9371 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9182_1545#" 221 0.565113 9182 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8883_1461#" 788 2.55042 8883 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7558_1179#" 186 2.31637 7558 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x29.Q_N" 1195 414.198 8515 1179 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 27310 1374 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[3]"
equiv "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[3]"
node "a_9706_1363#" 1580 292.052 9706 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9438_1153#" 2845 325.883 9438 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9234_1153#" 2748 384.128 9234 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_9233_1453#" 3765 793.018 9233 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_8925_1347#" 1606 274.66 8925 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8692_1179#" 2589 439.152 8692 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_8379_1153#" 3896 505.743 8379 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7182_1179#" 1014 184.162 7182 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6956_1179#" 331 13.3112 6956 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6777_1179#" 188 2.68361 6777 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6406_1179#" 1007 179.709 6406 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8283_1331#" 1581 246.233 8283 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7759_1179#" 695 103.464 7759 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7558_1545#" 211 0.0935728 7558 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7260_1461#" 613 1.62081 7260 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6979_1545#" 672 4.91213 6979 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6790_1545#" 221 0.484637 6790 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6491_1461#" 788 2.97172 6491 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5166_1179#" 186 2.40157 5166 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x26.Q_N" 1195 428.933 6123 1179 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 27310 1374 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[4]"
equiv "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[4]"
node "a_7314_1363#" 1580 283.492 7314 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7046_1153#" 2845 308.82 7046 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6842_1153#" 2748 361.52 6842 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_6841_1453#" 3765 784.111 6841 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_6533_1347#" 1606 275.37 6533 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6300_1179#" 2589 427.205 6300 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_5987_1153#" 3896 502.495 5987 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4790_1179#" 1014 184.321 4790 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4564_1179#" 331 12.803 4564 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4385_1179#" 188 2.39098 4385 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4014_1179#" 1007 176.289 4014 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5891_1331#" 1581 252.545 5891 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5367_1179#" 695 103.35 5367 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5166_1545#" 211 0.167486 5166 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4868_1461#" 613 1.33918 4868 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4587_1545#" 672 1.45997 4587 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4398_1545#" 221 0.0444466 4398 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4099_1461#" 788 1.57664 4099 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2774_1179#" 186 3.11204 2774 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x24.Q_N" 1195 432.222 3731 1179 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 27310 1374 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[5]"
equiv "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[5]"
node "a_4922_1363#" 1580 285.704 4922 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4654_1153#" 2845 308.224 4654 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4450_1153#" 2748 361.258 4450 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_4449_1453#" 3765 789.322 4449 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_4141_1347#" 1606 262.847 4141 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3908_1179#" 2589 409.316 3908 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_3595_1153#" 3896 485.933 3595 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2398_1179#" 1014 184.662 2398 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2172_1179#" 331 13.256 2172 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1993_1179#" 188 2.39305 1993 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1622_1179#" 1007 175.09 1622 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3499_1331#" 1581 260.725 3499 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2975_1179#" 695 107.054 2975 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2774_1545#" 211 2.10108 2774 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2476_1461#" 613 1.23354 2476 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2195_1545#" 672 1.92613 2195 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2006_1545#" 221 0.0218196 2006 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1707_1461#" 788 0.941939 1707 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_382_1179#" 186 3.43927 382 1179 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x21.Q_N" 1195 395.362 1339 1179 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 27310 1374 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[6]"
equiv "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[6]"
node "a_2530_1363#" 1580 297.874 2530 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2262_1153#" 2845 315.581 2262 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2058_1153#" 2748 384.348 2058 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_2057_1453#" 3765 802.427 2057 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_1749_1347#" 1606 263.918 1749 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1516_1179#" 2589 401.597 1516 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_1203_1153#" 3896 477.879 1203 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6_1179#" 1014 186.793 6 1179 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n220_1179#" 331 14.295 -220 1179 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n399_1179#" 188 2.50882 -399 1179 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n770_1179#" 1007 177.375 -770 1179 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1107_1331#" 1581 249.006 1107 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_583_1179#" 695 109.653 583 1179 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_382_1545#" 211 1.99421 382 1545 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84_1461#" 613 3.35361 84 1461 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n197_1545#" 672 8.28876 -197 1545 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n386_1545#" 221 0.141673 -386 1545 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n685_1461#" 788 0.432392 -685 1461 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x5.Q_N" 2064 1120.35 -1100 -490 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26383 1324 6656 464 71098 3680 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x5.Q_N" "hgu_sarlogic_flat_0.x4.VSS_SW_b[7]"
equiv "hgu_sarlogic_flat_0.x4.x5.Q_N" "hgu_sarlogic_flat_0.vss_sw_b[7]"
equiv "hgu_sarlogic_flat_0.x4.x5.Q_N" "hgu_cdac_sw_buffer_0.x9.A"
equiv "hgu_sarlogic_flat_0.x4.x5.Q_N" "hgu_cdac_sw_buffer_0.sar_val<7>"
node "a_138_1363#" 1580 301.42 138 1363 p 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n130_1153#" 2845 324.516 -130 1153 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n334_1153#" 2748 399.932 -334 1153 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_n335_1453#" 3765 811.143 -335 1453 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_n643_1347#" 1606 264.588 -643 1347 p 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n876_1179#" 2589 416.176 -876 1179 ndif 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_n1189_1153#" 3896 479.431 -1189 1153 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 211 13079.8 -49439 797 pdif 0 0 0 0 0 0 0 0 0 0 1364160 63280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 837760 58800 3683096 212396 22905 1040 10088 402 261034 2056 0 0 0 0
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_inverter_0.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_inverter_1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.VREF"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 53430 36041.3 -19627 1203 pdif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 825177 46026 2855156 111150 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.drv<63:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 26383 18237.1 -33171 1203 pdif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 411706 23146 1499118 58398 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.drv<31:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 12901 9856.14 -40935 1203 pdif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 224489 12432 958124 37284 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.drv<15:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 6104 5414.38 -45500 1203 pdif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 115168 6610 423892 16470 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.drv<7:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 2721 3348.85 -47119 1203 pdif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 66856 3850 384848 14988 989538 31546 989418 31542 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CBOT"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 901 1924.81 -48383 1203 pdif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 35768 1998 210992 7640 564948 17966 564828 17962 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.drv<1:0>"
node "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 893 1969.28 -49311 1203 pdif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 26532 1468 215626 7084 305232 9720 305232 9720 0 0 0 0
equiv "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.drv<0>"
node "hgu_cdac_sw_buffer_0.x11.X" 14856 20062.7 -19968 1395 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2246907 64438 0 0 258549 10710 715294 47578 189262 8168 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_sw_buffer_0.sw<6>"
equiv "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_half_0.db<6>"
node "hgu_cdac_sw_buffer_0.x1.X" 14289 12550.2 -33422 1385 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1123905 32324 0 0 45354 2244 1119064 74496 218950 9594 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x1.X" "hgu_cdac_sw_buffer_0.sw<5>"
equiv "hgu_cdac_sw_buffer_0.x1.X" "hgu_cdac_half_0.db<5>"
node "hgu_cdac_sw_buffer_0.x2.X" 8850 8338.56 -41191 1354 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 564320 16428 0 0 45354 2244 1356886 90258 223398 9798 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x2.X" "hgu_cdac_sw_buffer_0.sw<4>"
equiv "hgu_cdac_sw_buffer_0.x2.X" "hgu_cdac_half_0.db<4>"
node "hgu_cdac_sw_buffer_0.x6.X" 4010 6070.74 -45570 1172 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 286718 8548 0 0 23624 1242 1449814 96546 251539 11154 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.sw<3>"
equiv "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.db<3>"
node "hgu_cdac_sw_buffer_0.x5.X" 2585 5055.87 -47189 1172 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145407 4456 0 0 23624 1242 1514944 100888 258660 11472 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.sw<2>"
equiv "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.db<2>"
node "hgu_cdac_half_0.db<1>" 932 5170.33 -48453 1172 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73264 2456 0 0 2838 218 1994164 132836 311992 13904 0 0 0 0 0 0 0 0
node "hgu_cdac_half_0.db<0>" 448 6482.59 -49498 1411 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37188 1256 0 0 2838 218 2030584 135264 318760 14186 0 0 0 0 0 0 0 0
node "a_n1285_1331#" 1581 255.058 -1285 1331 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14352_1868#" 188 2.54774 14352 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14544_1868#" 1007 177.609 14544 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15125_1868#" 1581 266.981 15125 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x34.Q_N" 1197 541.85 15019 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55912 2736 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[1]"
equiv "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[1]"
node "a_14661_2150#" 788 3.78153 14661 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14148_1868#" 331 10.9749 14148 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13570_1868#" 186 1.74772 13570 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13780_1868#" 1014 176.076 13780 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14329_2234#" 221 0.643018 14329 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14101_2150#" 672 0.885471 14101 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13880_2150#" 613 0 13880 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13546_2234#" 211 0.00825975 13546 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13370_1868#" 695 100.668 13370 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14245_2234#" 1606 262.907 14245 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14404_2136#" 3896 501.214 14404 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13930_1842#" 2589 414.566 13930 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_13462_2234#" 1580 258.484 13462 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13636_1842#" 2845 277.817 13636 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13182_1868#" 2748 316.118 13182 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_13016_1868#" 3765 708.309 13016 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_11960_1868#" 188 3.1838 11960 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12152_1868#" 1007 181.599 12152 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12733_1868#" 1581 255.681 12733 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x31.Q_N" 1197 540.063 12627 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55828 2732 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[2]"
equiv "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[2]"
node "a_12269_2150#" 788 1.25095 12269 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11756_1868#" 331 16.4937 11756 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11178_1868#" 186 1.80991 11178 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11388_1868#" 1014 186.402 11388 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11937_2234#" 221 2.07911 11937 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11709_2150#" 672 9.53649 11709 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11488_2150#" 613 3.13186 11488 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11154_2234#" 211 0.0646262 11154 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10978_1868#" 695 100.318 10978 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11853_2234#" 1606 279.988 11853 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12012_2136#" 3896 483.848 12012 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11538_1842#" 2589 438.598 11538 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_11070_2234#" 1580 262.863 11070 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11244_1842#" 2845 301.848 11244 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10790_1868#" 2748 338.539 10790 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_10624_1868#" 3765 732.633 10624 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_9568_1868#" 188 3.27568 9568 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9760_1868#" 1007 177.143 9760 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10341_1868#" 1581 221.967 10341 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x28.Q_N" 1197 442.06 10235 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55870 2734 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[3]"
equiv "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[3]"
node "a_9877_2150#" 788 2.15932 9877 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9364_1868#" 331 17.3256 9364 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8786_1868#" 186 2.87597 8786 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8996_1868#" 1014 186.866 8996 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9545_2234#" 221 1.01257 9545 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9317_2150#" 672 8.38908 9317 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9096_2150#" 613 3.72965 9096 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8762_2234#" 211 1.43909 8762 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8586_1868#" 695 111.249 8586 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9461_2234#" 1606 282.256 9461 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9620_2136#" 3896 479.874 9620 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9146_1842#" 2589 410.616 9146 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_8678_2234#" 1580 293.994 8678 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8852_1842#" 2845 314.073 8852 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8398_1868#" 2748 373.652 8398 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_8232_1868#" 3765 764.227 8232 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_7176_1868#" 188 1.92348 7176 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7368_1868#" 1007 166.033 7368 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7949_1868#" 1581 224.296 7949 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x25.Q_N" 1197 435.944 7843 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55912 2736 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[4]"
equiv "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[4]"
node "a_7485_2150#" 788 0.303029 7485 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6972_1868#" 331 12.8826 6972 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6394_1868#" 186 2.6561 6394 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6604_1868#" 1014 186.338 6604 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7153_2234#" 221 0 7153 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6925_2150#" 672 3.19691 6925 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6704_2150#" 613 5.04687 6704 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6370_2234#" 211 1.35962 6370 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6194_1868#" 695 116.393 6194 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7069_2234#" 1606 242.696 7069 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7228_2136#" 3896 441.657 7228 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6754_1842#" 2589 376.98 6754 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_6286_2234#" 1580 297.004 6286 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6460_1842#" 2845 313.971 6460 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6006_1868#" 2748 383.718 6006 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_5840_1868#" 3765 772.175 5840 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_4784_1868#" 188 1.92912 4784 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4976_1868#" 1007 165.838 4976 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5557_1868#" 1581 236.347 5557 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x23.Q_N" 1197 441.789 5451 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55870 2734 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[5]"
equiv "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[5]"
node "a_5093_2150#" 788 0.0359923 5093 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4580_1868#" 331 10.7527 4580 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4002_1868#" 186 2.59039 4002 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4212_1868#" 1014 176.575 4212 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4761_2234#" 221 0.059843 4761 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4533_2150#" 672 0.627771 4533 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4312_2150#" 613 0 4312 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3978_2234#" 211 1.3244 3978 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3802_1868#" 695 115.953 3802 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4677_2234#" 1606 240.469 4677 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4836_2136#" 3896 439.069 4836 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4362_1842#" 2589 359.373 4362 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_3894_2234#" 1580 277.924 3894 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4068_1842#" 2845 280.936 4068 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3614_1868#" 2748 363.082 3614 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_3448_1868#" 3765 750.562 3448 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_2392_1868#" 188 1.92348 2392 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2584_1868#" 1007 175.47 2584 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3165_1868#" 1581 255.832 3165 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x19.Q_N" 1197 538.51 3059 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55870 2734 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x19.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[6]"
equiv "hgu_sarlogic_flat_0.x4.x19.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[6]"
node "a_2701_2150#" 788 1.51818 2701 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2188_1868#" 331 10.7527 2188 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1610_1868#" 186 1.7194 1610 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1820_1868#" 1014 176.169 1820 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2369_2234#" 221 0.0469531 2369 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2141_2150#" 672 0.582402 2141 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1920_2150#" 613 0 1920 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1586_2234#" 211 0.00319304 1586 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1410_1868#" 695 99.6643 1410 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2285_2234#" 1606 245.325 2285 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2444_2136#" 3896 466.48 2444 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1970_1842#" 2589 396.045 1970 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_1502_2234#" 1580 258.446 1502 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1676_1842#" 2845 278.08 1676 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1222_1868#" 2748 314.468 1222 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_1056_1868#" 3765 712.633 1056 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_0_1868#" 188 2.91687 0 1868 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_192_1868#" 1007 177.387 192 1868 ndif 0 0 0 0 0 0 0 0 15408 772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10900 664 0 0 0 0 0 0 0 0 0 0 0 0
node "a_773_1868#" 1581 243.61 773 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 1197 500.524 667 1868 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21351 1040 3328 232 55828 2732 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "hgu_sarlogic_flat_0.x4.VDD_SW_b[7]"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "hgu_sarlogic_flat_0.vdd_sw_b[7]"
node "a_309_2150#" 788 3.32842 309 2150 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n204_1868#" 331 16.5904 -204 1868 ndif 0 0 0 0 0 0 0 0 9280 436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n782_1868#" 186 2.0175 -782 1868 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n572_1868#" 1014 177.1 -572 1868 ndif 0 0 0 0 0 0 0 0 14444 748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10848 676 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n23_2234#" 221 0.802455 -23 2234 pdif 0 0 0 0 0 0 0 0 0 0 6300 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n251_2150#" 672 6.16543 -251 2150 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n472_2150#" 613 0.00668894 -472 2150 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n806_2234#" 211 0.171101 -806 2234 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n982_1868#" 695 100.603 -982 1868 ndif 0 0 0 0 0 0 0 0 5280 298 5208 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22608 1372 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n107_2234#" 1606 279.809 -107 2234 pdif 0 0 0 0 0 0 0 0 3888 252 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17304 1132 0 0 33454 1974 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52_2136#" 3896 496.478 52 2136 p 0 0 0 0 0 0 0 0 6912 364 10584 488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57900 3554 0 0 41853 2430 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n422_1842#" 2589 421.777 -422 1842 p 0 0 0 0 0 0 0 0 4368 272 6784 362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 32759 1644 21576 1520 0 0 0 0 0 0 0 0 0 0
node "a_n890_2234#" 1580 261.384 -890 2234 pdif 0 0 0 0 0 0 0 0 5400 294 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35830 2068 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n716_1842#" 2845 283.09 -716 1842 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1170_1868#" 2748 337.968 -1170 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35616 2360 0 0 37766 1894 33092 2304 0 0 0 0 0 0 0 0 0 0
node "a_n1336_1868#" 3765 780.532 -1336 1868 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52416 3488 0 0 42492 2326 38177 2604 0 0 0 0 0 0 0 0 0 0
node "a_14967_2556#" 153 4.65901 14967 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14746_2556#" 153 8.81296 14746 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13428_2556#" 153 7.32879 13428 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13207_2556#" 153 3.39348 13207 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x20.X" 2140 949.022 15172 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x20.X" "hgu_sarlogic_flat_0.x4.x35.CLK_N"
node "a_12573_2556#" 153 4.05378 12573 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12352_2556#" 153 8.5536 12352 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11036_2556#" 153 7.26331 11036 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10815_2556#" 153 3.35236 10815 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14960_2883#" 227 1.02534 14960 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14674_2883#" 394 1.33322 14674 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13524_2883#" 394 0.269602 13524 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13207_2883#" 227 0.728818 13207 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14492_2883#" 1487 369.213 14492 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13494_2530#" 1487 339.516 13494 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x18.X" 2137 326.07 13010 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x18.X" "hgu_sarlogic_flat_0.x4.x34.CLK_N"
node "hgu_sarlogic_flat_0.x4.x17.X" 2140 679.202 12778 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x17.X" "hgu_sarlogic_flat_0.x4.x32.CLK_N"
node "a_10183_2556#" 153 3.35586 10183 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9962_2556#" 153 7.69589 9962 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8644_2556#" 153 8.62824 8644 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8423_2556#" 153 3.49877 8423 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12566_2883#" 227 1.02094 12566 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12280_2883#" 394 0.743866 12280 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11132_2883#" 394 0.269602 11132 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10815_2883#" 227 0.728818 10815 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12098_2883#" 1487 365.796 12098 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11102_2530#" 1487 345.109 11102 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x16.X" 2137 324.91 10618 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x16.X" "hgu_sarlogic_flat_0.x4.x31.CLK_N"
node "hgu_sarlogic_flat_0.x4.x15.X" 2140 516.339 10388 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x4.x29.CLK_N"
node "a_7791_2556#" 153 3.35426 7791 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7570_2556#" 153 7.26684 7570 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6252_2556#" 153 8.69291 6252 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6031_2556#" 153 4.5497 6031 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10176_2883#" 227 0.399566 10176 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9890_2883#" 394 0.789433 9890 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8740_2883#" 394 1.12539 8740 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8423_2883#" 227 0.880063 8423 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9708_2883#" 1487 366.933 9708 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8710_2530#" 1487 372.45 8710 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x14.X" 2137 324.705 8226 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x4.x28.CLK_N"
node "hgu_sarlogic_flat_0.x4.x13.X" 2140 515.726 7996 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x4.x26.CLK_N"
node "a_5397_2556#" 153 3.35085 5397 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5176_2556#" 153 7.26331 5176 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3860_2556#" 153 8.6675 3860 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3639_2556#" 153 4.73389 3639 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7784_2883#" 227 0.399566 7784 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7498_2883#" 394 0.269602 7498 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6348_2883#" 394 1.19574 6348 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6031_2883#" 227 2.34915 6031 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7316_2883#" 1487 342.697 7316 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6318_2530#" 1487 366.342 6318 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x12.X" 2137 391.83 5834 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x12.X" "hgu_sarlogic_flat_0.x4.x25.CLK_N"
node "hgu_sarlogic_flat_0.x4.x11.X" 2140 622.877 5602 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x11.X" "hgu_sarlogic_flat_0.x4.x24.CLK_N"
node "a_3007_2556#" 153 4.07094 3007 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2786_2556#" 153 8.76433 2786 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1468_2556#" 153 7.26331 1468 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1247_2556#" 153 3.40034 1247 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5390_2883#" 227 0.384198 5390 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5104_2883#" 394 0.269602 5104 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3956_2883#" 394 1.66283 3956 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3639_2883#" 227 2.60643 3639 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4922_2883#" 1487 337.763 4922 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3926_2530#" 1487 345.54 3926 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x10.X" 2137 389.95 3442 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x4.x23.CLK_N"
node "hgu_sarlogic_flat_0.x4.x9.X" 2140 730.07 3212 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x21.CLK_N"
node "a_615_2556#" 153 4.307 615 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_394_2556#" 153 8.15391 394 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n924_2556#" 153 7.29005 -924 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1145_2556#" 153 3.35085 -1145 2556 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3000_2883#" 227 1.0792 3000 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2714_2883#" 394 0.872308 2714 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1564_2883#" 394 0.269602 1564 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1247_2883#" 227 0.728818 1247 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2532_2883#" 1487 344.465 2532 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1534_2530#" 1487 339.034 1534 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x8.X" 2137 376.398 1050 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x8.X" "hgu_sarlogic_flat_0.x4.x19.CLK_N"
node "hgu_sarlogic_flat_0.x4.x5.CLK_N" 2140 680.062 820 2556 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6864 472 58958 2878 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x4.x7.X"
node "a_608_2883#" 227 1.17894 608 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_322_2883#" 394 1.41294 322 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n828_2883#" 394 0.269602 -828 2883 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1145_2883#" 227 0.728818 -1145 2883 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_140_2883#" 1487 368.202 140 2883 pdif 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n858_2530#" 1487 340.718 -858 2530 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 2137 602.847 -1342 2035 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18504 1236 0 0 32468 1452 6912 472 27114 1350 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" "hgu_sarlogic_flat_0.x4.x6.X"
node "a_14746_2883#" 1667 373.428 14746 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13065_2708#" 1667 330.899 13065 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12352_2883#" 1667 355.548 12352 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10673_2708#" 1667 330.86 10673 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9962_2883#" 1667 326.546 9962 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8281_2708#" 1667 339.408 8281 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7570_2883#" 1667 326.691 7570 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5889_2708#" 1667 365.033 5889 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5176_2883#" 1667 329.015 5176 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3497_2708#" 1667 365.029 3497 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2786_2883#" 1667 355.199 2786 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1105_2708#" 1667 334.341 1105 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_394_2883#" 1667 356.224 394 2883 pdif 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1287_2708#" 1667 343.546 -1287 2708 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x6.A1" 29887 10778.5 -1079 2530 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 245868 15484 0 0 573723 29196 650622 38214 349216 18824 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x7.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x8.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x9.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x10.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x11.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x12.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x13.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x14.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x15.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x16.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x17.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x18.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x20.A1"
equiv "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x30.X"
node "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 33948 18298.4 -906 1153 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 356118 23142 0 0 373823 17088 947254 58346 646838 31026 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x2.X"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x5.RESET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x19.SET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x21.RESET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x23.SET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x24.RESET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x25.SET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x26.RESET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x28.SET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x29.RESET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x31.SET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x32.RESET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x34.SET_B"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x35.RESET_B"
node "a_3960_3698#" 17681 2135.73 3960 3698 ndif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x27.X" 7913 990.682 3492 3698 ndif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 68283 3316 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x27.X" "hgu_sarlogic_flat_0.x4.x30.A"
node "a_3326_3698#" 4340 558.184 3326 3698 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x22.X" 1814 212.29 3220 3698 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 26044 1250 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x22.X" "hgu_sarlogic_flat_0.x4.x27.A"
node "a_3050_3698#" 1873 295.568 3050 3698 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n424_3698#" 17681 2098.6 -424 3698 ndif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x2.A" 7917 930.016 -892 3698 ndif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 67948 3318 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x2.A" "hgu_sarlogic_flat_0.x4.x3.X"
node "a_n1058_3698#" 4340 509.065 -1058 3698 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x1.X" 1816 196.082 -1164 3698 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 25974 1254 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x3.A"
node "a_n1334_3698#" 1873 276.203 -1334 3698 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19395_4670#" 188 2.71181 19395 4670 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19576_4670#" 1001 166.75 19576 4670 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[7].Q" 1180 355.879 20344 4670 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 21878 1078 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[7].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[7]"
equiv "hgu_sarlogic_flat_0.x5.x1[7].Q" "hgu_sarlogic_flat_0.sar_result[7]"
equiv "hgu_sarlogic_flat_0.x5.x1[7].Q" "sar_result[7]"
node "a_20167_4670#" 1581 259.775 20167 4670 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 1183 114.365 20061 4670 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19694_4952#" 788 1.14589 19694 4952 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19191_4670#" 311 12.0082 19191 4670 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18613_4670#" 186 2.9086 18613 4670 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18819_4670#" 1017 190.646 18819 4670 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19372_5036#" 206 0.740734 19372 5036 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19144_4952#" 672 2.08501 19144 4952 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18923_4952#" 613 0.929351 18923 4952 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17003_4670#" 188 1.77683 17003 4670 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17184_4670#" 1001 157.329 17184 4670 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18589_5036#" 211 0.705112 18589 5036 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18412_4670#" 690 109.171 18412 4670 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19286_4670#" 1580 272.023 19286 4670 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19460_4644#" 3881 486.78 19460 4644 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18973_4644#" 2607 432.922 18973 4644 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_18505_5036#" 1581 281.401 18505 5036 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18679_4644#" 2845 295.755 18679 4644 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18224_4670#" 2762 584.871 18224 4670 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_18058_4670#" 3721 543.989 18058 4670 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[6].Q" 1191 272.54 17952 4670 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 88384 5872 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[6].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[6]"
equiv "hgu_sarlogic_flat_0.x5.x1[6].Q" "hgu_sarlogic_flat_0.sar_result[6]"
equiv "hgu_sarlogic_flat_0.x5.x1[6].Q" "sar_result[6]"
node "a_17775_4670#" 1581 226.756 17775 4670 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 1183 100.67 17669 4670 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17302_4952#" 788 1.21223 17302 4952 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16799_4670#" 311 8.60785 16799 4670 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16221_4670#" 186 1.24328 16221 4670 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16427_4670#" 1017 179.959 16427 4670 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16980_5036#" 206 0.895816 16980 5036 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16752_4952#" 672 2.23267 16752 4952 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16531_4952#" 613 1.95191 16531 4952 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16197_5036#" 211 1.46051 16197 5036 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16020_4670#" 690 102.139 16020 4670 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16894_4670#" 1580 257.107 16894 4670 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17068_4644#" 3881 452.587 17068 4644 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16581_4644#" 2607 367.981 16581 4644 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_16113_5036#" 1581 274.581 16113 5036 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16287_4644#" 2845 298.566 16287 4644 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15832_4670#" 2762 419.763 15832 4670 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_15666_4670#" 3721 590.946 15666 4670 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_19694_5310#" 788 0.0181967 19694 5310 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19372_5310#" 206 0.579462 19372 5310 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[5].Q" 1180 285.49 20344 5310 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 22614 1100 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[5].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[5]"
equiv "hgu_sarlogic_flat_0.x5.x1[5].Q" "hgu_sarlogic_flat_0.sar_result[5]"
equiv "hgu_sarlogic_flat_0.x5.x1[5].Q" "sar_result[5]"
node "hgu_sarlogic_flat_0.x5.x1[5].Q_N" 1183 107.019 20061 5310 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19144_5310#" 672 2.66486 19144 5310 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18923_5310#" 613 1.10022 18923 5310 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18589_5310#" 211 0.0793239 18589 5310 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19576_5676#" 1001 168.342 19576 5676 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19395_5688#" 188 2.72132 19395 5688 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19191_5632#" 311 11.7984 19191 5632 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18819_5676#" 1017 185.982 18819 5676 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17302_5310#" 788 1.2955 17302 5310 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16980_5310#" 206 0.41733 16980 5310 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18613_5688#" 186 2.00327 18613 5688 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18412_5310#" 690 103.533 18412 5310 pdif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[4].Q" 1191 227.662 17952 5310 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 88709 5882 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[4].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[4]"
equiv "hgu_sarlogic_flat_0.x5.x1[4].Q" "hgu_sarlogic_flat_0.sar_result[4]"
equiv "hgu_sarlogic_flat_0.x5.x1[4].Q" "sar_result[4]"
node "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 1183 92.9055 17669 5310 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16752_5310#" 672 1.42681 16752 5310 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16531_5310#" 613 0 16531 5310 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16197_5310#" 211 1.02249 16197 5310 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17184_5676#" 1001 155.705 17184 5676 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17003_5688#" 188 1.9562 17003 5688 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16799_5632#" 311 9.26298 16799 5632 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16427_5676#" 1017 182.574 16427 5676 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16221_5688#" 186 1.41804 16221 5688 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16020_5310#" 690 99.6252 16020 5310 pdif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20167_5326#" 1581 244.86 20167 5326 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19286_5688#" 1580 256.351 19286 5688 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19460_5284#" 3881 451.919 19460 5284 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18973_5510#" 2607 386.018 18973 5510 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_18505_5310#" 1581 266.111 18505 5310 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18679_5284#" 2845 285.64 18679 5284 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18224_5316#" 2762 532.402 18224 5316 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_18058_5316#" 3721 483.004 18058 5316 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_17775_5326#" 1581 219.435 17775 5326 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16894_5688#" 1580 243.776 16894 5688 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17068_5284#" 3881 425.538 17068 5284 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16581_5510#" 2607 327.019 16581 5510 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_16113_5310#" 1581 260.956 16113 5310 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16287_5284#" 2845 275.676 16287 5284 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15832_5316#" 2762 381.965 15832 5316 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_15666_5316#" 3721 532.793 15666 5316 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_19395_5950#" 188 2.66121 19395 5950 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19576_5950#" 1001 168.268 19576 5950 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[3].Q" 1180 303.715 20344 5950 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 22362 1098 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[3]"
equiv "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.sar_result[3]"
equiv "hgu_sarlogic_flat_0.x5.x1[3].Q" "sar_result[3]"
node "a_20167_5950#" 1581 256.413 20167 5950 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[3].Q_N" 1183 111.76 20061 5950 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19694_6232#" 788 0.616346 19694 6232 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19191_5950#" 311 11.7228 19191 5950 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18613_5950#" 186 2.2772 18613 5950 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18819_5950#" 1017 187.799 18819 5950 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19372_6316#" 206 0.495599 19372 6316 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19144_6232#" 672 1.46045 19144 6232 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18923_6232#" 613 1.49867 18923 6232 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17003_5950#" 188 1.93458 17003 5950 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17184_5950#" 1001 156.975 17184 5950 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18589_6316#" 211 0.19934 18589 6316 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18412_5950#" 690 107.071 18412 5950 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19286_5950#" 1580 265.21 19286 5950 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19460_5924#" 3881 463.286 19460 5924 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18973_5924#" 2607 415.536 18973 5924 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_18505_6316#" 1581 276.763 18505 6316 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18679_5924#" 2845 290.821 18679 5924 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18224_5950#" 2762 564.61 18224 5950 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_18058_5950#" 3721 505.458 18058 5950 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[2].Q" 1191 252.035 17952 5950 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 88079 5854 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[2]"
equiv "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.sar_result[2]"
equiv "hgu_sarlogic_flat_0.x5.x1[2].Q" "sar_result[2]"
node "a_17775_5950#" 1581 225.048 17775 5950 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 1183 98.098 17669 5950 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17302_6232#" 788 1.17688 17302 6232 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16799_5950#" 311 9.27182 16799 5950 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16221_5950#" 186 1.29117 16221 5950 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16427_5950#" 1017 181.042 16427 5950 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16980_6316#" 206 0.703458 16980 6316 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16752_6232#" 672 2.26025 16752 6232 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16531_6232#" 613 1.06326 16531 6232 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16197_6316#" 211 1.40624 16197 6316 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16020_5950#" 690 101.613 16020 5950 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12870_6078#" 186 0.886613 12870 6078 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16894_5950#" 1580 253.549 16894 5950 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17068_5924#" 3881 440.893 17068 5924 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16581_5924#" 2607 355.609 16581 5924 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_16113_6316#" 1581 268.164 16113 6316 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16287_5924#" 2845 284.482 16287 5924 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15832_5950#" 2762 411.528 15832 5950 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_15666_5950#" 3721 564.069 15666 5950 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_12494_6078#" 1017 181.791 12494 6078 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12293_6078#" 311 9.89254 12293 6078 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12089_6078#" 188 2.06633 12089 6078 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13072_6078#" 690 96.1671 13072 6078 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12870_6444#" 211 0.333203 12870 6444 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12572_6360#" 613 0.404445 12572 6360 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11719_6078#" 1001 157.617 11719 6078 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12291_6444#" 672 1.09524 12291 6444 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12089_6444#" 206 0.158291 12089 6444 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11813_6360#" 788 0.1451 11813 6360 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10478_6078#" 186 0.696358 10478 6078 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x63.Q_N" 1183 100.18 11436 6078 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12626_6262#" 1581 261.589 12626 6262 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12358_6052#" 2845 290.311 12358 6052 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12154_6052#" 3721 612.194 12154 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_12153_6352#" 2762 419.425 12153 6352 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_11855_6052#" 1580 251.053 11855 6052 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11613_6078#" 2607 387.045 11613 6078 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_11300_6052#" 3881 457.812 11300 6052 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10102_6078#" 1017 179.52 10102 6078 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9901_6078#" 311 9.22608 9901 6078 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9697_6078#" 188 1.91568 9697 6078 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11205_6052#" 1581 224.696 11205 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x60.CLK" 5021 4449.28 8544 2022 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68442 4570 0 0 63234 2616 333583 21822 241106 12094 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x63.Q"
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.D[3]"
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x28.D"
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x29.D"
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.D[3]"
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x5.x1[3].D"
equiv "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[3]"
node "a_10680_6078#" 690 92.6246 10680 6078 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10478_6444#" 211 0 10478 6444 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10180_6360#" 613 0 10180 6360 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9327_6078#" 1001 157.187 9327 6078 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9899_6444#" 672 0.383718 9899 6444 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9697_6444#" 206 0 9697 6444 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9421_6360#" 788 0 9421 6360 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8086_6078#" 186 0.696358 8086 6078 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x60.Q_N" 1183 100.18 9044 6078 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10234_6262#" 1581 255.86 10234 6262 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9966_6052#" 2845 285.904 9966 6052 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9762_6052#" 3721 512.457 9762 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_9761_6352#" 2762 399.93 9761 6352 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_9463_6052#" 1580 248.679 9463 6052 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9221_6078#" 2607 384.793 9221 6078 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_8908_6052#" 3881 456.282 8908 6052 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7710_6078#" 1017 179.52 7710 6078 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7509_6078#" 311 9.22608 7509 6078 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7305_6078#" 188 1.91568 7305 6078 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8813_6052#" 1581 224.696 8813 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x57.CLK" 5019 2865.03 6152 2022 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68442 4570 0 0 63234 2616 323305 21168 235454 11812 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x3.x60.Q"
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x3.D[4]"
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x4.x25.D"
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x4.x26.D"
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x4.D[4]"
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x5.x1[4].D"
equiv "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[4]"
node "a_8288_6078#" 690 92.6246 8288 6078 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8086_6444#" 211 0 8086 6444 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7788_6360#" 613 0 7788 6360 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6935_6078#" 1001 157.187 6935 6078 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7507_6444#" 672 0.383718 7507 6444 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7305_6444#" 206 0 7305 6444 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7029_6360#" 788 0 7029 6360 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5694_6078#" 186 0.696358 5694 6078 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x57.Q_N" 1183 100.18 6652 6078 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7842_6262#" 1581 255.86 7842 6262 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7574_6052#" 2845 285.904 7574 6052 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7370_6052#" 3721 512.526 7370 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_7369_6352#" 2762 399.851 7369 6352 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_7071_6052#" 1580 248.679 7071 6052 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6829_6078#" 2607 384.947 6829 6078 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_6516_6052#" 3881 456.282 6516 6052 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5318_6078#" 1017 179.52 5318 6078 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5117_6078#" 311 9.22608 5117 6078 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4913_6078#" 188 1.91568 4913 6078 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6421_6052#" 1581 224.696 6421 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x54.CLK" 5041 4506.63 3760 2022 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68442 4570 0 0 63234 2616 459253 30928 238138 11952 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x57.Q"
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.D[5]"
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x23.D"
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x24.D"
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.D[5]"
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x5.x1[5].D"
equiv "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[5]"
node "a_5896_6078#" 690 92.6246 5896 6078 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5694_6444#" 211 0 5694 6444 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5396_6360#" 613 0 5396 6360 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4543_6078#" 1001 157.187 4543 6078 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5115_6444#" 672 0.383718 5115 6444 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4913_6444#" 206 0 4913 6444 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4637_6360#" 788 0 4637 6360 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3302_6078#" 186 1.67608 3302 6078 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x54.Q_N" 1183 100.221 4260 6078 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5450_6262#" 1581 255.86 5450 6262 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5182_6052#" 2845 285.904 5182 6052 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4978_6052#" 3721 512.548 4978 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_4977_6352#" 2762 399.943 4977 6352 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_4679_6052#" 1580 248.679 4679 6052 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4437_6078#" 2607 385.017 4437 6078 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_4124_6052#" 3881 458.031 4124 6052 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2926_6078#" 1017 180.141 2926 6078 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2725_6078#" 311 9.22608 2725 6078 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2521_6078#" 188 1.91568 2521 6078 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4029_6052#" 1581 226.013 4029 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x51.CLK" 5042 3560.79 1368 2022 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68442 4570 0 0 63234 2616 471690 31736 233112 11698 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x54.Q"
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.D[6]"
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x19.D"
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x21.D"
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.D[6]"
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x5.x1[6].D"
equiv "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[6]"
node "a_3504_6078#" 690 98.7505 3504 6078 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3302_6444#" 211 0 3302 6444 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3004_6360#" 613 0 3004 6360 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2151_6078#" 1001 157.187 2151 6078 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2723_6444#" 672 0.383718 2723 6444 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2521_6444#" 206 0 2521 6444 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2245_6360#" 788 0 2245 6360 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x51.Q_N" 1183 100.18 1868 6078 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3058_6262#" 1581 262.963 3058 6262 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2790_6052#" 2845 288.603 2790 6052 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2586_6052#" 3721 516.551 2586 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_2585_6352#" 2762 526.829 2585 6352 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_2287_6052#" 1580 249.987 2287 6052 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2045_6078#" 2607 386.939 2045 6078 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_1732_6052#" 3881 465.998 1732 6052 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x51.Q" 4034 5514.46 -1024 2022 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49932 3336 0 0 52372 2242 614565 41874 230142 11566 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.D[7]"
equiv "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.D"
equiv "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x5.D"
equiv "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.D[7]"
equiv "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x5.x1[7].D"
equiv "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x5.sar_logic[7]"
node "a_1637_6052#" 1581 246.516 1637 6052 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19694_6590#" 788 0.618595 19694 6590 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19372_6590#" 206 0.536844 19372 6590 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[1].Q" 1180 278.583 20344 6590 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 21064 1068 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[1].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[1]"
equiv "hgu_sarlogic_flat_0.x5.x1[1].Q" "hgu_sarlogic_flat_0.sar_result[1]"
equiv "hgu_sarlogic_flat_0.x5.x1[1].Q" "sar_result[1]"
node "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 1183 114.348 20061 6590 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19144_6590#" 672 2.90104 19144 6590 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18923_6590#" 613 1.34334 18923 6590 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18589_6590#" 211 0.315226 18589 6590 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19576_6956#" 1001 167.174 19576 6956 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19395_6968#" 188 2.94723 19395 6968 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19191_6912#" 311 12.8908 19191 6912 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18819_6956#" 1017 189.123 18819 6956 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17302_6590#" 788 0.745797 17302 6590 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16980_6590#" 206 0.603031 16980 6590 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18613_6968#" 186 2.63293 18613 6968 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18412_6590#" 690 103.669 18412 6590 pdif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x1[0].Q" 1191 225.23 17952 6590 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21868 1006 88408 5868 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.x5.sar_retimer[0]"
equiv "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.sar_result[0]"
equiv "hgu_sarlogic_flat_0.x5.x1[0].Q" "sar_result[0]"
node "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 1183 97.8909 17669 6590 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16752_6590#" 672 3.21275 16752 6590 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16531_6590#" 613 0.548036 16531 6590 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16197_6590#" 211 1.06976 16197 6590 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17184_6956#" 1001 160.601 17184 6956 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17003_6968#" 188 2.06537 17003 6968 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16799_6912#" 311 10.5176 16799 6912 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16427_6956#" 1017 182.517 16427 6956 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16221_6968#" 186 1.30305 16221 6968 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16020_6590#" 690 101.329 16020 6590 pdif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20167_6606#" 1581 256.031 20167 6606 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19286_6968#" 1580 265.757 19286 6968 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19460_6564#" 3881 469.659 19460 6564 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18973_6790#" 2607 401.237 18973 6790 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_18505_6590#" 1581 275.398 18505 6590 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18679_6564#" 2845 297.002 18679 6564 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18224_6596#" 2762 550.414 18224 6596 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_18058_6596#" 3721 503.531 18058 6596 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_17775_6606#" 1581 219.364 17775 6606 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16894_6968#" 1580 254.658 16894 6968 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17068_6564#" 3881 452.945 17068 6564 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16581_6790#" 2607 345.779 16581 6790 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_16113_6590#" 1581 265.776 16113 6590 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16287_6564#" 2845 287.671 16287 6564 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15832_6596#" 2762 395.639 15832 6596 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_15666_6596#" 3721 561.427 15666 6596 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_12490_6951#" 188 2.07784 12490 6951 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12671_6951#" 1001 159.297 12671 6951 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x63.CLK" 5021 3717.97 10936 2022 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68442 4570 0 0 61602 2644 202102 12338 270166 14040 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x66.Q"
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.D[2]"
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x31.D"
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x32.D"
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.D[2]"
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x5.x1[2].D"
equiv "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[2]"
node "a_13262_6951#" 1581 253.614 13262 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x66.Q_N" 1183 102.239 13156 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12789_7233#" 788 0.390051 12789 7233 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12286_6951#" 311 9.66976 12286 6951 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11708_6951#" 186 1.67608 11708 6951 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11914_6951#" 1017 180.888 11914 6951 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12467_7317#" 206 0.225048 12467 7317 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12239_7233#" 672 1.03201 12239 7233 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12018_7233#" 613 0.233541 12018 7233 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10098_6951#" 188 1.91568 10098 6951 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10279_6951#" 1001 157.187 10279 6951 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11684_7317#" 211 0 11684 7317 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11507_6951#" 690 98.7505 11507 6951 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12381_6951#" 1580 249.55 12381 6951 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12555_6925#" 3881 464.15 12555 6925 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12068_6925#" 2607 389.623 12068 6925 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_11600_7317#" 1581 258.992 11600 7317 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11774_6925#" 2845 281.383 11774 6925 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11319_6951#" 2762 518.881 11319 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_11153_6951#" 3721 509.519 11153 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x66.CLK" 5024 7051.24 11047 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68442 4570 0 0 63234 2616 332799 21556 274552 14272 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x69.Q"
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.D[1]"
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x34.D"
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x35.D"
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.D[1]"
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.x1[1].D"
equiv "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[1]"
node "a_10870_6951#" 1581 221.904 10870 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x69.Q_N" 1183 100.18 10764 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10397_7233#" 788 0 10397 7233 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9894_6951#" 311 9.22608 9894 6951 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9316_6951#" 186 1.67608 9316 6951 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9522_6951#" 1017 180.1 9522 6951 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10075_7317#" 206 0 10075 7317 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9847_7233#" 672 0.383718 9847 7233 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9626_7233#" 613 0 9626 7233 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7706_6951#" 188 1.91568 7706 6951 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7887_6951#" 1001 157.187 7887 6951 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9292_7317#" 211 0 9292 7317 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9115_6951#" 690 98.7505 9115 6951 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9989_6951#" 1580 245.981 9989 6951 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10163_6925#" 3881 445.702 10163 6925 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9676_6925#" 2607 380.247 9676 6925 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_9208_7317#" 1581 258.448 9208 7317 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9382_6925#" 2845 279.651 9382 6925 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8927_6951#" 2762 518.993 8927 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_8761_6951#" 3721 505.763 8761 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x69.CLK" 3104 1285.16 8655 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35154 2346 0 0 42898 1792 244938 17054 49494 3418 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x72.Q"
equiv "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.D[0]"
equiv "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.x1[0].D"
equiv "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.sar_logic[0]"
node "a_8478_6951#" 1581 221.904 8478 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x72.Q_N" 1183 100.18 8372 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8005_7233#" 788 0 8005 7233 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7502_6951#" 311 9.22608 7502 6951 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6924_6951#" 186 1.67608 6924 6951 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7130_6951#" 1017 180.116 7130 6951 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7683_7317#" 206 0 7683 7317 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7455_7233#" 672 0.383718 7455 7233 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7234_7233#" 613 0 7234 7233 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5314_6951#" 188 1.9604 5314 6951 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5495_6951#" 1001 157.328 5495 6951 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6900_7317#" 211 0 6900 7317 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6723_6951#" 690 98.7505 6723 6951 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7597_6951#" 1580 245.981 7597 6951 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7771_6925#" 3881 445.702 7771 6925 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7284_6925#" 2607 380.267 7284 6925 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_6816_7317#" 1581 258.448 6816 7317 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6990_6925#" 2845 279.651 6990 6925 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6535_6951#" 2762 518.739 6535 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_6369_6951#" 3721 505.721 6369 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x72.CLK" 2110 239.375 6263 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18510 1234 0 0 32730 1380 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x72.CLK" "hgu_sarlogic_flat_0.x3.x75.Q"
node "a_6086_6951#" 1581 221.904 6086 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x75.Q_N" 1183 100.18 5980 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5613_7233#" 788 0 5613 7233 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5110_6951#" 311 9.4306 5110 6951 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4532_6951#" 186 2.02285 4532 6951 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4738_6951#" 1017 180.752 4738 6951 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5291_7317#" 206 0 5291 7317 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5063_7233#" 672 0.383718 5063 7233 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4842_7233#" 613 0 4842 7233 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_comp_flat_0.comp_outn" 2587 496.329 -6088 6446 pdif 0 0 0 0 0 0 0 0 11776 624 21504 928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18768 1376 48672 2660 0 0 0 0 0 0 0 0 0 0
node "a_n6292_6446#" 3591 580.937 -6292 6446 pdif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54580 3532 0 0 11356 872 26330 1470 0 0 0 0 0 0 0 0 0 0
node "a_4508_7317#" 211 0 4508 7317 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4331_6951#" 690 263.359 4331 6951 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5205_6951#" 1580 246.203 5205 6951 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5379_6925#" 3881 445.798 5379 6925 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4892_6925#" 2607 379.071 4892 6925 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_4424_7317#" 1581 260.768 4424 7317 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4598_6925#" 2845 280.008 4598 6925 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4143_6951#" 2762 751.397 4143 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_3977_6951#" 3721 887.97 3977 6951 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x75.SET_B" 2967 1018.2 3843 6951 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 36916 1640 53375 3710 9228 584 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x3.x77.Y"
node "hgu_sarlogic_flat_0.x3.x7.X" 10690 11476 1620 6950 ndif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133152 8896 0 0 123860 5322 373656 26084 154384 10168 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x51.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x54.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x57.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x60.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x63.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x66.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x69.D"
equiv "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x72.D"
node "hgu_comp_flat_0.RS_n" 2712 618.667 -6650 6647 p 0 0 0 0 0 0 0 0 9744 452 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31908 2068 0 0 16456 1240 39762 2198 0 0 0 0 0 0 0 0 0 0
node "a_n7216_6420#" 3591 556.039 -7216 6420 p 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54704 3536 0 0 11356 872 26126 1458 0 0 0 0 0 0 0 0 0 0
node "hgu_comp_flat_0.RS_p" 2814 665.848 -6820 6419 p 0 0 0 0 0 0 0 0 9744 452 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34200 2208 0 0 16456 1240 39744 2198 0 0 0 0 0 0 0 0 0 0
node "a_n7678_6446#" 2076 499.993 -7678 6446 pdif 0 0 0 0 0 0 0 0 9744 452 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21384 1356 0 0 14212 1040 33438 1826 0 0 0 0 0 0 0 0 0 0
node "a_n7678_6901#" 414 179.333 -7678 6901 ndif 0 0 0 0 0 0 0 0 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5984 420 7728 428 0 0 0 0 0 0 0 0 0 0
node "a_1454_6950#" 4340 531.885 1454 6950 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x6.X" 1812 204.019 1348 6950 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 26114 1246 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x6.X" "hgu_sarlogic_flat_0.x3.x7.A"
node "a_1178_6950#" 1873 289.024 1178 6950 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x6.A" 3484 3547.5 -7278 6446 pdif 0 0 0 0 0 0 0 0 11776 624 21504 928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 23800 1660 256225 14726 100572 6822 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x3.comparator_out"
equiv "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.comp_result"
equiv "hgu_sarlogic_flat_0.x3.x6.A" "hgu_comp_flat_0.comp_outp"
node "a_14654_7525#" 240 4.26478 14654 7525 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x12.X" 973 80.9855 -1303 7088 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x8.X" 973 75.3831 -1855 7088 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x12.X" 973 81.0648 -3481 7087 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x8.X" 973 75.6046 -4033 7087 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x28.Q" 2108 1796.58 -505 7062 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 346150 23016 219548 10854 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.VDD_SW[3]"
equiv "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.vdd_sw[3]"
equiv "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_cdac_sw_buffer_2.x5.A"
equiv "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_cdac_sw_buffer_2.sar_val<3>"
node "a_n595_7253#" 1873 305.828 -595 7253 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x25.Q" 2099 1641.8 -781 7062 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 282640 18782 219478 10856 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.VDD_SW[4]"
equiv "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.vdd_sw[4]"
equiv "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_cdac_sw_buffer_2.x6.A"
equiv "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_cdac_sw_buffer_2.sar_val<4>"
node "a_n871_7253#" 1873 238.31 -871 7253 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x23.Q" 2091 1676.46 -1057 7062 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 219130 14548 219520 10858 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.VDD_SW[5]"
equiv "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.vdd_sw[5]"
equiv "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_sw_buffer_2.x4.A"
equiv "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_sw_buffer_2.sar_val<5>"
node "a_n1147_7253#" 1873 244.678 -1147 7253 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1473_7088#" 1873 437.272 -1473 7088 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x19.Q" 2083 1673.53 -1609 7062 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 163600 10846 219534 10862 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x19.Q" "hgu_sarlogic_flat_0.x4.VDD_SW[6]"
equiv "hgu_sarlogic_flat_0.x4.x19.Q" "hgu_sarlogic_flat_0.vdd_sw[6]"
equiv "hgu_sarlogic_flat_0.x4.x19.Q" "hgu_cdac_sw_buffer_2.x3.A"
equiv "hgu_sarlogic_flat_0.x4.x19.Q" "hgu_cdac_sw_buffer_2.sar_val<6>"
node "a_n1699_7253#" 1873 236.576 -1699 7253 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2025_7088#" 1873 435.386 -2025 7088 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 2075 1441.3 -2161 7062 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 108760 7190 219464 10862 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.VDD_SW[7]"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.vdd_sw[7]"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.x9.A"
equiv "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.sar_val<7>"
node "a_n2251_7253#" 1873 241.766 -2251 7253 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x29.Q" 2111 2133.56 -2683 7061 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 345970 23004 253736 12490 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.VSS_SW[3]"
equiv "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.vss_sw[3]"
equiv "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_3.x5.A"
equiv "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_3.sar_val<3>"
node "a_n2773_7252#" 1873 252.933 -2773 7252 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x26.Q" 2102 2207.07 -2959 7061 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 282340 18762 254590 12528 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.VSS_SW[4]"
equiv "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.vss_sw[4]"
equiv "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_3.x6.A"
equiv "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_3.sar_val<4>"
node "a_n3049_7252#" 1873 239.555 -3049 7252 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x24.Q" 2093 2182.44 -3235 7061 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 218980 14538 257474 12666 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_sarlogic_flat_0.x4.VSS_SW[5]"
equiv "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_sarlogic_flat_0.vss_sw[5]"
equiv "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_cdac_sw_buffer_3.x4.A"
equiv "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_cdac_sw_buffer_3.sar_val<5>"
node "a_n3325_7252#" 1873 245.78 -3325 7252 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3651_7087#" 1873 437.362 -3651 7087 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x21.Q" 2086 1877.26 -3787 7061 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 163690 10852 260400 12808 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x4.VSS_SW[6]"
equiv "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.vss_sw[6]"
equiv "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_cdac_sw_buffer_3.x3.A"
equiv "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_cdac_sw_buffer_3.sar_val<6>"
node "a_n3877_7252#" 1873 236.804 -3877 7252 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n4203_7087#" 1873 435.897 -4203 7087 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x4.x5.Q" 2077 2737.32 -4339 7061 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18384 1180 0 0 26756 1292 103462 6878 249352 12216 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.VSS_SW[7]"
equiv "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.vss_sw[7]"
equiv "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_3.x9.A"
equiv "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_3.sar_val<7>"
node "a_n4429_7252#" 1873 261.394 -4429 7252 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14654_7663#" 240 1.02581 14654 7663 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14566_7525#" 837 179.469 14566 7525 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_14726_7663#" 837 164.774 14726 7663 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_14654_7801#" 240 1.38261 14654 7801 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14654_7939#" 240 0.808738 14654 7939 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14566_7801#" 837 109.426 14566 7801 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12871_7824#" 186 2.26091 12871 7824 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14726_7939#" 837 112.786 14726 7939 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_14654_8077#" 240 0.756996 14654 8077 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14654_8215#" 240 0.710211 14654 8215 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12495_7824#" 1017 182.52 12495 7824 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12294_7824#" 311 9.91198 12294 7824 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12090_7824#" 188 1.68421 12090 7824 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14566_8077#" 837 103.541 14566 8077 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_13073_7824#" 690 101.658 13073 7824 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12871_8190#" 211 0.333445 12871 8190 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12573_8106#" 613 0.391147 12573 8106 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11720_7824#" 1001 147.859 11720 7824 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12292_8190#" 672 1.07428 12292 8190 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12090_8190#" 206 0.158437 12090 8190 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11814_8106#" 788 0.147949 11814 8106 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10479_7824#" 186 1.67608 10479 7824 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x39.Q_N" 2992 1226.99 11437 7824 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 48368 3336 28164 1932 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x39.Q_N" "hgu_sarlogic_flat_0.x3.x66.SET_B"
node "a_12627_8008#" 1581 260.891 12627 8008 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12359_7798#" 2845 278.614 12359 7798 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12155_7798#" 3721 582.609 12155 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_12154_8098#" 2762 536.863 12154 8098 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_11856_7798#" 1580 238.011 11856 7798 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11614_7824#" 2607 318.4 11614 7824 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_11301_7798#" 3881 424.525 11301 7798 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10103_7824#" 1017 180.153 10103 7824 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9902_7824#" 311 9.22608 9902 7824 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9698_7824#" 188 1.5543 9698 7824 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11206_7798#" 1581 206.714 11206 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10681_7824#" 690 98.353 10681 7824 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10479_8190#" 211 0 10479 8190 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10181_8106#" 613 0 10181 8106 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9328_7824#" 1001 147.152 9328 7824 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9900_8190#" 672 0.383718 9900 8190 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9698_8190#" 206 0 9698 8190 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9422_8106#" 788 0 9422 8106 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8087_7824#" 186 1.67608 8087 7824 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x42.Q_N" 2992 1221.31 9045 7824 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 47810 3312 28164 1932 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x69.SET_B"
node "a_10235_8008#" 1581 255.218 10235 8008 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9967_7798#" 2845 274.559 9967 7798 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9763_7798#" 3721 484.029 9763 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_9762_8098#" 2762 514.623 9762 8098 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_9464_7798#" 1580 235.65 9464 7798 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9222_7824#" 2607 316.151 9222 7824 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_8909_7798#" 3881 423.052 8909 7798 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7711_7824#" 1017 180.153 7711 7824 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7510_7824#" 311 9.22608 7510 7824 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7306_7824#" 188 1.5713 7306 7824 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8814_7798#" 1581 205.36 8814 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8289_7824#" 690 98.353 8289 7824 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8087_8190#" 211 0 8087 8190 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7789_8106#" 613 0 7789 8106 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6936_7824#" 1001 147.352 6936 7824 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7508_8190#" 672 0.383718 7508 8190 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7306_8190#" 206 0 7306 8190 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7030_8106#" 788 0 7030 8106 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5695_7824#" 186 1.67608 5695 7824 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x45.Q_N" 2992 1217.75 6653 7824 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 47924 3318 28108 1928 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x72.SET_B"
node "a_7843_8008#" 1581 255.218 7843 8008 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7575_7798#" 2845 274.559 7575 7798 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7371_7798#" 3721 484.008 7371 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_7370_8098#" 2762 514.679 7370 8098 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_7072_7798#" 1580 235.748 7072 7798 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6830_7824#" 2607 316.238 6830 7824 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_6517_7798#" 3881 423.109 6517 7798 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5319_7824#" 1017 180.153 5319 7824 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5118_7824#" 311 9.22608 5118 7824 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4914_7824#" 188 1.91568 4914 7824 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6422_7798#" 1581 210.888 6422 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5897_7824#" 690 98.353 5897 7824 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5695_8190#" 211 0 5695 8190 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5397_8106#" 613 0 5397 8106 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4544_7824#" 1001 157.187 4544 7824 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5116_8190#" 672 0.383718 5116 8190 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4914_8190#" 206 0 4914 8190 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4638_8106#" 788 0 4638 8106 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x48.Q_N" 1183 100.044 4261 7824 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5451_8008#" 1581 255.218 5451 8008 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5183_7798#" 2845 274.559 5183 7798 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4979_7798#" 3721 485.556 4979 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_4978_8098#" 2762 514.673 4978 8098 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_4680_7798#" 1580 243.281 4680 7798 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4438_7824#" 2607 372.754 4438 7824 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_4125_7798#" 3881 442.728 4125 7798 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7660_7467#" 9614 2806.81 -7660 7467 ndif 0 0 0 0 0 0 0 0 166800 6868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91936 6292 204792 11348 0 0 0 0 0 0 0 0 0 0
node "hgu_tah_0.vin" 10588 983.14 -50528 5273 pdif 0 0 0 0 0 0 0 0 72600 2464 145200 4664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113288 6936 207868 9632 18396 544 22120 596 65024 1020 179032 1756 0 0
equiv "hgu_tah_0.vin" "vin"
node "hgu_tah_0.tah_vn" 32478 108630 -50620 5273 pdif 0 0 0 0 0 0 0 0 177100 6144 354200 11644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84996 5640 0 0 285464 17540 530462 23320 36191 1544 42199684 1368406 43461755 1379824 24406210 150112 0 0
equiv "hgu_tah_0.tah_vn" "hgu_comp_flat_0.cdac_vn"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_unit_1.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<3:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<1:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<7:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<63:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<31:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.tah<15:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<3:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<1:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<7:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<63:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<31:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.tah<15:0>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<5>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.tb<6>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.tb<5>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.tb<4>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.tb<3>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.tb<2>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.tb<1>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<6>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<4>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<3>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<2>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<1>"
equiv "hgu_tah_0.tah_vn" "hgu_cdac_half_0.t<0>"
node "hgu_cdac_sw_buffer_2.x7.X" 973 118.776 -657 7728 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x7.X" 973 118.775 -2835 7727 pdif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20786 1024 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n607_7947#" 1873 520.088 -607 7947 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1209_7728#" 4340 574.268 -1209 7728 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x4.X" 1836 321.832 -1208 7964 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31320 1352 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_sw_buffer_2.x2.A"
node "a_n1749_7728#" 4340 544.657 -1749 7728 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x1.A" 1836 256.455 -1749 7088 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31778 1376 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_2.x3.X"
node "a_n2301_7728#" 4340 525.103 -2301 7728 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x9.X" 1836 298.113 -2301 7088 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31809 1378 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_2.x10.A"
node "a_n2785_7946#" 1873 469.158 -2785 7946 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3387_7727#" 4340 574.996 -3387 7727 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x4.X" 1836 325.07 -3386 7963 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31320 1352 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x2.A"
node "a_n3927_7727#" 4340 543.944 -3927 7727 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x1.A" 1836 256.834 -3927 7087 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31778 1376 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x3.X"
node "a_n4479_7727#" 4340 569.076 -4479 7727 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x9.X" 1836 432.5 -4479 7087 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 24434 1272 6656 464 31809 1378 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_3.x9.X" "hgu_cdac_sw_buffer_3.x10.A"
node "a_4030_7798#" 1581 225.019 4030 7798 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2036_7824#" 17681 2052.04 2036 7824 ndif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x3.X" 7906 931.071 1588 7824 ndif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 67476 3274 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x3.x4.A"
node "a_1422_7824#" 4340 510.646 1422 7824 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x1.X" 1815 202.647 1316 7824 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 26009 1252 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x3.x3.A"
node "a_1146_7824#" 1873 282.439 1146 7824 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14726_8215#" 837 109.708 14726 8215 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_14654_8353#" 240 0.66855 14654 8353 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14654_8491#" 240 1.13656 14654 8491 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7760_6349#" 5008 1364.86 -7760 6349 p 0 0 0 0 0 0 0 0 11776 624 31248 1380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25812 1656 0 0 33558 2314 65812 3548 65656 4380 129632 4424 0 0 0 0 0 0
node "hgu_comp_flat_0.Q" 4312 757.654 -6412 7789 ndif 0 0 0 0 0 0 0 0 64400 2644 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42432 2904 102806 5898 0 0 0 0 0 0 0 0 0 0
node "hgu_comp_flat_0.P" 4312 752.132 -7568 7467 ndif 0 0 0 0 0 0 0 0 64400 2644 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42432 2904 102650 5890 0 0 0 0 0 0 0 0 0 0
node "a_n7766_6446#" 4901 1302.23 -7766 6446 pdif 0 0 0 0 0 0 0 0 11776 624 31248 1380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23832 1524 0 0 33558 2314 64340 3464 65712 4384 129632 4424 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 4500 811.35 -54586 6595 ndif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109054 3594 0 0 44828 2230 20116 950 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "hgu_vgen_vref_0.phi2_n"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 4483 1466.74 -55138 6595 ndif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88692 3216 0 0 45569 2254 47848 2672 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.phi2"
node "a_n54752_6595#" 4340 547.564 -54752 6595 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55304_6595#" 4340 501.421 -55304 6595 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 2963 532.338 -55733 6595 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36774 2342 0 0 39828 1696 24036 1092 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.A"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.A"
node "a_n53014_7459#" 289 1.95151 -53014 7459 ndif 0 0 0 0 0 0 0 0 7020 368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 1963 588.876 -55821 7139 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 39800 1324 6656 464 37800 1538 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.X"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 1999 336.694 -52960 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19152 1188 0 0 34045 1382 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.B"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 1986 324.973 -53268 7113 p 0 0 0 0 0 0 0 0 6760 364 10800 508 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 48348 1704 17626 982 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.Y"
node "a_n53364_7371#" 1466 228.624 -53364 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 43045 1576 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53551_7113#" 1955 203.272 -53551 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 34234 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53647_7371#" 1464 202.274 -53647 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 35273 1418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53834_7113#" 1960 200.888 -53834 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 33010 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53930_7371#" 1463 209.165 -53930 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 36225 1434 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 1925 240.306 -54188 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 55056 1352 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.X"
node "a_n54284_7371#" 1466 230.68 -54284 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 43045 1576 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54471_7113#" 1955 202.199 -54471 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 34234 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54567_7371#" 1464 200.902 -54567 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 35273 1418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54754_7113#" 1960 201.979 -54754 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 33010 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54850_7371#" 1463 222.337 -54850 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 36225 1434 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 1925 258.118 -55108 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 55056 1352 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.A"
node "a_n55204_7371#" 1466 248.097 -55204 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 43045 1576 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55391_7113#" 1955 219.957 -55391 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 34234 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55487_7371#" 1464 217.468 -55487 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 35273 1418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55674_7113#" 1960 227.588 -55674 7113 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 33010 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55770_7371#" 1463 240.891 -55770 7371 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 36225 1434 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53010_7683#" 289 1.98557 -53010 7683 ndif 0 0 0 0 0 0 0 0 7020 368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 1829 729.062 -52956 7657 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37644 2356 0 0 16086 934 19792 988 20370 1228 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.A"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.clk"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 2970 1153.66 -55457 6595 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37170 2354 0 0 34038 1546 98339 5684 42040 2728 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.Y"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.A"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 1986 467.83 -53268 7657 p 0 0 0 0 0 0 0 0 6760 364 10800 508 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 48348 1704 16517 972 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.Y"
node "a_n53364_7835#" 1466 290.7 -53364 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 43045 1576 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53551_7657#" 1955 213.998 -53551 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 34234 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53647_7835#" 1464 214.88 -53647 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 35273 1418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53834_7657#" 1960 211.562 -53834 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 33010 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53930_7835#" 1463 221.784 -53930 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 36225 1434 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 1925 256.372 -54188 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 55056 1352 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.X"
node "a_n54284_7835#" 1466 245.054 -54284 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 43045 1576 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54471_7657#" 1955 213.102 -54471 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 34234 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54567_7835#" 1464 213.437 -54567 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 35273 1418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54754_7657#" 1960 211.67 -54754 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 33010 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n54850_7835#" 1463 225.198 -54850 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 36225 1434 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 1925 258.118 -55108 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 55056 1352 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.A"
node "a_n55204_7835#" 1466 248.083 -55204 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 43045 1576 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55391_7657#" 1955 219.934 -55391 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 34234 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55487_7835#" 1464 217.463 -55487 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 35273 1418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55674_7657#" 1960 227.565 -55674 7657 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18822 1178 0 0 33010 1204 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n55770_7835#" 1463 240.888 -55770 7835 p 0 0 0 0 0 0 0 0 4368 272 4368 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 36225 1434 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14566_8353#" 837 115.892 14566 8353 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_20464_8538#" 1397 308.215 20464 8538 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x2.x2.floating" 216 6433.73 19812 8675 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 851 10909.2 18868 8675 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" "hgu_sarlogic_flat_0.x5.x2.x3[1].floating"
node "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 1999 21662.1 16318 8675 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" "hgu_sarlogic_flat_0.x5.x2.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" "hgu_sarlogic_flat_0.x5.x2.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" "hgu_sarlogic_flat_0.x5.x2.x4[3].floating"
node "hgu_sarlogic_flat_0.x5.x2.x7.floating" 216 5897.86 15586 8675 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "a_12491_8513#" 188 2.15221 12491 8513 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12672_8513#" 1001 160.505 12672 8513 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x3.X" 9496 8707.15 15660 4837 p 0 0 0 0 0 0 0 0 7020 368 10800 508 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 148080 9872 0 0 93934 4238 234524 16600 151972 10332 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[7].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[6].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[5].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[4].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[3].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[2].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[1].CLK"
equiv "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[0].CLK"
node "hgu_sarlogic_flat_0.x5.x2.x2.SW" 344 3752.42 19764 8587 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 194359 11082 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.code[0]"
equiv "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.delay_code[0]"
equiv "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.retimer_delay_code[0]"
node "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 811 1919.91 18908 8587 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 171356 9498 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.code[1]"
equiv "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.delay_code[1]"
equiv "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.retimer_delay_code[1]"
equiv "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "retimer_delay_code[1]"
node "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 1729 1962.24 16358 8587 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 155932 6958 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.code[2]"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.delay_code[2]"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.retimer_delay_code[2]"
equiv "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "retimer_delay_code[2]"
node "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 6624 572.133 15965 8876 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[6].floating"
node "hgu_sarlogic_flat_0.x5.x2.x6.floating" 327 404.508 15233 8873 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x36.Q" 6163 2802.29 5985 2708 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78540 5248 0 0 98428 5386 238523 16106 240668 14106 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x36.Q" "hgu_sarlogic_flat_0.x3.x39.D"
equiv "hgu_sarlogic_flat_0.x3.x36.Q" "hgu_sarlogic_flat_0.x3.check[3]"
equiv "hgu_sarlogic_flat_0.x3.x36.Q" "hgu_sarlogic_flat_0.x4.x12.S"
equiv "hgu_sarlogic_flat_0.x3.x36.Q" "hgu_sarlogic_flat_0.x4.x13.S"
equiv "hgu_sarlogic_flat_0.x3.x36.Q" "hgu_sarlogic_flat_0.x4.check[3]"
node "a_20768_8628#" 2411 358.829 20768 8628 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35202 2150 0 0 23562 1422 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x3.A" 2439 587.003 20376 8676 ndif 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45144 2648 0 0 13754 994 27250 1502 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.OUT"
node "a_20464_8879#" 2184 275.415 20464 8879 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "a_13263_8513#" 1581 255.916 13263 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x36.Q_N" 2997 1280.95 11951 6194 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 44474 3058 85498 5172 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x36.Q_N" "hgu_sarlogic_flat_0.x3.x63.SET_B"
node "a_12790_8795#" 788 0.707585 12790 8795 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12287_8513#" 311 9.88796 12287 8513 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11709_8513#" 186 1.67608 11709 8513 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11915_8513#" 1017 181.081 11915 8513 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12468_8879#" 206 0.274219 12468 8879 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12240_8795#" 672 1.14449 12240 8795 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12019_8795#" 613 0.258103 12019 8795 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10099_8513#" 188 1.91568 10099 8513 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10280_8513#" 1001 157.187 10280 8513 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11685_8879#" 211 0 11685 8879 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11508_8513#" 690 98.671 11508 8513 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12382_8513#" 1580 249.823 12382 8513 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12556_8487#" 3881 459.382 12556 8487 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12069_8487#" 2607 386.251 12069 8487 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_11601_8879#" 1581 257.34 11601 8879 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11775_8487#" 2845 278.324 11775 8487 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11320_8513#" 2762 516.996 11320 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_11154_8513#" 3721 487.39 11154 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x33.Q" 6161 5571.2 3593 2708 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78540 5248 0 0 98428 5386 229997 15926 228190 13060 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x36.D"
equiv "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.check[4]"
equiv "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x10.S"
equiv "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x11.S"
equiv "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.check[4]"
node "a_10871_8513#" 1581 209.505 10871 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x33.Q_N" 2997 1248.13 9559 6194 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 44502 3060 85465 5170 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x60.SET_B"
node "a_10398_8795#" 788 0 10398 8795 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9895_8513#" 311 9.22608 9895 8513 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9317_8513#" 186 1.67608 9317 8513 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9523_8513#" 1017 180.153 9523 8513 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10076_8879#" 206 0 10076 8879 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9848_8795#" 672 0.383718 9848 8795 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9627_8795#" 613 0 9627 8795 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7707_8513#" 188 1.91568 7707 8513 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7888_8513#" 1001 157.187 7888 8513 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9293_8879#" 211 0 9293 8879 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9116_8513#" 690 98.671 9116 8513 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9990_8513#" 1580 244.087 9990 8513 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10164_8487#" 3881 435.025 10164 8487 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9677_8487#" 2607 372.641 9677 8487 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_9209_8879#" 1581 256.751 9209 8879 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9383_8487#" 2845 276.108 9383 8487 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8928_8513#" 2762 514.637 8928 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_8762_8513#" 3721 483.465 8762 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x30.Q" 6151 3062.73 1201 2708 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78540 5248 0 0 98428 5386 315043 15892 220646 12642 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x30.Q" "hgu_sarlogic_flat_0.x3.x33.D"
equiv "hgu_sarlogic_flat_0.x3.x30.Q" "hgu_sarlogic_flat_0.x3.check[5]"
equiv "hgu_sarlogic_flat_0.x3.x30.Q" "hgu_sarlogic_flat_0.x4.x8.S"
equiv "hgu_sarlogic_flat_0.x3.x30.Q" "hgu_sarlogic_flat_0.x4.x9.S"
equiv "hgu_sarlogic_flat_0.x3.x30.Q" "hgu_sarlogic_flat_0.x4.check[5]"
node "a_8479_8513#" 1581 207.004 8479 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x30.Q_N" 2997 1256.91 7167 6194 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 44844 3070 86533 5224 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.x57.SET_B"
node "a_8006_8795#" 788 0 8006 8795 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7503_8513#" 311 9.22608 7503 8513 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6925_8513#" 186 1.67608 6925 8513 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7131_8513#" 1017 180.153 7131 8513 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7684_8879#" 206 0 7684 8879 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7456_8795#" 672 0.383718 7456 8795 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7235_8795#" 613 0 7235 8795 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5315_8513#" 188 1.91568 5315 8513 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5496_8513#" 1001 157.187 5496 8513 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6901_8879#" 211 0 6901 8879 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6724_8513#" 690 98.671 6724 8513 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7598_8513#" 1580 244.087 7598 8513 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7772_8487#" 3881 434.653 7772 8487 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7285_8487#" 2607 372.666 7285 8487 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_6817_8879#" 1581 256.756 6817 8879 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6991_8487#" 2845 276.113 6991 8487 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6536_8513#" 2762 514.39 6536 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_6370_8513#" 3721 483.526 6370 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x27.Q" 6160 2545.01 -1191 2708 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78540 5248 0 0 98462 5388 232635 15898 208564 12158 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x30.D"
equiv "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.check[6]"
equiv "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x6.S"
equiv "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x7.S"
equiv "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.check[6]"
node "a_6087_8513#" 1581 207.294 6087 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x27.Q_N" 2997 1247.82 4775 6194 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 45095 3078 86685 5226 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x54.SET_B"
node "a_5614_8795#" 788 0 5614 8795 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5111_8513#" 311 9.22608 5111 8513 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4533_8513#" 186 1.67608 4533 8513 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4739_8513#" 1017 180.153 4739 8513 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5292_8879#" 206 0 5292 8879 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5064_8795#" 672 0.383718 5064 8795 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4843_8795#" 613 0 4843 8795 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2923_8513#" 188 1.91568 2923 8513 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3104_8513#" 1001 157.187 3104 8513 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4509_8879#" 211 0 4509 8879 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4332_8513#" 690 98.671 4332 8513 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5206_8513#" 1580 244.087 5206 8513 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5380_8487#" 3881 434.828 5380 8487 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4893_8487#" 2607 372.51 4893 8487 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_4425_8879#" 1581 256.756 4425 8879 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4599_8487#" 2845 274.888 4599 8487 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4144_8513#" 2762 513.305 4144 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_3978_8513#" 3721 480.82 3978 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x20.Q" 2030 242.627 3872 8513 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 32036 1418 15402 1072 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x20.Q" "hgu_sarlogic_flat_0.x3.x27.D"
node "a_3695_8513#" 1581 219.822 3695 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x20.Q_N" 2999 1243.9 2383 6194 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 32308 1608 46340 3164 77645 5384 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.x51.SET_B"
node "a_3222_8795#" 788 0 3222 8795 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2719_8513#" 311 9.22608 2719 8513 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2141_8513#" 186 1.67608 2141 8513 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2347_8513#" 1017 180.153 2347 8513 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2900_8879#" 206 0 2900 8879 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2672_8795#" 672 0.383718 2672 8795 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2451_8795#" 613 0 2451 8795 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6526_6819#" 4274 1551.79 -6526 6819 p 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64248 4240 0 0 13600 1072 33758 1886 59304 4016 0 0 0 0 0 0 0 0
node "a_n6676_7789#" 3826 428.268 -6676 7789 ndif 0 0 0 0 0 0 0 0 11600 516 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50144 3244 0 0 18700 1372 38270 2062 23508 1292 0 0 0 0 0 0 0 0
node "a_n6994_7879#" 3826 351.788 -6994 7879 p 0 0 0 0 0 0 0 0 11600 516 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49884 3236 0 0 18632 1368 38270 2062 24332 1324 0 0 0 0 0 0 0 0
node "a_n7390_7871#" 4274 1501.29 -7390 7871 p 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64248 4240 0 0 13600 1072 33826 1890 59320 4016 0 0 0 0 0 0 0 0
node "a_2117_8879#" 211 0.0185843 2117 8879 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1940_8513#" 690 98.7012 1940 8513 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2219_8368#" 17681 2152.26 -2219 8368 ndif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_2.x11.A" 7888 1148.82 -2249 8342 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 61716 3066 6656 464 31768 1372 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_2.x11.A" "hgu_cdac_sw_buffer_2.x10.X"
node "a_n4397_8367#" 17681 2144.75 -4397 8367 ndif 0 0 0 0 0 0 0 0 21060 1104 32400 1524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284916 17032 0 0 140570 6370 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x11.A" 7888 1208.54 -4427 8341 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104940 6384 0 0 61716 3066 6656 464 31768 1372 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_3.x11.A" "hgu_cdac_sw_buffer_3.x10.X"
node "a_2814_8513#" 1580 242.431 2814 8513 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2988_8487#" 3881 428.855 2988 8487 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2501_8487#" 2607 369.7 2501 8487 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_2033_8879#" 1581 256.768 2033 8879 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x4.X" 30797 16514.7 2014 6234 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 294084 19200 0 0 324403 15184 431375 29738 504473 34454 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x20.SET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x27.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x30.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x33.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x36.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x39.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x42.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x45.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x48.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x51.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x54.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x57.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x60.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x63.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x66.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x69.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x72.RESET_B"
equiv "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x75.RESET_B"
node "a_2207_8487#" 2845 273.939 2207 8487 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1752_8513#" 2762 516.57 1752 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_1586_8513#" 3721 543.046 1586 8513 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 8748 1519.75 14679 9328 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x8.output_stack"
node "hgu_sarlogic_flat_0.x5.x2.x6.SW" 1695 306.016 14319 9005 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x5.x2.x11.Y"
node "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 5012 593.835 14211 9005 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x10.Y"
node "hgu_sarlogic_flat_0.x5.x2.x7.SW" 1282 1070.36 14371 8979 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27072 1704 0 0 5412 428 50547 2410 62966 2812 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.x5.x2.x11.A"
equiv "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.x5.x2.code_offset"
equiv "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.x5.delay_offset"
equiv "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.retimer_eob_delay_offset"
equiv "hgu_sarlogic_flat_0.x5.x2.x7.SW" "retimer_delay_offset"
node "hgu_sarlogic_flat_0.x5.x2.x10.A" 807 272.299 14125 9157 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x5.x2.x10.A" "hgu_sarlogic_flat_0.x5.x2.code[3]"
equiv "hgu_sarlogic_flat_0.x5.x2.x10.A" "hgu_sarlogic_flat_0.x5.delay_code[3]"
equiv "hgu_sarlogic_flat_0.x5.x2.x10.A" "hgu_sarlogic_flat_0.retimer_delay_code[3]"
equiv "hgu_sarlogic_flat_0.x5.x2.x10.A" "retimer_delay_code[3]"
node "a_4402_9386#" 188 4.37013 4402 9386 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14591_9328#" 1308 16.5886 14591 9328 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_14679_9466#" 1308 40.9309 14679 9466 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_4196_9386#" 186 5.6304 4196 9386 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3518_9386#" 170 1.81961 3518 9386 ndif 0 0 0 0 0 0 0 0 6288 322 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14591_9604#" 1308 85.6173 14591 9604 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3313_9386#" 188 3.72281 3313 9386 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4401_9752#" 477 0 4401 9752 pdif 0 0 0 0 0 0 0 0 0 0 7788 388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3898_9386#" 2451 115.474 3898 9386 ndif 0 0 0 0 0 0 0 0 10128 576 10152 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39164 2356 11440 796 0 0 0 0 0 0 0 0 0 0
node "a_3783_9360#" 1708 228.705 3783 9360 p 0 0 0 0 0 0 0 0 4536 276 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21558 1318 0 0 15784 972 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4173_9684#" 601 0 4173 9684 pdif 0 0 0 0 0 0 0 0 0 0 13160 532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 7149 4314.33 4448 9492 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95184 6360 0 0 106890 5826 347537 24088 246289 14248 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x45.Q"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x48.D"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.check[0]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x18.S"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x20.S"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.check[0]"
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 2087 608.5 3978 7824 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17334 1158 0 0 28869 1398 6656 464 52643 3168 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "hgu_sarlogic_flat_0.x3.x48.Q"
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 2101 1140.21 3787 9629 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40289 2686 0 0 7018 358 88389 6316 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.x3.sel_bit[1]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.sel_bit[1]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "sel_bit[1]"
node "a_3494_9752#" 499 0 3494 9752 pdif 0 0 0 0 0 0 0 0 0 0 11020 466 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3408_9386#" 2468 184.599 3408 9386 ndif 0 0 0 0 0 0 0 0 10128 576 10152 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40948 2456 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3309_9708#" 444 0.202898 3309 9708 pdif 0 0 0 0 0 0 0 0 0 0 8428 398 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x5.X" 12556 12600.7 1580 8680 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 166590 11106 0 0 126946 5724 430551 29310 203668 13514 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x20.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x27.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x30.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x33.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x36.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x39.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x42.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x45.CLK"
equiv "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x48.CLK"
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 7118 3431.69 3595 9360 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97086 6422 0 0 108492 5806 302757 20838 245953 14256 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x3.x42.Q"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x3.x45.D"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x3.check[1]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x4.x16.S"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x4.x17.S"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x4.check[1]"
node "a_3378_9360#" 2661 369.293 3378 9360 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32184 2088 0 0 58116 2920 26896 1900 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 3119 533.849 3356 9588 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58686 3838 0 0 14690 962 105806 7494 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.sel_bit[0]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.sel_bit[0]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "sel_bit[0]"
node "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 7150 5396.51 3260 9538 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95184 6360 0 0 110528 5930 334262 23200 257973 14710 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x39.Q"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x42.D"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.check[2]"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x14.S"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x15.S"
equiv "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.check[2]"
node "a_2914_9360#" 3784 474.989 2914 9360 p 0 0 0 0 0 0 0 0 4620 278 5832 324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72384 4228 0 0 31798 1870 16592 1164 0 0 0 0 0 0 0 0 0 0
node "a_1863_9386#" 4340 519.156 1863 9386 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x3.x2.X" 1821 196.699 1757 9386 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18018 1166 0 0 25764 1266 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x3.x5.A"
node "a_1587_9386#" 1873 278.509 1587 9386 ndif 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 23518 1394 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14679_9742#" 1308 32.7101 14679 9742 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_tah_0.vip" 10588 979.28 -50528 7718 ndif 0 0 0 0 0 0 0 0 72600 2464 145200 4664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113288 6936 207868 9632 18396 544 22120 596 65024 1020 179032 1756 0 0
equiv "hgu_tah_0.vip" "vip"
node "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 32478 107499 -50620 7718 ndif 0 0 0 0 0 0 0 0 177100 6144 354200 11644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84996 5640 0 0 285464 17540 535898 23490 34223 1496 42200764 1368442 43466568 1379916 24405154 150110 0 0
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<3:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<1:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<7:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<63:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<31:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.tah<15:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<3:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<1:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<7:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<63:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<31:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.tah<15:0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<5>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.tb<6>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.tb<5>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.tb<4>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.tb<3>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.tb<2>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.tb<1>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<6>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<4>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<3>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<2>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<1>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.t<0>"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_tah_0.tah_vp"
equiv "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_comp_flat_0.cdac_vp"
node "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 3873 909675 -53961 6558 ndif 0 0 0 0 0 0 0 0 17400 948 17400 948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73938 3270 64547 2302 556057 8894 550908575 490990 53655266 335852 0 0 0 0
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.mimbot1"
node "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 4178 50862 -53481 6558 ndif 0 0 0 0 0 0 0 0 17400 948 17400 948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93125 4722 96385 3338 327692 7002 34841245 293116 529633032 477052 0 0 0 0
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.mimtop1"
node "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 2442 1.31483e+06 -53846 8326 pdif 0 0 0 0 0 0 0 0 11600 632 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73809 3108 48223 1244 433506 6198 34829089 292958 529181632 477432 0 0 0 0
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,4].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,3].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,2].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,1].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,0].mimcap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.mimtop2"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 5061 1080.94 -54586 8227 pdif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158718 5114 0 0 44998 2240 18847 896 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "hgu_vgen_vref_0.phi1_n"
node "a_n54752_8227#" 4340 545.684 -54752 8227 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 2968 1527.13 -55457 8227 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36906 2346 0 0 33770 1538 107627 5582 35517 2264 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.A"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.A"
node "a_n55304_8227#" 4340 500.802 -55304 8227 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69042 4258 0 0 29324 1488 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 2963 497.292 -55733 8227 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36774 2342 0 0 39828 1696 14644 724 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.A"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.A"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 1964 587.62 -55821 7683 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 39894 1328 6752 468 37840 1540 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.X"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 4921 1814.12 -55138 8227 pdif 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127702 4422 0 0 44892 2230 42895 2522 0 0 0 0 0 0 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.phi1"
node "a_14591_9880#" 1308 80.961 14591 9880 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16088_10322#" 1308 81.5002 16088 10322 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9379_10322#" 1308 25.888 9379 10322 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16000_10460#" 1308 31.9626 16000 10460 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9291_10460#" 1308 23.312 9291 10460 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16088_10598#" 1308 81.5002 16088 10598 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9379_10598#" 1308 18.0187 9379 10598 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n7022_10334#" 1308 90.9016 -7022 10334 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_1382_10641#" 153 10.5219 1382 10641 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1161_10641#" 153 4.7387 1161 10641 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16000_10736#" 1308 40.1834 16000 10736 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9291_10736#" 1308 34.8496 9291 10736 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16088_10874#" 1308 14.7396 16088 10874 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9379_10874#" 1308 8.95136 9379 10874 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_2323_10792#" 2536 527.267 2323 10792 p 0 0 0 0 0 0 0 0 4872 284 22040 876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17676 1152 0 0 18564 1296 46816 2090 0 0 0 0 0 0 0 0 0 0
node "a_555_10641#" 153 8.14879 555 10641 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_334_10641#" 153 3.88365 334 10641 ndif 0 0 0 0 0 0 0 0 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1478_10968#" 394 1.41124 1478 10968 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1161_10968#" 227 1.73674 1161 10968 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1448_10615#" 1487 428.945 1448 10615 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6934_10472#" 1308 31.9626 -6934 10472 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n7022_10610#" 1308 81.5002 -7022 10610 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_651_10968#" 394 0.656228 651 10968 pdif 0 0 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_334_10968#" 227 0.697871 334 10968 pdif 0 0 0 0 0 0 0 0 0 0 6132 314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_621_10615#" 1487 389.873 621 10615 p 0 0 0 0 0 0 0 0 4368 272 4704 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17634 1178 0 0 33755 1360 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x8.S" 12393 8261.87 288 10793 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 167112 11004 0 0 114302 5418 579854 39074 283325 18926 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x1.eob"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.X"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.x20.D"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.x77.A"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.eob"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x9.input_stack"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.IN"
equiv "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.eob"
node "hgu_sarlogic_flat_0.x1.x3.X" 2190 833.636 407 10923 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19014 1270 0 0 36128 1626 20660 1124 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x3.X" "hgu_sarlogic_flat_0.x1.x8.A0"
node "a_n6934_10748#" 1308 40.1834 -6934 10748 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_1019_10793#" 1667 486.67 1019 10793 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_192_10793#" 1667 494.016 192 10793 p 0 0 0 0 0 0 0 0 7980 358 15456 536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 34163 1878 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7022_10886#" 1308 14.7396 -7022 10886 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_tah_0.sw_n" 26599 23522.3 -50558 5217 p 0 0 0 0 0 0 0 0 10752 592 32256 1264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 453538 29582 0 0 42976 3048 304468 18100 941247 52884 156345 3970 122970 1984 15956480 100368 0 0
equiv "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.sample_clk_b"
equiv "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x1.A"
equiv "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.reset"
equiv "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x1.A"
equiv "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.reset"
equiv "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.sample_clk_b"
node "a_1945_10648#" 3935 645.929 1945 10648 p 0 0 0 0 0 0 0 0 4872 284 14616 620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54498 3548 0 0 14212 1040 31940 1406 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 807 262.867 16526 10943 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7324 482 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.x2.x2.x2.code[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.x2.x2.sample_code2[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE2[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[11]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "sample_delay_cap_ctrl_code[11]"
node "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" 808 207.998 9817 10943 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7528 494 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x3.code[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.sample_code3[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE3[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[15]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "sample_delay_cap_ctrl_code[15]"
node "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" 327 352.838 15446 11467 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 6624 519.665 10864 11464 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[6].floating"
node "a_10023_11461#" 2184 330.733 10023 11461 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 1695 298.515 15398 11370 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x11.Y"
node "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 5012 583.428 10904 11367 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x10.Y"
node "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 327 217.978 8737 11467 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 6624 541.504 4155 11464 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[6].floating"
node "a_3314_11461#" 2184 252.126 3314 11461 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 1695 281.636 8689 11370 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x11.Y"
node "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 5012 569.484 4195 11367 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x10.Y"
node "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 216 5888.07 15093 11665 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 1999 21657.9 12939 11665 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[3].floating"
node "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" 851 10905.5 11601 11665 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x3[1].floating"
node "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 216 6351.96 10867 11665 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 1771 2976.83 12979 11771 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 446112 27068 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.code[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code2[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE2[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[10]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "sample_delay_cap_ctrl_code[10]"
node "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 832 1756.63 11641 11771 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 319100 19674 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.code[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code2[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE2[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[9]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "sample_delay_cap_ctrl_code[9]"
node "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 216 5823.39 8384 11665 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 1999 21656.5 6230 11665 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x4[3].floating"
node "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 851 10904.6 4892 11665 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x3[1].floating"
node "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 216 6432.73 4158 11665 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "a_1123_11360#" 211 1.79257 1123 11360 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 358 2039.03 10907 11771 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 287479 17606 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x2.code[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.sample_code2[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE2[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[8]"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "sample_delay_cap_ctrl_code[8]"
node "a_16041_11849#" 240 0.632073 16041 11849 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 1742 2523.37 6270 11771 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 248516 13314 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.code[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code3[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE3[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[14]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "sample_delay_cap_ctrl_code[14]"
node "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" 804 1273.22 4932 11771 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 121504 5920 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.code[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code3[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE3[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[13]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "sample_delay_cap_ctrl_code[13]"
node "a_2820_11667#" 289 2.34954 2820 11667 ndif 0 0 0 0 0 0 0 0 7020 368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2323_11578#" 2159 423.063 2323 11578 p 0 0 0 0 0 0 0 0 4872 284 16240 676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17676 1152 0 0 15164 1096 33298 1456 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x3.Y" 4502 679.975 2524 11577 p 0 0 0 0 0 0 0 0 11632 648 32840 1384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18486 1206 0 0 53094 2522 61727 2938 41922 2132 0 0 0 0 0 0 0 0
node "a_1945_11268#" 3935 644.918 1945 11268 p 0 0 0 0 0 0 0 0 4872 284 14616 620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54498 3548 0 0 14212 1040 31672 1408 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 330 1075.64 4198 11771 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 89943 3854 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x3.code[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" "hgu_sarlogic_flat_0.x2.x2.sample_code3[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE3[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[12]"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" "sample_delay_cap_ctrl_code[12]"
node "a_10023_11664#" 1397 275.453 10023 11664 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 8748 1543.84 10273 11292 p 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x8.output_stack"
node "a_9332_11849#" 240 0.655809 9332 11849 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 2460 615.066 3113 11321 p 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45648 2672 0 0 11668 932 31114 1670 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.out"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x7.A"
node "hgu_sarlogic_flat_0.x2.x7.Y" 1991 356.91 2874 11321 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19152 1188 0 0 34810 1364 0 0 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x3.B"
node "a_825_11360#" 613 0.771207 825 11360 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_342_11360#" 206 0.492887 342 11360 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_11360#" 672 4.87254 544 11360 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1325_11738#" 690 113.821 1325 11738 ndif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1123_11726#" 186 3.1716 1123 11726 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_747_11682#" 1017 189.03 747 11682 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_66_11360#" 788 0.772999 66 11360 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1149_11335#" 2184 253.806 -1149 11335 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "a_546_11738#" 311 13.2051 546 11738 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_342_11726#" 188 2.16101 342 11726 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n28_11682#" 1001 165.084 -28 11682 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x10.A" 807 264.506 -7488 11213 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_sarlogic_flat_0.x1.x4.code[3]"
equiv "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_sarlogic_flat_0.x1.async_resetb_delay_ctrl_code[3]"
equiv "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_sarlogic_flat_0.async_resetb_delay_cap_ctrl_code[3]"
equiv "hgu_sarlogic_flat_0.x1.x4.x10.A" "async_resetb_delay_cap_ctrl_code[3]"
node "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 6624 558.84 -5648 11476 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[6].floating"
node "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 5012 586.418 -7402 10981 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x10.Y"
node "hgu_sarlogic_flat_0.x1.x4.x6.floating" 327 348.826 -6380 11479 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x6.SW" 1695 298.812 -7294 10981 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x11.Y"
node "hgu_sarlogic_flat_0.x1.x27.Q_N" 1183 102.799 -311 11360 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22266 1030 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x3.A0" 2198 959.163 -594 11360 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19014 1270 0 0 34628 1580 62933 4408 22683 1520 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x1.x27.Q"
node "hgu_tah_0.sw" 23848 21720.7 -50558 6841 p 0 0 0 0 0 0 0 0 10752 592 32256 1264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 380322 25206 0 0 75338 4866 187936 9932 808162 43494 155973 3974 118942 1950 15941760 100276 0 0
equiv "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x3.S"
equiv "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x27.CLK"
equiv "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.sample_clk"
equiv "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.sample_clk"
equiv "hgu_tah_0.sw" "hgu_sarlogic_flat_0.sample_clk"
node "a_879_11334#" 1581 284.704 879 11334 p 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "a_611_11594#" 2845 294.77 611 11594 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_406_11482#" 2762 570.438 406 11482 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "a_407_11578#" 3721 555.245 407 11578 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "a_108_11334#" 1580 256.047 108 11334 p 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n134_11726#" 2607 392.576 -134 11726 ndif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x10.Y" 1894 440.621 -727 11360 pdif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15264 996 0 0 30222 1298 29808 1338 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x10.Y" "hgu_sarlogic_flat_0.x1.x27.RESET_B"
node "a_n447_11350#" 3881 464.002 -447 11350 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n542_11334#" 1581 225.431 -542 11334 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.OUT" 2460 598.362 -1237 11473 pdif 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45648 2672 0 0 11668 932 29427 1598 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.OUT" "hgu_sarlogic_flat_0.x1.x10.A"
node "hgu_sarlogic_flat_0.x1.x4.x2.floating" 216 6426.3 -1801 11677 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" 851 10904.1 -2745 11677 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x3[1].floating"
node "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 1999 21655 -5295 11677 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x4[3].floating"
node "hgu_sarlogic_flat_0.x1.x4.x7.floating" 216 5898.27 -6027 11677 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "a_3314_11664#" 1397 293.417 3314 11664 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "a_n1149_11676#" 1397 294.285 -1149 11676 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x2.SW" 348 1473.22 -1849 11783 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 222943 13106 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.code[0]"
equiv "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.async_resetb_delay_ctrl_code[0]"
equiv "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.async_resetb_delay_cap_ctrl_code[0]"
equiv "hgu_sarlogic_flat_0.x1.x4.x2.SW" "async_resetb_delay_cap_ctrl_code[0]"
node "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 815 2002.87 -2705 11783 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 199820 11514 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" "hgu_sarlogic_flat_0.x1.x4.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" "hgu_sarlogic_flat_0.x1.x4.code[1]"
equiv "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" "hgu_sarlogic_flat_0.x1.async_resetb_delay_ctrl_code[1]"
equiv "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" "hgu_sarlogic_flat_0.async_resetb_delay_cap_ctrl_code[1]"
equiv "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" "async_resetb_delay_cap_ctrl_code[1]"
node "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" 1733 2379.59 -5255 11783 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 184452 8978 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.code[2]"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.async_resetb_delay_ctrl_code[2]"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.async_resetb_delay_cap_ctrl_code[2]"
equiv "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "async_resetb_delay_cap_ctrl_code[2]"
node "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 8748 1513.77 3564 11292 p 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x8.output_stack"
node "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 8748 1509.07 -6934 11024 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x8.output_stack"
node "a_n6959_11861#" 240 0.632073 -6959 11861 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16113_11849#" 837 102.728 16113 11849 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16041_11987#" 240 0.66855 16041 11987 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9404_11849#" 837 113.603 9404 11849 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_11987#" 240 0.781254 9332 11987 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6959_11999#" 240 0.66855 -6959 11999 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_11861#" 837 117.697 -7047 11861 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16041_12125#" 240 0.751974 16041 12125 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15953_11987#" 837 108.156 15953 11987 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_12125#" 240 0.743485 9332 12125 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9244_11987#" 837 112.075 9244 11987 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6887_11999#" 837 111.183 -6887 11999 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_12137#" 240 0.710211 -6959 12137 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16113_12125#" 837 98.1673 16113 12125 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16041_12263#" 240 1.05609 16041 12263 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9404_12125#" 837 110.293 9404 12125 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_12263#" 240 0.99811 9332 12263 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6959_12275#" 240 0.756996 -6959 12275 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_12137#" 837 112.814 -7047 12137 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16041_12401#" 240 1.16398 16041 12401 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15953_12263#" 837 110.562 15953 12263 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_12401#" 240 1.09412 9332 12401 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9244_12263#" 837 114.367 9244 12263 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6887_12275#" 837 113.559 -6887 12275 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_12413#" 240 0.808738 -6959 12413 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16113_12401#" 837 99.1052 16113 12401 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16041_12539#" 240 1.29317 16041 12539 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9404_12401#" 837 111.203 9404 12401 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_12539#" 240 1.20747 9332 12539 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16041_12677#" 240 1.44527 16041 12677 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15953_12539#" 837 161.037 15953 12539 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_12551#" 240 0.865197 -6959 12551 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_12413#" 837 113.378 -7047 12413 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_12677#" 240 1.33781 9332 12677 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9244_12539#" 837 164.842 9244 12539 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6887_12551#" 837 164.017 -6887 12551 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_12689#" 240 0.9211 -6959 12689 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16113_12677#" 837 164.494 16113 12677 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16041_12815#" 240 4.89865 16041 12815 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9404_12677#" 837 170.133 9404 12677 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9332_12815#" 240 5.00318 9332 12815 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 6903 1772.14 9302 11804 p 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127656 8144 0 0 12988 1104 87596 4040 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x9.input_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.IN"
node "a_n6959_12827#" 240 4.26478 -6959 12827 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_12689#" 837 169.332 -7047 12689 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 13035 9014.18 -6989 11816 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 225828 14676 0 0 44652 2620 633028 37138 333672 22430 70592 2456 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.IN"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x8.X"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.async_clk_sar"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.x2.A"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.clk_sar"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x22.A"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.ready"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.sar_clk"
equiv "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_comp_flat_0.clk"
node "a_n6959_13347#" 240 4.26478 -6959 13347 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6959_13485#" 240 0.9211 -6959 13485 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_13347#" 837 169.351 -7047 13347 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6887_13485#" 837 164.017 -6887 13485 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_13623#" 240 0.865197 -6959 13623 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10638_13822#" 240 5.00318 10638 13822 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3929_13822#" 240 4.76031 3929 13822 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6959_13761#" 240 0.808738 -6959 13761 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_13623#" 837 113.378 -7047 13623 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_sw_buffer_3.x11.X" 14949 6480.54 -11477 13809 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3933 252 0 0 258549 10710 360390 23878 446851 25226 0 0 0 0 0 0 0 0
equiv "hgu_cdac_sw_buffer_3.x11.X" "hgu_cdac_sw_buffer_3.sw<6>"
node "a_10638_13960#" 240 1.33781 10638 13960 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10550_13822#" 837 170.317 10550 13822 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_13960#" 240 1.33781 3929 13960 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6887_13761#" 837 113.559 -6887 13761 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_13899#" 240 0.756996 -6959 13899 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3841_13822#" 837 177.676 3841 13822 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 53430 35999.9 -19627 13609 ndif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 825177 46026 2855156 111150 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.drv<63:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 26383 18232.9 -33171 13609 ndif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 411706 23146 1499118 58398 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.drv<31:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 12901 9854.35 -40935 13609 ndif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 224489 12432 958124 37284 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.drv<15:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 6104 5414.1 -45500 13609 ndif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 115168 6610 423892 16470 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.drv<7:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 2721 3348.79 -47119 13609 ndif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 66856 3850 384848 14988 989538 31546 989418 31542 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CBOT"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 901 1912.98 -48383 13609 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 35768 1998 210992 7640 564948 17966 564828 17962 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.drv<1:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 893 1627.5 -49311 13609 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 26532 1468 215626 7084 305232 9720 305232 9720 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.drv<0>"
node "hgu_cdac_half_1.db<6>" 48 12720.5 -19697 13583 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2231460 63896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_half_1.db<5>" 14306 22613.9 -33422 13754 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1123905 32324 0 0 45354 2244 1017218 67696 277035 16376 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x1.X"
equiv "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.sw<5>"
node "hgu_cdac_half_1.db<4>" 8867 8102.88 -41191 13785 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 564320 16428 0 0 45354 2244 1255190 83468 286871 16854 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.db<4>" "hgu_cdac_sw_buffer_3.x2.X"
equiv "hgu_cdac_half_1.db<4>" "hgu_cdac_sw_buffer_3.sw<4>"
node "hgu_cdac_half_1.db<3>" 4028 5540.33 -45570 13583 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 286718 8548 0 0 23624 1242 1348785 89788 320376 18474 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.x6.X"
equiv "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.sw<3>"
node "hgu_cdac_half_1.db<2>" 2602 4521.19 -47189 13583 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145407 4456 0 0 23624 1242 1415318 94236 331421 18978 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x5.X"
equiv "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.sw<2>"
node "hgu_cdac_half_1.db<1>" 2173 5729 -48453 13583 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73264 2456 0 0 24562 1226 1867552 124304 604216 32000 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x4.x32.Q"
equiv "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x4.VSS_SW[2]"
equiv "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.vss_sw[2]"
node "hgu_cdac_half_1.db<0>" 1689 6418.03 -49498 13731 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37188 1256 0 0 24562 1226 1977742 131650 625016 32642 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x35.Q"
equiv "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.VSS_SW[1]"
equiv "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.vss_sw[1]"
node "a_10710_13960#" 837 164.842 10710 13960 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10638_14098#" 240 1.20747 10638 14098 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4001_13960#" 837 165.419 4001 13960 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_14098#" 240 1.20747 3929 14098 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10638_14236#" 240 1.09412 10638 14236 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10550_14098#" 837 111.203 10550 14098 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_14236#" 240 1.13892 3929 14236 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6959_14037#" 240 0.710211 -6959 14037 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_13899#" 837 112.814 -7047 13899 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3841_14098#" 837 117.404 3841 14098 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6887_14037#" 837 111.183 -6887 14037 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n6959_14175#" 240 0.66855 -6959 14175 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10710_14236#" 837 114.367 10710 14236 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10638_14374#" 240 0.99811 10638 14374 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4001_14236#" 837 114.544 4001 14236 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_14374#" 240 1.5669 3929 14374 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10638_14512#" 240 0.743485 10638 14512 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10550_14374#" 837 110.293 10550 14374 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_14512#" 240 0.743485 3929 14512 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6959_14313#" 240 0.632073 -6959 14313 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7047_14175#" 837 117.697 -7047 14175 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3841_14374#" 837 106.222 3841 14374 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 211 11944.2 -49439 13825 pdif 0 0 0 0 0 0 0 0 0 0 1364160 63280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 837760 58800 3683096 212396 22905 1040 10088 402 261034 2056 0 0 0 0
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.hgu_inverter_0.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.hgu_inverter_1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_1.VREF"
node "a_n1149_14360#" 1397 306.255 -1149 14360 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x2.floating" 216 6424.9 -1801 14497 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 851 10904.1 -2745 14497 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x3[1].floating"
node "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 1999 21655 -5295 14497 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x4[3].floating"
node "hgu_sarlogic_flat_0.x1.x2.x7.floating" 216 5898.04 -6027 14497 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "a_10710_14512#" 837 112.075 10710 14512 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10638_14650#" 240 0.781254 10638 14650 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4001_14512#" 837 107.742 4001 14512 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_14650#" 240 0.66855 3929 14650 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x2.SW" 348 1471.67 -1849 14409 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 222915 13104 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x2.code[0]"
equiv "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.async_setb_delay_ctrl_code[0]"
equiv "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.async_setb_delay_cap_ctrl_code[0]"
equiv "hgu_sarlogic_flat_0.x1.x2.x2.SW" "async_setb_delay_cap_ctrl_code[0]"
node "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 815 2002.8 -2705 14409 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 199848 11516 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.code[1]"
equiv "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.async_setb_delay_ctrl_code[1]"
equiv "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.async_setb_delay_cap_ctrl_code[1]"
equiv "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "async_setb_delay_cap_ctrl_code[1]"
node "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 1733 2379.32 -5255 14409 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 184452 8978 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.code[2]"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.async_setb_delay_ctrl_code[2]"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.async_setb_delay_cap_ctrl_code[2]"
equiv "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "async_setb_delay_cap_ctrl_code[2]"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 53431 32912.6 -28595 14231 pdif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 821791 45962 2611557 99940 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.drv<63:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 26382 16615.7 -38432 14231 pdif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 421672 23254 1371644 53440 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.drv<31:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 12895 8872.4 -43519 14231 pdif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 234394 12630 870525 33312 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.drv<15:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 6108 5146.79 -46012 14231 pdif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 169766 8668 467660 18004 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.drv<7:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 2718 2750.17 -47631 14231 pdif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 63260 3602 341448 13316 989352 31540 989352 31540 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CBOT"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 901 1544.02 -48511 14231 pdif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 35804 2000 166435 6606 564768 17960 564768 17960 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.drv<1:0>"
node "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" 891 1596.06 -49311 14231 pdif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 26722 1474 159612 5450 305232 9720 305472 9728 0 0 0 0
equiv "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.drv<0>"
node "hgu_cdac_half_1.d<6>" 14932 19451.4 -28665 14200 p 0 0 0 0 0 0 0 0 56160 2944 86400 4064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2242643 64338 0 0 258549 10710 862310 41612 197932 12420 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<6>" "hgu_cdac_sw_buffer_2.x11.X"
equiv "hgu_cdac_half_1.d<6>" "hgu_cdac_sw_buffer_2.sw<6>"
node "hgu_cdac_half_1.d<5>" 13656 9791.75 -38502 14200 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1138463 31578 0 0 45354 2244 1051538 69984 249902 14960 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_2.x1.X"
equiv "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_2.sw<5>"
node "hgu_cdac_half_1.d<4>" 8932 6619.07 -43589 14200 p 0 0 0 0 0 0 0 0 14040 736 21600 1016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 567644 16572 0 0 45354 2244 1299884 84248 257956 15354 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.x2.X"
equiv "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.sw<4>"
node "hgu_cdac_half_1.d<3>" 3996 5075.7 -46082 14200 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284529 8474 0 0 23624 1242 1371424 91230 292289 17016 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_2.x6.X"
equiv "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_2.sw<3>"
node "hgu_cdac_half_1.d<2>" 2514 4385.1 -47701 14200 p 0 0 0 0 0 0 0 0 5408 312 8216 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 146952 4360 0 0 23624 1242 1434938 95544 308044 17738 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<2>" "hgu_cdac_sw_buffer_2.x5.X"
equiv "hgu_cdac_half_1.d<2>" "hgu_cdac_sw_buffer_2.sw<2>"
node "hgu_cdac_half_1.d<1>" 1996 5322.13 -48581 14200 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70816 2196 0 0 24562 1226 1870286 124526 541718 28804 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x31.Q"
equiv "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.VDD_SW[2]"
equiv "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.vdd_sw[2]"
node "hgu_cdac_half_1.d<0>" 1606 13964.9 -49411 14437 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32490 1082 0 0 24562 1226 1969784 131162 556952 29470 0 0 0 0 0 0 0 0
equiv "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x34.Q"
equiv "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.VDD_SW[1]"
equiv "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.vdd_sw[1]"
node "a_10638_14788#" 240 0.655809 10638 14788 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10550_14650#" 837 113.603 10550 14650 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3929_14788#" 240 0.632073 3929 14788 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3841_14650#" 837 87.3565 3841 14650 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_16448_14835#" 1397 256.48 16448 14835 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" 216 6412.13 15796 14972 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" 851 10905.3 14852 14972 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x3[1].floating"
node "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 1999 21656.8 12302 14972 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[3].floating"
node "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 216 5823.63 11570 14972 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 380 1828.02 15748 14884 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 430301 27544 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x1.code[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.sample_code1[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE1[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[4]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "sample_delay_cap_ctrl_code[4]"
node "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 846 2297.04 14892 14884 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 407406 25958 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.code[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code1[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE1[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[5]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "sample_delay_cap_ctrl_code[5]"
node "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 1763 3006.09 12342 14884 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 392038 23422 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.code[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code1[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE1[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[6]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "sample_delay_cap_ctrl_code[6]"
node "a_9739_14835#" 1397 275.509 9739 14835 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 216 6354.49 9087 14972 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 851 10904.4 8143 14972 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 12408 664 10660 588 542556 17224 538128 17116 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x3[1].floating"
node "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 1999 21655.9 5593 14972 ndif 0 0 0 0 0 0 0 0 19488 1136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12512 1008 24816 1328 21320 1176 1012776 32124 1003920 31908 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[3].floating"
node "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 216 5875.52 4861 14972 ndif 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6204 332 5330 294 307446 9774 305232 9720 0 0 0 0
node "a_2607_14758#" 788 1.03714 2607 14758 pdif 0 0 0 0 0 0 0 0 0 0 7056 420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2285_14758#" 206 0.0857823 2285 14758 pdif 0 0 0 0 0 0 0 0 0 0 7392 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 350 1401.42 9039 14884 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 232761 13794 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x4.code[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" "hgu_sarlogic_flat_0.x2.x2.sample_code0[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE0[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[0]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" "sample_delay_cap_ctrl_code[0]"
node "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 817 1949.82 8183 14884 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 209950 12214 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.code[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code0[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE0[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[1]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "sample_delay_cap_ctrl_code[1]"
node "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 1734 2402.53 5633 14884 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 194582 9678 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.code[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.sample_code0[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE0[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[2]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "sample_delay_cap_ctrl_code[2]"
node "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 6624 599.583 11949 15173 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[6].floating"
node "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 327 217.985 11217 15170 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 6912 3323.42 16011 11804 p 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127656 8144 0 0 12988 1104 251291 11158 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x9.input_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.IN"
node "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 6624 519.193 5240 15173 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[6].floating"
node "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 327 379.16 4508 15170 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "a_2057_14758#" 672 1.08583 2057 14758 pdif 0 0 0 0 0 0 0 0 0 0 13944 564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1836_14758#" 613 0.93444 1836 14758 pdif 0 0 0 0 0 0 0 0 0 0 9072 444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1502_14758#" 211 0.135681 1502 14758 pdif 0 0 0 0 0 0 0 0 0 0 7560 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2489_15124#" 1001 165.957 2489 15124 ndif 0 0 0 0 0 0 0 0 16248 792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10628 648 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2308_15136#" 188 2.52862 2308 15136 ndif 0 0 0 0 0 0 0 0 5280 298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2104_15080#" 311 10.907 2104 15080 ndif 0 0 0 0 0 0 0 0 7480 386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x9.Y" 2978 2175.28 -727 14450 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 36814 1634 75483 4192 88357 6210 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x27.SET_B"
node "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 6624 581.454 -5648 14698 pdif 0 0 0 0 0 0 0 0 0 0 38976 2272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25024 2016 48072 2608 43128 2368 1952768 61908 1935504 61492 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[1].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[2].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[3].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[4].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[5].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[7].floating"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[6].floating"
node "hgu_sarlogic_flat_0.x1.x2.x6.floating" 327 352.514 -6380 14695 pdif 0 0 0 0 0 0 0 0 0 0 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3128 252 6009 326 5391 296 307390 9772 305232 9720 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.OUT" 2460 629.653 -1237 14498 ndif 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45648 2672 0 0 11668 932 29574 1594 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x9.A"
node "a_n1149_14701#" 2184 273.151 -1149 14701 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "a_1732_15124#" 1017 188.825 1732 15124 ndif 0 0 0 0 0 0 0 0 14736 756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11512 700 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1526_15136#" 186 2.43557 1526 15136 ndif 0 0 0 0 0 0 0 0 5364 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1325_14758#" 690 109.273 1325 14758 pdif 0 0 0 0 0 0 0 0 5280 298 5292 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22536 1368 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3080_14774#" 1581 271.582 3080 14774 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16974 1122 0 0 34080 1198 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x4.Y" 1902 680.305 1370 14118 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15264 996 0 0 30222 1298 48508 3404 19104 1292 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x1.x2.RESET_B"
node "a_2199_15136#" 1580 268.313 2199 15136 ndif 0 0 0 0 0 0 0 0 5688 302 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 33334 1968 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2373_14732#" 3881 489.309 2373 14732 p 0 0 0 0 0 0 0 0 6912 364 9828 468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57216 3536 0 0 42168 2418 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1886_14958#" 2607 421.353 1886 14958 p 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38004 2380 0 0 33640 1632 21744 1532 0 0 0 0 0 0 0 0 0 0
node "a_1418_14758#" 1581 284.01 1418 14758 pdif 0 0 0 0 0 0 0 0 5472 296 4536 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17436 1136 0 0 35638 2060 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x3.Y" 2967 1109.9 1094 14118 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34596 2268 0 0 36814 1634 46854 3226 23156 1584 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x1.x2.SET_B"
node "a_1592_14732#" 2845 303.021 1592 14732 p 0 0 0 0 0 0 0 0 6912 364 11760 492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34638 2290 0 0 37348 1904 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1137_14764#" 2762 587.745 1137 14764 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35910 2370 0 0 38136 1946 35393 2422 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 2041 345.842 1284 14988 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16644 1112 0 0 32434 1442 54780 3838 10336 634 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "hgu_sarlogic_flat_0.x2.x1.x2.D"
node "a_971_14764#" 3721 611.377 971 14764 pdif 0 0 0 0 0 0 0 0 4368 272 6656 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52992 3504 0 0 46702 2318 35668 2488 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 916 248.144 965 14975 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18510 1234 0 0 9230 402 6168 320 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x1.x2.CLK" "hgu_sarlogic_flat_0.x2.x1.clk"
equiv "hgu_sarlogic_flat_0.x2.x1.x2.CLK" "hgu_sarlogic_flat_0.x2.clk"
equiv "hgu_sarlogic_flat_0.x2.x1.x2.CLK" "hgu_sarlogic_flat_0.ext_clk"
equiv "hgu_sarlogic_flat_0.x2.x1.x2.CLK" "EXT_CLK"
node "a_16448_15176#" 2184 319.316 16448 15176 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 8748 1518.92 -6934 15150 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x8.output_stack"
node "a_9739_15176#" 2184 333.5 9739 15176 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x6.SW" 1695 293.522 -7294 14827 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x11.Y"
node "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 5012 584.471 -7402 14827 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x10.Y"
node "hgu_sarlogic_flat_0.x1.x2.x7.SW" 2698 2970.8 -7242 10955 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54144 3408 0 0 10824 856 100318 4788 261824 10646 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x11.A"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.code_offset"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x4.x7.SW"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x4.x11.A"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x4.code_offset"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.delay_offset"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.async_delay_offset"
equiv "hgu_sarlogic_flat_0.x1.x2.x7.SW" "async_delay_offset"
node "hgu_sarlogic_flat_0.x1.x2.x10.A" 807 260.456 -7488 14979 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.x1.x2.code[3]"
equiv "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.x1.async_setb_delay_ctrl_code[3]"
equiv "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.async_setb_delay_cap_ctrl_code[3]"
equiv "hgu_sarlogic_flat_0.x1.x2.x10.A" "async_setb_delay_cap_ctrl_code[3]"
node "a_n7022_15150#" 1308 12.869 -7022 15150 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 8748 1533.7 10663 15625 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x8.output_stack"
node "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 1695 281.918 10303 15302 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x11.Y"
node "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 5012 576.274 10195 15302 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x10.Y"
node "a_n6934_15288#" 1308 38.3845 -6934 15288 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 8748 1513.8 3954 15625 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x2.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x3[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[4].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x4[1].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[5].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x4[2].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[7].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[6].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x4[3].delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x7.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x6.delay_signal"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x9.output_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x8.output_stack"
node "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" 807 210.901 10109 15454 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7256 478 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.code[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.sample_code1[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE1[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[7]"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "sample_delay_cap_ctrl_code[7]"
node "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 1695 312.775 3594 15302 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x11.Y"
node "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 5012 600.086 3486 15302 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[1].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[2].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[3].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[4].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[5].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[7].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[6].SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x10.Y"
node "a_n7022_15426#" 1308 76.9213 -7022 15426 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10575_15625#" 1308 8.95136 10575 15625 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 5534 9884.57 3646 15276 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108288 6816 0 0 21648 1712 1579692 34426 579960 23834 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x11.A"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x1.code_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x7.SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x11.A"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.code_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x7.SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x11.A"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x3.code_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x7.SW"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x11.A"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.code_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.sample_delay_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.sample_delay_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.sample_delay_offset"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "sample_delay_offset"
node "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" 808 294.482 3400 15454 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7494 492 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x2.x2.x4.code[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x2.x2.sample_code0[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x2.CAP_CTRL_CODE0[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.sample_delay_cap_ctrl_code[3]"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "sample_delay_cap_ctrl_code[3]"
node "a_n6934_15564#" 1308 31.9626 -6934 15564 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3866_15625#" 1308 14.7396 3866 15625 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10663_15763#" 1308 34.8496 10663 15763 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3954_15763#" 1308 38.5506 3954 15763 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_n7022_15702#" 1308 85.4722 -7022 15702 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 6243 4247.12 -7390 6450 pdif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100764 6648 0 0 13600 1072 229119 13914 254292 17998 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.IN"
equiv "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.ready"
equiv "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.ready"
equiv "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_comp_flat_0.ready"
node "a_10575_15901#" 1308 22.638 10575 15901 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3866_15901#" 1308 49.0416 3866 15901 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10663_16039#" 1308 23.6192 10663 16039 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_3954_16039#" 1308 27.0222 3954 16039 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_10575_16177#" 1308 29.2079 10575 16177 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 6903 1773.37 9651 14973 ndif 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127656 8144 0 0 12988 1104 87831 4046 0 0 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.IN"
equiv "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.OUT"
node "a_3866_16177#" 1308 62.817 3866 16177 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 7412 3579.11 2732 11579 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119652 7828 0 0 29706 1640 98234 4656 150768 7000 0 0 0 0 0 0 0 0
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x8.input_stack"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.IN"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.in"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x1.x2.Q"
equiv "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x3.A"
node "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 4867 2.38597e+07 -71898 -29527 p 0 0 0 0 0 0 0 0 23200 1264 23200 1264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 900816000 1084800 0 0 249922858 11025460 404153372 13401532 389442486 14640902 1944000 24120 30400000 152800 0 0 0 0
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,4].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,3].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,2].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,1].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,0].nmoscap_top"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.vcm"
node "hgu_cdac_sw_buffer_0.x11.VPWR" 57337 9676.5 -1305 -1880 nw 0 0 0 0 2108617 10286 0 0 133560 7772 298112 14104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 638112 18038 566034 8602 37296 2340 87048 3636 1868232 5794 0 0 0 0
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x8.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x8.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x8.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x9.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x9.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x9.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x10.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x10.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x10.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x1.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x1.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x1.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x3.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x3.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x3.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x4.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x4.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x4.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x12.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x12.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x12.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x2.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x2.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x2.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x5.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x5.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x5.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x6.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x6.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x6.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x7.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x7.VPB"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x7.VPWR"
equiv "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.VDD"
node "hgu_cdac_sw_buffer_1.x11.VPWR" 57337 9745.37 1049 -1876 nw 0 0 0 0 2108617 10286 0 0 133560 7772 298112 14104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 638112 18038 566034 8602 37296 2340 87048 3636 1868232 5794 0 0 0 0
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x8.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x8.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x8.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x9.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x9.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x9.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x10.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x10.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x10.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x1.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x1.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x1.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x3.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x3.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x3.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x4.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x4.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x4.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x12.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x12.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x12.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x2.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x2.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x2.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x5.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x5.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x5.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x6.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x6.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x6.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x7.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x7.VPB"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x7.VPWR"
equiv "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.VDD"
node "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 3031 48942.2 -49510 759 nw 0 0 0 0 13374784 77296 0 0 1518184 66928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1748092 76096 1954980 78356 32894 1102 10088 402 309392 2244 0 0 0 0
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.hgu_inverter_0.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.hgu_inverter_1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.VDD"
node "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 109540 1.1825e+06 -56013 7054 nw 0 0 0 0 6784932 26422 0 0 359536 21668 430080 20472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33780600 40680 0 0 10357782 460362 21881933 578298 14834456 562428 3116704 37292 100447847 349282 0 0 0 0
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_6.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_0.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_5.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_7.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_2.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.VPB"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_3.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_4.VPWR"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[2].mimcap_top"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[2].nmoscap_top"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[1].mimcap_top"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[1].nmoscap_top"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[0].mimcap_top"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[0].nmoscap_top"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.VDD"
equiv "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.VDD"
node "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 3031 48783.6 -49510 13787 nw 0 0 0 0 13374784 77296 0 0 1518184 66928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1748092 76096 1954980 78356 32894 1102 10088 402 309392 2244 0 0 0 0
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_inverter_0.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_inverter_1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.VDD"
node "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1428 725016 -50606 16011 nw 0 0 0 0 160019375 602726 0 0 42894777 577852 5320836 241564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1192650 76238 0 0 52519855 752808 21512028 476146 4765725 179068 14559134 478038 90123113 547284 0 0 0 0
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x9.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x27.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x27.D"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x4.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x4.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x7.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x1.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x2.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x6.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x48.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x48.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x48.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x48.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x48.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x69.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x69.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x69.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x72.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x72.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x72.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x75.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x75.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x75.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x77.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x77.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x1.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x7.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x8.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x9.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x12.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x12.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x12.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x13.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x13.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x13.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x14.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x14.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x14.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x15.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x15.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x15.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x16.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x16.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x16.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x17.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x17.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x17.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x18.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x18.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x18.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x20.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x20.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x20.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x22.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x22.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x22.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x23.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x23.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x23.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x23.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x25.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x25.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x25.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x25.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x26.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x26.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x26.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x26.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x26.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x28.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x28.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x28.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x28.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x30.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x30.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x31.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x31.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x31.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x31.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x32.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x32.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x32.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x32.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x32.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x34.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x34.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x34.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x34.RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x35.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x35.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x35.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x35.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x35.SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[1].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[2].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[3].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[4].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[5].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[7].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[6].VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x6.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x8.vdd"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[5].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[5].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[5].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[5].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[5].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[5].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[3].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[3].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[3].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[3].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[3].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[3].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].SET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].RESET_B"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x8.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x9.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x1.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x4.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x4.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x4.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x12.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x12.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x12.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x2.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x5.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x6.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x7.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x8.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x8.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x9.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x9.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x10.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x10.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x1.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x1.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x3.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x3.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x4.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x4.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x4.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x12.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x12.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x12.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x2.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x2.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x5.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x5.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x6.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x6.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x7.VPB"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x7.VPWR"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.VDD"
equiv "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "VDD"
substrate "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0 -71928 -30143 nw 0 0 0 0 1073130240 1193872 0 0 81588808 1424112 42574288 1455368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 612180 39996 0 0 479686206 14397360 472989610 15135692 406422494 16027688 617965103 1123908 209667883 1194864 0 0 0 0
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[6,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[5,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[4,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[3,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[2,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[1,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[0,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__tapvpwrvgnd_1_4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_0[0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[6,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[5,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[4,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[3,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[2,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[1,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,4].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,4].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,4].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,3].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,3].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,3].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,2].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,2].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,2].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,1].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,1].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,1].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,0].mimcap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,0].pwell"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[0,0].nmoscap_bot"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_inverter_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_inverter_1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_4_test_2/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x3.A1"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.A1"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x9.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x27.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x27.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x27.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x3.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x4.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.reset"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.set"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.reset"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.set"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x6.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x20.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x20.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x20.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x39.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x39.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x39.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x42.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x42.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x42.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x45.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x45.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x45.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x48.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x48.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x48.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x69.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x69.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x69.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x72.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x72.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x72.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.D"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.CLK"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x77.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x77.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x7.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x8.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x8.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x9.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x9.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x10.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x11.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x12.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x12.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x13.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x13.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x13.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x13.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x14.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x14.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x14.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x14.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x15.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x15.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x15.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x15.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x16.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x16.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x16.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x16.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x17.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x17.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x17.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x17.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x18.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x18.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x18.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x18.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x19.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x19.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x19.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x20.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x20.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x20.A0"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x20.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x21.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x21.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x21.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x22.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x22.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x22.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x23.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x23.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x23.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x24.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x24.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x24.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x25.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x25.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x25.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x26.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x26.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x26.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x28.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x28.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x28.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x29.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x29.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x29.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x30.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x30.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x31.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x31.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x31.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x32.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x32.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x32.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x34.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x34.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x34.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x35.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x35.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x35.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x3[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x3[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[0].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[1].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[2].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[3].VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x7.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x9.vss"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[7].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[7].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[7].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[6].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[6].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[6].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[5].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[5].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[5].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[4].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[4].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[4].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[3].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[3].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[3].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[2].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[2].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[2].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[1].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[1].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[1].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[0].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[0].VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x1[0].VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_comp_flat_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x8.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x8.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x9.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x12.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x12.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x6.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x7.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x8.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x8.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x9.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x12.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x12.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x6.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x7.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x8.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x8.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x9.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x12.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x12.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x7.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x8.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x8.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x8.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x9.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x9.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x10.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x10.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x3.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x3.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x4.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x4.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x12.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x12.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x12.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x7.VNB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x7.A"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x7.VGND"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_inverter_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_inverter_1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_4_test_2/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_unit_1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_unit_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.SUB"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.VSS"
equiv "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "VSS"
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18923_5310#" 10.2198
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_0.x4.A" 26.674
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x57.CLK" 33.4737
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x6.X" 0.571809
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n251_2150#" 0.0281959
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 185.329
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_11319_6951#" 6.44293
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x7.X" 107.446
cap "a_n28_11682#" "hgu_sarlogic_flat_0.x1.x9.Y" 14.6558
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n7022_10610#" 38.0644
cap "a_11614_7824#" "a_12292_8190#" 6.51542
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 1.03415
cap "a_1610_1868#" "a_1056_1868#" 2.0574
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.000408547
cap "hgu_cdac_sw_buffer_0.x5.A" "a_4450_1153#" 0.224098
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2701_2150#" 0.805583
cap "a_6_1179#" "a_n643_1347#" 3.15823
cap "a_4437_6078#" "a_3504_6078#" 0.0341697
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 14.5745
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x17.X" 137.925
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 0.148722
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11244_1842#" 200.231
cap "a_4425_8879#" "a_2988_8487#" 0.00798209
cap "a_6754_1842#" "a_6972_1868#" 0.37344
cap "a_11508_8513#" "a_8762_8513#" 0.00365378
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0102869
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x4.x23.Q" 72.9458
cap "a_n55204_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 14.0963
cap "a_11614_7824#" "a_11774_6925#" 1.47701
cap "a_11830_1153#" "a_11084_1179#" 198.527
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x3.Y" 33.9915
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 110.469
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_13667_1461#" 0.0534043
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 227.724
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0908443
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_8927_6951#" 0.0234002
cap "a_n55304_8227#" "a_n54752_8227#" 0.60488
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x4.x15.X" 0.00167953
cap "a_1390_n460#" "hgu_cdac_sw_buffer_1.x11.A" 0.558714
cap "hgu_cdac_sw_buffer_0.x5.A" "a_8925_1347#" 0.0924132
cap "a_2262_1153#" "hgu_cdac_half_0.db<1>" 0.148777
cap "a_2530_1363#" "hgu_cdac_half_0.db<0>" 0.0583799
cap "a_5104_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.75889
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_1.x2.X" 63.325
cap "hgu_cdac_sw_buffer_1.x3.A" "a_11317_1347#" 0.0392622
cap "a_15666_4670#" "a_16894_5688#" 0.0598242
cap "a_2141_2150#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0281959
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_2586_6052#" 0.0154006
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4450_1153#" 0.384544
cap "a_2774_1179#" "hgu_cdac_sw_buffer_1.x5.X" 0.0304669
cap "a_9291_10736#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.364478
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0557095
cap "a_2530_1363#" "a_2058_1153#" 149.675
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "a_16894_6968#" 0.00663927
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1970_1842#" 119.024
cap "a_n6887_13485#" "hgu_cdac_half_1.d<2>" 0.0101408
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6934_15564#" 129.048
cap "a_1940_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 151.766
cap "a_12068_6925#" "a_12358_6052#" 1.43883
cap "a_6900_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "a_546_11738#" "a_611_11594#" 0.97482
cap "a_4508_7317#" "a_4424_7317#" 9.7173
cap "a_9877_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.401915
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00719891
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4599_8487#" 497.661
cap "a_n7216_6420#" "a_n7760_6349#" 0.276696
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 1.75068
cap "a_10710_14512#" "a_10638_14512#" 2.2654
cap "hgu_cdac_sw_buffer_0.x4.A" "a_8925_1347#" 0.160699
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 329.434
cap "hgu_tah_0.vip" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 5110.22
cap "a_13163_1153#" "a_13370_1868#" 0.332479
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n3651_7087#" 0.125676
cap "a_4450_1153#" "a_2975_1179#" 0.00366824
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4068_1842#" 0.0175074
cap "a_2988_8487#" "a_3978_8513#" 1.16178
cap "a_4679_6052#" "a_4977_6352#" 136.691
cap "hgu_cdac_sw_buffer_1.x5.A" "a_4449_1453#" 0.0860154
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_1.db<1>" 0.0789709
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.875194
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_608_2883#" 6.87887
cap "a_n890_2234#" "a_n643_1347#" 0.049645
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4533_2150#" 0.0070505
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 11786.7
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.301912
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 0.186459
cap "a_9620_2136#" "a_10790_1868#" 0.280073
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 8.92403
cap "a_6991_8487#" "a_7371_7798#" 3.36364
cap "a_2141_2150#" "a_2285_2234#" 4.12335
cap "a_11719_6078#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 10.1824
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9890_2883#" 5.76574
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10550_14650#" 0.0559578
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.134674
cap "a_3222_8795#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.020178
cap "a_18819_5950#" "a_18679_5924#" 69.9631
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n782_1868#" 0.379031
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_cdac_half_1.db<1>" 102.626
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19460_6564#" 1.4969
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0587804
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0039803
cap "a_n54754_7113#" "a_n54754_7657#" 13.72
cap "hgu_cdac_sw_buffer_1.x5.A" "a_8692_1179#" 0.0620758
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 182.21
cap "a_n7047_14175#" "a_n7047_13899#" 31.6127
cap "a_9762_8098#" "a_8762_8513#" 0.098589
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 30.0651
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4332_8513#" 0.250596
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17184_5676#" 1.12812
cap "a_7284_6925#" "a_7071_6052#" 0.216795
cap "a_6829_6078#" "a_7711_7824#" 0.0125654
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0483468
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x4.x6.A1" 104.489
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_cdac_half_1.db<1>" 0.00198989
cap "a_9116_8513#" "a_6370_8513#" 0.00365378
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_12543_1179#" 0.263322
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0098987
cap "a_4437_6078#" "a_4977_6352#" 139.359
cap "a_4978_8098#" "a_4893_8487#" 0.745726
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.410838
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 156.283
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12090_8190#" 3.71287
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 902.508
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6901_8879#" 4.62348
cap "hgu_cdac_half_1.d<0>" "a_13880_2150#" 0.0101002
cap "a_12155_7798#" "a_12068_6925#" 0.161152
cap "hgu_cdac_half_1.d<0>" "a_12358_6052#" 0.05022
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n54284_7835#" 0.637929
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7789_8106#" 9.83667
cap "a_1390_n460#" "a_1716_n241#" 24.4774
cap "a_4438_7824#" "a_4892_6925#" 0.0332764
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x13.X" 0.206335
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x9.X" 471.259
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "hgu_sarlogic_flat_0.x3.x51.CLK" 3.17073
cap "a_9708_2883#" "a_9706_1363#" 0.00157176
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_12626_6262#" 0.172257
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x2.X" 0.0101073
cap "a_7369_6352#" "a_6535_6951#" 0.0404152
cap "a_8398_1868#" "a_9317_2150#" 9.07266
cap "a_8852_1842#" "a_9096_2150#" 10.4326
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11319_6951#" 274.282
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3614_1868#" 693.705
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 180.201
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_0.d<1>" 0.0389283
cap "a_n422_1842#" "a_0_1868#" 0.0195981
cap "a_9292_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "a_1752_8513#" "a_2207_8487#" 145.389
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4312_2150#" 12.4831
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12342_1545#" 0.337791
cap "hgu_sarlogic_flat_0.x3.x60.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0842878
cap "a_9989_6951#" "a_9894_6951#" 2.76336
cap "a_4893_8487#" "a_5315_8513#" 0.00286714
cap "a_2398_1179#" "a_2057_1453#" 1.34244
cap "a_6535_6951#" "a_7455_7233#" 0.10945
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "a_n6887_12551#" 0.0790112
cap "a_6990_6925#" "a_7234_7233#" 10.4326
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 129.756
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x1.X" 221.775
cap "a_3518_9386#" "a_3408_9386#" 8.56554
cap "a_13182_1868#" "hgu_cdac_sw_buffer_1.x9.A" 0.0166258
cap "a_14245_2234#" "hgu_cdac_sw_buffer_0.x5.A" 0.000665994
cap "a_7574_6052#" "a_7369_6352#" 152.989
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0193324
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x66.Q_N" 177.677
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x6.A1" 32.9038
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_9966_6052#" 0.157277
cap "a_825_11360#" "a_407_11578#" 2.75572
cap "a_11507_6951#" "a_11153_6951#" 70.8078
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 6.68098
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55770_7371#" 2.41648
cap "a_15832_4670#" "a_16980_5036#" 0.213477
cap "a_3954_15763#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 31.9662
cap "a_n3877_7252#" "a_n4397_8367#" 0.366153
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.0119163
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9208_7317#" 17.7126
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x19.Q" 32.7334
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 13.8111
cap "a_7371_7798#" "a_9464_7798#" 0.00166792
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.0643249
cap "a_16197_5310#" "a_16287_5284#" 0.0668742
cap "a_4979_7798#" "a_3978_8513#" 0.115165
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12494_6078#" 0.000533224
cap "a_4922_1363#" "a_4450_1153#" 149.675
cap "a_16041_12539#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.02736
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n7047_12689#" 12.6991
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x1.x8.S" 5.1156
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7503_8513#" 0.0115451
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_cdac_half_1.d<6>" 0.21568
cap "a_15832_5316#" "a_17068_5284#" 26.4338
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9620_2136#" 29.3787
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 1.66702
cap "a_2268_n241#" "hgu_cdac_half_0.d<1>" 0.506589
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12555_6925#" 0.00278437
cap "a_14245_2234#" "hgu_cdac_sw_buffer_0.x4.A" 0.00083683
cap "a_5840_1868#" "a_6841_1453#" 0.0699309
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 192.959
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1.14711
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_4030_7798#" 2.59015
cap "a_9328_7824#" "a_9208_7317#" 0.011182
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1637_6052#" 0.134929
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.406736
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.db<3>" 0.071588
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_0.x2.X" 207.729
cap "a_11205_6052#" "a_12153_6352#" 0.00965469
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12154_6052#" 0.447662
cap "hgu_cdac_half_0.db<1>" "a_n335_1453#" 0.738415
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0387589
cap "a_12154_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.272877
cap "a_9901_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.619879
cap "a_382_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00570267
cap "hgu_cdac_sw_buffer_1.x1.A" "a_190_n245#" 0.00221047
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5495_6951#" 0.00957897
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x29.Q" 133.713
cap "a_6_1179#" "a_n876_1179#" 9.25861
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 9.59031
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2285_2234#" 186.947
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6194_1868#" 0.00929951
cap "a_n335_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0140679
cap "a_n1170_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 3.14873
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x1.x8.S" 2.64523
cap "a_17302_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 7.31315
cap "a_14404_2136#" "hgu_cdac_sw_buffer_1.x5.A" 0.00264414
cap "a_2585_6352#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 351.166
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_16427_4670#" 37.9645
cap "a_334_10968#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.00163374
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_2.x1.A" 0.0079057
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.025309
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10638_14512#" 0.79321
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x4.X" 0.0589064
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x8.S" 59.741
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3898_9386#" 0.0595593
cap "a_9652_1461#" "hgu_cdac_half_1.db<1>" 0.0176292
cap "a_7370_8098#" "a_6829_6078#" 0.00019266
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 1185.94
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 175.132
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x12.X" 0.0109323
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x11.X" 0.196109
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6536_8513#" 0.488152
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9962_2883#" 318.283
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18412_5950#" 5.0325
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x11.X" 204.518
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 65.8954
cap "a_19460_4644#" "a_19694_4952#" 9.45283
cap "a_3866_16177#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.328119
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 9.64795
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 7250.48
cap "a_15666_4670#" "a_16531_4952#" 2.75572
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x9.X" 1.25942
cap "a_2045_6078#" "a_4124_6052#" 0.00833806
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7684_8879#" 4.11528
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x1.x3.X" 198.482
cap "a_7888_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.204277
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x12.X" 1.241
cap "hgu_sarlogic_flat_0.x4.x11.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.693237
cap "a_8692_1179#" "hgu_cdac_half_1.db<1>" 0.0145824
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.0463802
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0393068
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 39.0091
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 224.075
cap "a_1325_11738#" "hgu_sarlogic_flat_0.x1.x8.S" 2.29069
cap "a_10098_6951#" "a_9676_6925#" 0.00286714
cap "a_10279_6951#" "a_10163_6925#" 39.6993
cap "hgu_cdac_sw_buffer_3.x9.X" "a_n4479_7727#" 211.328
cap "a_17068_5924#" "a_18412_5950#" 0.00826202
cap "a_16113_5036#" "a_16113_5310#" 4.45453
cap "a_8710_2530#" "a_8692_1179#" 0.343514
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x21.Q" 33.68
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n3049_7252#" 0.00457473
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1114_n1100#" 412.036
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0158656
cap "a_n890_2234#" "a_n876_1179#" 0.262985
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_8813_6052#" 6.81956
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_6841_1453#" 3.74291
cap "a_n806_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.85813
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 236.099
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 1187.03
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 4031.04
cap "a_3614_1868#" "a_4068_1842#" 116.99
cap "a_2398_1179#" "a_1993_1179#" 0.00245718
cap "a_11319_6951#" "a_11774_6925#" 152.997
cap "a_8678_2234#" "a_9146_1842#" 63.3099
cap "a_4533_2150#" "a_3614_1868#" 9.07266
cap "a_11684_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "a_4312_2150#" "a_4068_1842#" 10.4326
cap "a_7371_7798#" "a_7843_8008#" 149.863
cap "a_n6887_13761#" "a_n7047_13623#" 38.8042
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.d<6>" 71.493
cap "a_13163_1153#" "a_13067_1331#" 96.7371
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0478597
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.x5.Q" 6.77022
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0981889
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6006_1868#" 3.36474
cap "a_6535_6951#" "a_6369_6951#" 782.345
cap "a_3448_1868#" "a_4450_1153#" 0.105835
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_6422_7798#" 0.00134973
cap "a_n1189_1153#" "a_n638_n245#" 0.000625214
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 307.254
cap "a_8909_7798#" "a_8814_7798#" 96.845
cap "a_16287_5284#" "a_16113_5310#" 205.485
cap "a_15832_5316#" "a_16581_5510#" 139.336
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_9739_15176#" 1.2719
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3651_7087#" 216.067
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.327066
cap "a_3908_1179#" "hgu_cdac_half_0.d<0>" 0.0479438
cap "a_18819_5950#" "a_18973_5924#" 9.42692
cap "a_9627_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.1523
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_8761_6951#" 0.0703567
cap "a_16197_6316#" "a_16287_5924#" 0.0668742
cap "a_16020_5950#" "a_16113_6316#" 36.6828
cap "a_12382_8513#" "a_11775_8487#" 1.87354
cap "a_7574_6052#" "a_6369_6951#" 0.477487
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 859.301
cap "hgu_sarlogic_flat_0.x3.x63.Q_N" "a_12153_6352#" 0.00546007
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x26.Q" 0.130609
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.0643249
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_11856_7798#" 0.381555
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_sw_buffer_3.x11.X" 97.1709
cap "a_11626_1153#" "a_10771_1153#" 47.7234
cap "a_17775_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 211.823
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9382_6925#" 0.0931247
cap "a_15666_6596#" "a_16752_6590#" 9.07266
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 1.34329
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.154982
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_sw_buffer_0.x5.A" 0.0141144
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x19.Q" 39.1099
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n4397_8367#" 0.277547
cap "a_10624_1868#" "a_9760_1868#" 0.108588
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16448_14835#" 243.931
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9317_8513#" 0.0845843
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0767716
cap "a_10978_1868#" "a_10790_1868#" 188.605
cap "a_3908_1179#" "hgu_cdac_sw_buffer_0.x6.A" 0.290299
cap "a_615_2556#" "hgu_sarlogic_flat_0.x4.x8.X" 0.0375117
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 37.4307
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.x4.X" 17.6545
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4677_2234#" 186.913
cap "a_9332_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.220722
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7711_7824#" 0.0359603
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13524_2883#" 5.26478
cap "hgu_cdac_sw_buffer_1.x3.A" "a_13462_2234#" 0.00014671
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.d<2>" 0.0651103
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n1287_2708#" 18.2878
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_half_0.db<0>" 0.147053
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0289652
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0828877
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16000_10736#" 9.20721
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 2.16589
cap "a_2900_8879#" "hgu_sarlogic_flat_0.x1.x8.S" 0.583577
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 119.082
cap "a_n542_11334#" "hgu_cdac_half_1.d<2>" 0.00417532
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 146.245
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2058_1153#" 18.644
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1666_n1100#" 0.00600977
cap "a_7575_7798#" "a_7598_8513#" 0.259179
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x54.Q_N" 0.0058871
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_cdac_sw_buffer_2.x11.A" 0.0033331
cap "a_5695_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.184607
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x16.X" 0.0178756
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.00513889
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 229.053
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_19395_6968#" 0.0260622
cap "a_12573_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.131919
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_half_1.d<2>" 0.0148901
cap "a_4362_1842#" "a_3165_1868#" 0.0171375
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8379_1153#" 178.36
cap "a_6841_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "hgu_cdac_sw_buffer_0.x7.X" "a_n1158_n1744#" 1.10448
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13207_2556#" 0.753628
cap "hgu_cdac_sw_buffer_0.x5.A" "a_10341_1868#" 0.00182101
cap "a_12069_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0373948
cap "a_13065_2708#" "m1_n1268_3183#" 0.196931
cap "a_11317_1347#" "hgu_cdac_sw_buffer_1.x6.A" 0.0282672
cap "a_20167_5950#" "a_20167_6606#" 4.18774
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x3.x54.CLK" 8.63629
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x16.X" 8.6145
cap "a_11320_8513#" "a_12019_8795#" 0.245765
cap "a_18058_6596#" "a_19460_6564#" 49.2297
cap "a_18224_6596#" "a_18973_6790#" 138.868
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6754_1842#" 118.743
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" "a_14726_8215#" 0.828649
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4976_1868#" 0.160849
cap "a_3595_1153#" "a_4212_1868#" 0.107872
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_4449_1453#" 245.044
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2057_1453#" 157.647
cap "a_8586_1868#" "a_8786_1868#" 0.380639
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_sw_buffer_1.x5.A" 0.0731653
cap "hgu_cdac_half_1.d<1>" "a_14101_2150#" 0.0277187
cap "a_108_11334#" "a_n1149_11676#" 0.210275
cap "a_2369_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.4024
cap "hgu_cdac_half_1.d<1>" "a_12626_6262#" 0.0647009
cap "a_19395_5950#" "a_18819_5950#" 0.00245718
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 87.212
cap "a_n54284_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 350.109
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.0149711
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 142.48
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_1.x9.X" 0.00450566
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 1.10256
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x2.X" 17.674
cap "a_4564_1179#" "a_4450_1153#" 0.0213612
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 781.086
cap "a_15953_12263#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 13.1886
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1749_1347#" 0.0924132
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1666_n1100#" 0.145091
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x48.Q_N" 8.19309
cap "a_12555_6925#" "a_12556_8487#" 2.37166
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 28.5301
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x51.CLK" 722.707
cap "a_3614_1868#" "a_6194_1868#" 0.00366824
cap "a_879_11334#" "a_2323_11578#" 0.00226433
cap "a_7369_6352#" "a_7071_6052#" 136.691
cap "a_7370_6052#" "a_6829_6078#" 125.474
cap "hgu_cdac_sw_buffer_0.x4.A" "a_10341_1868#" 0.00229484
cap "a_11317_1347#" "a_10624_1868#" 0.00387848
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 538.537
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 94.5267
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x3.x2.X" 0.0230502
cap "hgu_cdac_half_1.d<1>" "a_14404_2136#" 0.0127409
cap "hgu_cdac_half_1.d<1>" "a_1178_6950#" 0.13187
cap "a_12154_8098#" "a_12555_6925#" 0.377816
cap "a_11684_7317#" "a_11774_6925#" 0.0668742
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_10341_1868#" 0.441997
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0751845
cap "a_n54850_7371#" "a_n54754_7657#" 0.465119
cap "a_2398_1179#" "hgu_cdac_sw_buffer_1.x4.A" 0.0606034
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n55304_8227#" 8.27258
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8761_6951#" 790.908
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1749_1347#" 0.160699
cap "a_8006_8795#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00193247
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x66.CLK" 1.76272
cap "a_14746_2556#" "hgu_sarlogic_flat_0.x3.x66.CLK" 1.94754
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 105.835
cap "a_12012_2136#" "hgu_cdac_sw_buffer_0.x6.A" 0.053182
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_3860_2556#" 5.0686
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1222_1868#" 748.793
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_2786_2883#" 0.796524
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3497_2708#" 0.496892
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 1.33452
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.270148
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.155738
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x28.Q" 29.2642
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12494_6078#" 0.0769031
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 18.4002
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x24.Q" 13.411
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 536.128
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53834_7113#" 5.47213
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 2.10727
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_1.x5.X" 0.143704
cap "a_n2251_7253#" "a_n2301_7728#" 0.272419
cap "hgu_cdac_sw_buffer_0.x5.A" "a_11084_1179#" 0.2249
cap "a_13163_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.90571
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6934_10472#" 0.087076
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 4.09158
cap "a_546_11738#" "hgu_sarlogic_flat_0.x1.x9.Y" 5.19009
cap "a_17068_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 123.549
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_1.x6.A" 1.9215
cap "a_4437_6078#" "a_5319_7824#" 0.0125654
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 79.9956
cap "a_3000_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 6.87887
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n54752_8227#" 224.908
cap "a_18224_5316#" "a_17068_5284#" 0.0224406
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x20.X" 0.0131911
cap "a_6990_6925#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 307.644
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12153_6352#" 0.0903648
cap "a_18973_6790#" "a_19286_5950#" 0.0196205
cap "a_n3387_7727#" "a_n4397_8367#" 19.5538
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2786_2883#" 60.6789
cap "a_n876_1179#" "a_n643_1347#" 123.825
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16221_6968#" 1.78286
cap "hgu_cdac_half_1.db<0>" "a_2586_6052#" 0.0350813
cap "a_18058_5316#" "a_18058_4670#" 15.0047
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_0.x2.X" 22.5926
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 127.313
cap "a_8813_6052#" "hgu_cdac_half_1.db<1>" 0.00785337
cap "a_10181_8106#" "a_9222_7824#" 0.0121322
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_7771_6925#" 0.0221759
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "a_14726_8215#" 2.97353
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19395_6968#" 1.23675
cap "a_14018_1153#" "a_14490_1363#" 149.675
cap "a_1586_8513#" "a_2501_8487#" 116.549
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9568_1868#" 1.11078
cap "a_15832_4670#" "a_18058_4670#" 0.0400429
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_8925_1347#" 3.21627
cap "a_14654_7939#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.105069
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n386_1545#" 0.083549
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 172.228
cap "a_3614_1868#" "a_6006_1868#" 0.294248
cap "a_1123_11360#" "a_1325_11738#" 0.893863
cap "hgu_cdac_sw_buffer_0.x4.A" "a_11084_1179#" 0.383968
cap "a_n1058_3698#" "a_n858_2530#" 1.64538
cap "a_18679_6564#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.283443
cap "a_2585_6352#" "a_3302_6078#" 1.90245
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_2790_6052#" 3.11432
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_19694_5310#" 0.020178
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 1.69321
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00129664
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 96.6581
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.544034
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13207_2556#" 1.69618
cap "m1_n1268_3395#" "a_11102_2530#" 0.104233
cap "a_6533_1347#" "hgu_cdac_sw_buffer_1.x3.A" 0.0392622
cap "hgu_cdac_half_1.d<1>" "a_n607_7947#" 8.4699
cap "a_8852_1842#" "a_8925_1347#" 0.1006
cap "a_6421_6052#" "a_4977_6352#" 0.695972
cap "a_2476_1461#" "a_2262_1153#" 10.4326
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_5987_1153#" 6.77022
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11084_1179#" 2.57381
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16752_6232#" 0.149963
cap "a_9221_6078#" "hgu_cdac_half_1.db<0>" 0.0289608
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x27.X" 0.0973463
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7949_1868#" 0.387601
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0162632
cap "a_n220_1179#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.524014
cap "a_18224_6596#" "a_19286_5950#" 0.0812733
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 30.1656
cap "a_8761_6951#" "a_8005_7233#" 0.0405978
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 246.9
cap "a_n964_n464#" "a_n1190_n245#" 87.2928
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x57.Q_N" 0.107278
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "a_n1149_11335#" 1.2719
cap "a_3929_14512#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.12984
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2814_8513#" 203.068
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.035739
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12098_2883#" 190.856
cap "hgu_cdac_half_1.d<1>" "a_8813_6052#" 0.0197807
cap "hgu_cdac_half_1.db<0>" "a_10790_1868#" 0.00536405
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6934_10748#" 0.197105
cap "a_n6292_6446#" "a_n7216_6420#" 0.146119
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_half_1.db<1>" 137.645
cap "a_n197_1545#" "a_n334_1153#" 9.07266
cap "a_n1749_7728#" "hgu_cdac_sw_buffer_2.x11.A" 10.6534
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 16.8177
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18224_4670#" 249.899
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x29.Q" 25.9585
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x5.Q_N" 27.8931
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_1.x6.X" 0.0200632
cap "a_12280_2883#" "a_12352_2883#" 0.663553
cap "a_1945_10648#" "hgu_sarlogic_flat_0.x1.x3.X" 0.0183641
cap "a_8678_2234#" "a_7228_2136#" 0.00800396
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10673_2708#" 0.286233
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x4.x15.X" 0.0170062
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_1.x3.A" 0.134674
cap "a_4893_8487#" "a_4892_6925#" 1.20801
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.337744
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.00546007
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9234_1153#" 698.829
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_6842_1153#" 18.965
cap "a_14566_8353#" "a_14566_8077#" 31.6127
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18058_5950#" 0.135621
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x8.S" 99.1857
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.d<2>" 563.758
cap "a_11915_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0401551
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 457.34
cap "a_4450_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.514895
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "a_1676_1842#" 0.0198927
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_13761#" 0.373838
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 2934.65
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.524311
cap "m1_n1268_3183#" "a_11244_1842#" 0.0342025
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x1.X" 3.64763
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 14.9016
cap "a_n7047_12137#" "a_n6959_12137#" 2.2654
cap "a_6300_1179#" "a_5891_1331#" 0.0424254
cap "a_2262_1153#" "a_1516_1179#" 198.527
cap "a_9292_7317#" "a_8927_6951#" 0.0445002
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_1.x6.X" 0.0158636
cap "a_11966_1179#" "a_11561_1179#" 0.00245718
cap "a_2988_8487#" "a_3378_9360#" 0.0954084
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0042746
cap "a_n1147_7253#" "hgu_cdac_half_1.db<1>" 0.0207449
cap "a_18224_5316#" "a_16581_5510#" 0.0808685
cap "a_11601_8879#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0174005
cap "a_3977_6951#" "a_6369_6951#" 1.75954
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0435229
cap "a_2033_8879#" "a_2036_7824#" 0.34706
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4030_7798#" 12.1793
cap "a_8925_1347#" "hgu_cdac_sw_buffer_0.x3.A" 0.215988
cap "a_n1158_n1744#" "a_190_n245#" 0.071473
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_8423_2883#" 0.863679
cap "a_14566_8353#" "a_14654_8353#" 2.2654
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_20167_4670#" 34.9648
cap "a_11625_1453#" "a_13709_1347#" 0.0586219
cap "a_11626_1153#" "a_13476_1179#" 0.00455589
cap "a_4332_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 7.91192
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0428461
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16221_6968#" 0.0987234
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_16041_12677#" 0.96748
cap "a_10638_14236#" "a_10550_14098#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6516_6052#" 0.201451
cap "hgu_cdac_half_0.db<1>" "a_14018_1153#" 0.176523
cap "a_14654_8491#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.852074
cap "a_11709_2150#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0277187
cap "a_19286_6968#" "a_19191_6912#" 2.76336
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 1.14957
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13930_1842#" 0.213619
cap "a_18058_4670#" "a_19144_4952#" 5.91917
cap "a_n1240_n1104#" "a_n1190_n245#" 0.272419
cap "hgu_sarlogic_flat_0.x3.x6.X" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00456562
cap "a_2820_n241#" "hgu_cdac_sw_buffer_1.x6.X" 0.0349859
cap "m1_n1268_3183#" "a_1970_1842#" 0.0408936
cap "a_9763_7798#" "a_9967_7798#" 116.949
cap "a_16894_5688#" "a_16427_5676#" 3.15823
cap "a_17068_4644#" "a_17068_5284#" 15.9638
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "m1_n1268_3395#" 0.0127734
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "a_12381_6951#" 0.00957561
cap "a_9620_2136#" "a_9962_2883#" 2.318
cap "a_14222_1153#" "a_14490_1363#" 206.408
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 46.8848
cap "a_18679_6564#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 500.737
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4913_6078#" 0.943488
cap "a_10680_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 108.788
cap "a_n54567_7371#" "a_n54567_7835#" 12.5796
cap "a_14018_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00851709
cap "a_n2219_8368#" "hgu_cdac_sw_buffer_2.x12.X" 0.124985
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9332_12677#" 0.179953
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16197_6316#" 5.69787
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 8.6841
cap "a_879_11334#" "a_n134_11726#" 63.2838
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_1.db<0>" 33.3678
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 40.8698
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1622_1179#" 0.0525306
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_2.x9.X" 0.0120633
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.313777
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.184815
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x5.x1[0].Q" 0.0120588
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_6842_1153#" 0.923437
cap "hgu_cdac_half_1.d<1>" "a_n1147_7253#" 0.471448
cap "a_19395_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0266671
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_12551#" 0.57252
cap "a_7842_6262#" "a_7887_6951#" 0.0100638
cap "a_13966_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.9817
cap "a_1534_2530#" "a_1222_1868#" 3.22666
cap "hgu_cdac_sw_buffer_0.x4.X" "a_n1158_n1744#" 5.1238
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_1.x4.A" 0.00725444
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.109693
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_3448_1868#" 0.0328522
cap "a_n53647_7835#" "a_n53551_7113#" 0.465119
cap "a_1637_6052#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.4683
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 0.780312
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7234_7233#" 0.290758
cap "a_6517_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0586648
cap "a_4449_1453#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.000229609
cap "a_13163_1153#" "a_14017_1453#" 31.9271
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" 1166.86
cap "a_6817_8879#" "a_7131_8513#" 25.8462
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 5.63995
cap "a_7888_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 5.56697
cap "a_17775_5950#" "hgu_sarlogic_flat_0.x5.x1[2].Q" 74.3595
cap "a_n871_7253#" "hgu_cdac_half_1.db<1>" 0.0207449
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x9.Y" 0.194459
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_half_1.d<6>" 1.85735
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.705224
cap "hgu_cdac_sw_buffer_3.x11.A" "hgu_cdac_sw_buffer_3.x9.X" 32.7858
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_10681_7824#" 0.0550312
cap "a_n130_1153#" "a_583_1179#" 0.080689
cap "a_10673_2708#" "a_11132_2883#" 0.663553
cap "a_n6959_12551#" "a_n6887_12551#" 2.2654
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_4332_8513#" 0.0740842
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x23.Q_N" 6.363
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0127829
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0669004
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_19460_5284#" 0.0766838
cap "a_12733_1868#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 185.454
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x1.x8.S" 366.942
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 540.011
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0498673
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x2.A" 126.953
cap "hgu_cdac_sw_buffer_3.x12.X" "hgu_cdac_half_1.db<1>" 0.166087
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x26.Q_N" 7.20011
cap "a_12672_8513#" "a_12491_8513#" 0.0411078
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x8.X" 8.86026
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0444088
cap "a_19286_4670#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 0.00957561
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 479.926
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 1179.18
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x9.X" 2.4978
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "a_10575_16177#" 0.21407
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18589_6590#" 4.25381
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_18505_5036#" 0.0189321
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_half_0.db<1>" 0.0192242
cap "a_12292_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.399764
cap "a_11153_6951#" "a_10163_6925#" 1.16178
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 6.88852
cap "hgu_tah_0.vip" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 12.3619
cap "a_14245_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "a_3866_15625#" 0.276178
cap "a_1942_n460#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.00497457
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11538_1842#" 0.0519435
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_sarlogic_flat_0.x4.x17.X" 220.157
cap "a_10075_7317#" "a_9989_6951#" 9.75667
cap "a_9146_1842#" "a_9234_1153#" 0.389412
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18613_4670#" 0.613782
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_10870_6951#" 27.4699
cap "hgu_cdac_half_1.d<1>" "a_n871_7253#" 0.893169
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14017_1453#" 41.6966
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 731.619
cap "a_3898_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 67.9389
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7176_1868#" 1.32452
cap "a_12154_8098#" "a_12153_6352#" 0.013157
cap "a_1749_1347#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 3.21627
cap "a_18819_6956#" "a_19395_6968#" 0.00245718
cap "a_9332_12125#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.37591
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10183_2556#" 1.15242
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x19.Q" 33.1024
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.000541183
cap "a_6991_8487#" "a_6724_8513#" 0.0698533
cap "a_n7678_6901#" "a_n7760_6349#" 16.435
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4014_1179#" 0.478018
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 194.786
cap "a_n335_1453#" "a_1516_1179#" 0.262179
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x23.Q" 86.5306
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x33.Q" 1106.38
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11756_1868#" 7.01734
cap "a_17068_4644#" "a_16581_5510#" 0.0768418
cap "a_9096_2150#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0101002
cap "a_5695_8190#" "a_5183_7798#" 0.0668742
cap "a_7771_6925#" "a_9989_6951#" 0.00185744
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8586_1868#" 160.774
cap "hgu_cdac_half_0.db<0>" "a_14490_1363#" 0.0583799
cap "hgu_cdac_half_0.db<1>" "a_14222_1153#" 0.148777
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.000578762
cap "a_n55674_7113#" "a_n55391_7113#" 14.4561
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0254898
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_1325_14758#" 1.29596
cap "a_2530_1363#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0171617
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 166300
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x3.x4.X" 0.147074
cap "a_1164_n241#" "a_190_n245#" 0.00580597
cap "a_6318_2530#" "hgu_sarlogic_flat_0.x3.x57.CLK" 66.1983
cap "a_6925_2150#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.850993
cap "a_18224_5316#" "a_18923_5310#" 0.245765
cap "a_18679_5284#" "a_18589_5310#" 0.0668742
cap "a_14222_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0388444
cap "hgu_cdac_sw_buffer_1.x3.A" "a_11538_1842#" 0.0137412
cap "a_n6526_6819#" "hgu_tah_0.tah_vn" 94.7414
cap "m1_n1268_3183#" "a_2285_2234#" 0.00578069
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6979_1545#" 0.0357848
cap "a_5695_8190#" "hgu_sarlogic_flat_0.x3.x4.X" 0.914511
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0627627
cap "a_11626_1153#" "a_11275_1461#" 0.0470713
cap "a_11625_1453#" "a_11574_1545#" 0.213477
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 291.45
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6829_6078#" 0.0823315
cap "a_n6887_12275#" "a_n6887_11999#" 31.6127
cap "a_12573_8106#" "hgu_sarlogic_flat_0.x3.x4.X" 0.846576
cap "a_3841_14650#" "a_1886_14958#" 0.017502
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.385063
cap "a_n6526_6819#" "a_n6994_7879#" 9.07092
cap "a_7285_8487#" "a_6536_8513#" 139.35
cap "a_7772_8487#" "a_6370_8513#" 49.2297
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.211057
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_5115_6444#" 0.945039
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.d<3>" 0.00573899
cap "a_1942_n460#" "a_1716_n241#" 87.2928
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7306_7824#" 1.38096
cap "a_12294_7824#" "a_12154_8098#" 1.25671
cap "a_12495_7824#" "a_11856_7798#" 3.15823
cap "hgu_cdac_half_1.d<5>" "a_n7047_12413#" 0.0562653
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5891_1331#" 189.271
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_9676_6925#" 0.747474
cap "a_9244_11987#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 14.9628
cap "a_15666_4670#" "a_15832_5316#" 0.138832
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_309_2150#" 0.0211533
cap "a_12490_6951#" "a_11914_6951#" 0.00245718
cap "a_n53834_7657#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 39.1636
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3313_9386#" 0.652174
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.73349
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 198.011
cap "a_5118_7824#" "a_5319_7824#" 0.333727
cap "a_n1240_n1104#" "hgu_cdac_sw_buffer_0.x9.X" 211.328
cap "a_7759_1179#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.262205
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_3841_14374#" 4.09158
cap "a_9950_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.93636
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.205211
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3898_9386#" 56.2605
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0269634
cap "a_9739_15176#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 8.87454
cap "hgu_tah_0.tah_vn" "a_n6994_7879#" 0.95841
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9760_1868#" 0.261986
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.00287393
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x16.X" 0.0198401
cap "a_4438_7824#" "a_4893_8487#" 0.0567435
cap "a_4680_7798#" "a_4425_8879#" 0.0246413
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_6370_8513#" 0.17644
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13016_1868#" 137.763
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 5.24629
cap "a_18505_5310#" "a_18058_5950#" 0.0921016
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.870623
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12239_7233#" 0.998569
cap "a_7046_1153#" "a_6841_1453#" 150.434
cap "a_1564_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 5.26478
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n595_7253#" 0.497424
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_971_14764#" 0.234196
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0435037
cap "hgu_cdac_sw_buffer_0.x4.X" "a_1164_n241#" 0.00225648
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2521_6444#" 0.363849
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0328522
cap "a_1886_14958#" "a_1732_15124#" 9.42692
cap "hgu_cdac_half_1.d<3>" "a_n6887_12551#" 0.00918182
cap "a_12359_7798#" "a_13073_7824#" 0.0698533
cap "a_n335_1453#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.0852057
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 5.86866
cap "a_7502_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.403501
cap "a_11154_8513#" "a_11320_8513#" 750.977
cap "a_13494_2530#" "hgu_sarlogic_flat_0.x4.x18.X" 0.150694
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6086_6951#" 0.00211309
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 0.20358
cap "a_19286_6968#" "a_19576_6956#" 28.1914
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8283_1331#" 3.68388
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_192_1868#" 15.0781
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0447497
cap "a_5889_2708#" "a_6031_2556#" 7.83272
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 29.0299
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 492.009
cap "hgu_cdac_half_1.d<4>" "a_n6934_10472#" 0.00890451
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 202.494
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12790_8795#" 5.58274
cap "a_4125_7798#" "a_4738_6951#" 0.0115546
cap "a_7130_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.609736
cap "a_12280_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 5.76528
cap "a_6533_1347#" "hgu_cdac_sw_buffer_1.x6.A" 0.0282672
cap "a_11084_1179#" "a_13067_1331#" 0.00612053
cap "a_140_2883#" "a_n107_2234#" 1.76042
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5987_1153#" 0.590043
cap "a_11855_6052#" "a_11600_7317#" 0.0240736
cap "a_11613_6078#" "a_12068_6925#" 0.0336324
cap "a_19460_6564#" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 0.724461
cap "hgu_cdac_half_0.db<1>" "a_7314_1363#" 0.0726468
cap "a_1820_1868#" "a_1222_1868#" 0.0603549
cap "a_18819_6956#" "a_18679_6564#" 69.9631
cap "a_14654_7939#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.852074
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7131_8513#" 0.230323
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.116889
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11775_8487#" 0.0440374
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x66.CLK" 1.59169
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.540953
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6841_1453#" 0.000745188
cap "a_4761_2234#" "a_4677_2234#" 8.57416
cap "a_9293_8879#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.43556
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 2472.9
cap "hgu_tah_0.sw_n" "a_192_10793#" 0.341798
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_2373_14732#" 207.657
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16287_5924#" 0.108521
cap "a_2808_n935#" "a_1114_n1100#" 0.00792631
cap "a_2206_n1100#" "a_1666_n1100#" 0.659501
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 65.6985
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.db<1>" 33372.9
cap "a_7314_1363#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0089877
cap "a_1749_1347#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00277218
cap "a_14566_8353#" "a_13263_8513#" 0.0133074
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_19286_5688#" 0.0128412
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.734071
cap "a_8678_2234#" "a_8232_1868#" 158.657
cap "a_11720_7824#" "a_11600_7317#" 0.011182
cap "a_16000_10460#" "a_16088_10598#" 70.3566
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.d<6>" 1845.8
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_334_10641#" 1.13356
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 28.2203
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n858_2530#" 250.035
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 147.28
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_3326_3698#" 2.28229
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10234_6262#" 1.95525
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18679_4644#" 2.14165
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.d<0>" 185.663
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 595.522
cap "a_6370_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0494863
cap "a_7284_6925#" "a_7772_8487#" 0.000107966
cap "a_3894_2234#" "a_4068_1842#" 206.408
cap "a_4362_1842#" "a_3614_1868#" 125.515
cap "hgu_cdac_half_0.db<1>" "a_2058_1153#" 0.176523
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x5.X" 0.463003
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9545_2234#" 0.253465
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x5.X" 0.00796545
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_half_0.d<1>" 0.0721022
cap "hgu_cdac_half_1.db<4>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0253595
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 93.3019
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1170_1868#" 727.828
cap "a_4362_1842#" "a_4312_2150#" 0.0121322
cap "a_9404_12677#" "a_9332_12677#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 42.7178
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0203565
cap "a_8761_6951#" "a_8927_6951#" 782.347
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x57.Q_N" 0.0745623
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 1007.34
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n334_1153#" 0.0251104
cap "m1_n1268_3183#" "a_4677_2234#" 0.00578069
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1247_2556#" 0.833855
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 190.038
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00667954
cap "a_n6887_12275#" "hgu_cdac_half_1.d<1>" 0.0112582
cap "a_9848_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.513766
cap "a_5064_8795#" "a_4144_8513#" 0.10945
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x4.x24.Q" 7.22731
cap "a_4843_8795#" "a_4599_8487#" 10.4326
cap "hgu_cdac_half_0.db<1>" "a_9706_1363#" 0.0726468
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 341.368
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16427_5676#" 21.7494
cap "a_14404_2136#" "a_14018_1153#" 0.63508
cap "a_14245_2234#" "a_14017_1453#" 0.00894118
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9404_12401#" 0.0473818
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0751845
cap "hgu_sarlogic_flat_0.x3.x48.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 3.13799
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4790_1179#" 32.3008
cap "a_n6959_14037#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.852074
cap "a_16581_4644#" "a_18679_4644#" 0.0452705
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 29.057
cap "hgu_cdac_half_1.d<0>" "a_11613_6078#" 0.064337
cap "a_1222_1868#" "a_1676_1842#" 116.99
cap "hgu_cdac_half_1.d<4>" "a_n6934_10748#" 0.00890451
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16752_5310#" 0.9275
cap "a_1382_10641#" "hgu_sarlogic_flat_0.x1.x3.A0" 3.70193
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0764151
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_3.x8.X" 2.30122
cap "a_11853_2234#" "a_11388_1868#" 3.15823
cap "a_n7216_6420#" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 7.17962
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11855_6052#" 0.155735
cap "a_9706_1363#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.039942
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6972_1868#" 7.01863
cap "a_5889_2708#" "hgu_sarlogic_flat_0.x4.x12.X" 87.6293
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10638_14236#" 1.11238
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "a_9332_11987#" 0.102782
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 29.3316
cap "a_9698_7824#" "a_8909_7798#" 0.0419646
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 8.86026
cap "a_6925_8513#" "a_6724_8513#" 0.367362
cap "a_6300_1179#" "hgu_cdac_sw_buffer_0.x5.A" 0.2249
cap "a_16041_12539#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 0.852074
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13016_1868#" 475.036
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.97391
cap "a_10680_6078#" "a_10234_6262#" 36.6828
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.00147654
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x7.X" 120.817
cap "a_4196_9386#" "a_3783_9360#" 0.357893
cap "a_10341_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "a_14148_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 7.01734
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.6601
cap "a_18973_4644#" "a_18505_5036#" 63.2838
cap "a_1610_1868#" "a_1502_2234#" 8.06792
cap "m1_n1268_3183#" "a_6754_1842#" 0.0408936
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0199985
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_cdac_half_1.db<1>" 28.996
cap "hgu_cdac_half_1.d<3>" "a_n2219_8368#" 32.9478
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "a_4001_14512#" 32.0043
cap "a_17003_5688#" "a_17068_5284#" 0.0419646
cap "a_16799_5632#" "a_16894_5688#" 2.76336
cap "a_7509_6078#" "a_6829_6078#" 0.37344
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 34.0149
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16113_12401#" 29.8997
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_18819_4670#" 0.0852731
cap "a_13709_1347#" "hgu_cdac_sw_buffer_1.x5.A" 0.0243815
cap "a_4978_6052#" "a_5318_6078#" 0.0603549
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5183_7798#" 489.455
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1164_n241#" 1.25725
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x9.A" 2.30122
cap "a_1196_n1740#" "a_1666_n1100#" 13.6319
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.556525
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_1.db<1>" 5.13493
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.x11.A" 0.637986
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18679_6564#" 0.0865449
cap "a_6300_1179#" "hgu_cdac_sw_buffer_0.x4.A" 0.383968
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_4001_13960#" 9.24709
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x10.A" 51.9259
cap "a_1749_1347#" "hgu_cdac_sw_buffer_0.x3.A" 0.215988
cap "a_19286_4670#" "a_19460_5284#" 0.0577266
cap "a_2820_11667#" "hgu_sarlogic_flat_0.x2.x3.Y" 9.62018
cap "a_n7216_6420#" "a_n7766_6446#" 7.74425
cap "a_11614_7824#" "a_11600_7317#" 0.160666
cap "a_11301_7798#" "a_12068_6925#" 0.883483
cap "a_10575_15625#" "a_10575_15901#" 31.6127
cap "a_n2251_7253#" "a_n3651_7087#" 0.000647568
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 442.693
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.x48.Q_N" 0.0382878
cap "a_16020_6590#" "a_15666_6596#" 66.2402
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n1699_7253#" 0.125167
cap "a_11538_1842#" "a_11960_1868#" 0.0195981
cap "a_3518_9386#" "a_3378_9360#" 0.156008
cap "a_12012_2136#" "a_12152_1868#" 38.2644
cap "hgu_cdac_half_1.db<5>" "a_n2219_8368#" 2.87474
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 192.959
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 55.9922
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5741.85
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53551_7113#" 36.5529
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0574819
cap "a_3497_2708#" "hgu_sarlogic_flat_0.x4.x6.A1" 196.773
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3929_14098#" 0.578807
cap "a_16894_5950#" "a_17068_5284#" 0.022292
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2188_1868#" 0.61222
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_11775_8487#" 0.201946
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.250049
cap "a_1502_14758#" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 0.535756
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.017545
cap "a_7370_8098#" "a_7285_8487#" 0.745726
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2117_8879#" 5.58159
cap "a_2268_n241#" "hgu_cdac_sw_buffer_1.x11.X" 0.00867349
cap "a_2489_15124#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.35244
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_108_11334#" 199.47
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1107_1331#" 0.0889424
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x27.Q_N" 36.7099
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_cdac_half_1.d<1>" 29.151
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.198975
cap "a_9328_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.96308
cap "hgu_sarlogic_flat_0.x1.x4.OUT" "a_n1149_11335#" 146.38
cap "a_n1699_7253#" "hgu_cdac_sw_buffer_2.x1.A" 115.329
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.x2.A" 0.539906
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_17302_5310#" 0.141388
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n54850_7835#" 0.0733562
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.00996322
cap "a_n716_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0135605
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0660382
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x4.x18.X" 8.62733
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x24.Q" 33.694
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.150911
cap "hgu_cdac_half_0.db<0>" "a_4449_1453#" 0.202811
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x26.Q" 0.180301
cap "a_4141_1347#" "hgu_cdac_half_0.d<1>" 0.0212377
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10710_13960#" 13.458
cap "a_11084_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.512938
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8927_6951#" 344.758
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.748188
cap "a_1325_14758#" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 0.672215
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.x26.Q_N" 32.4904
cap "a_2058_1153#" "a_4449_1453#" 0.000401172
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 787.656
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1107_1331#" 0.155627
cap "a_2057_1453#" "a_4450_1153#" 0.00547824
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0705628
cap "a_n638_n245#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.00265138
cap "a_611_11594#" "a_544_11360#" 0.946053
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n53364_7371#" 0.465119
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 448.756
cap "a_342_11360#" "hgu_tah_0.sw" 0.0603491
cap "a_14404_2136#" "a_14222_1153#" 0.425504
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2323_10792#" 298.381
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_2.x7.X" 0.194409
cap "a_4978_6052#" "a_7029_6360#" 0.0405978
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 37.0869
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.271857
cap "a_16221_5950#" "a_16020_5950#" 0.367362
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.x33.Q" 2.75786
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.258038
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18224_5950#" 13.0115
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.340718
cap "hgu_cdac_half_0.db<0>" "a_8692_1179#" 0.1436
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 440.694
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.522115
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.0280744
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x3.x51.CLK" 5.06824
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_19286_5950#" 0.00957561
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0331186
cap "a_8086_6444#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.00555193
cap "a_n197_1545#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0276743
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.00338817
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 0.0433703
cap "a_16088_10598#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.276178
cap "m1_n1268_3395#" "a_10624_1868#" 0.0353356
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0578792
cap "a_10978_1868#" "a_11178_1868#" 0.380639
cap "a_2584_1868#" "a_3448_1868#" 0.108588
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4450_1153#" 158.912
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 3.92259
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_52_2136#" 671.571
cap "a_13262_6951#" "a_11153_6951#" 0.103437
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x66.CLK" 69.9428
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 29.955
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5397_2556#" 0.0132361
cap "a_2900_8879#" "a_2501_8487#" 1.32533
cap "a_9899_6444#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.2764
cap "a_17068_5924#" "a_18224_5950#" 0.0224406
cap "a_17003_5688#" "a_16581_5510#" 0.00286714
cap "a_7131_8513#" "a_7503_8513#" 0.333727
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" 1166.86
cap "a_16581_5924#" "a_16020_5950#" 0.0378806
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8005_7233#" 1.03168
cap "a_3929_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.54877
cap "a_9438_1153#" "a_8925_1347#" 1.89299
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.d<1>" 15.0506
cap "a_9706_1363#" "a_8692_1179#" 63.3099
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9464_7798#" 0.000130029
cap "a_9698_8190#" "a_9762_8098#" 0.213477
cap "a_9900_8190#" "a_9464_7798#" 4.12335
cap "m1_n1268_3183#" "a_7949_1868#" 0.0245161
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 153.409
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16088_10874#" 17.4782
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0736908
cap "a_18412_5310#" "a_18505_5310#" 36.6828
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_4030_7798#" 86.7563
cap "a_5183_7798#" "a_5496_8513#" 0.0776364
cap "hgu_cdac_half_1.db<3>" "a_n2251_7253#" 0.000651443
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n7047_12137#" 0.0681119
cap "a_12359_7798#" "a_12672_8513#" 0.0776364
cap "a_3908_1179#" "hgu_cdac_sw_buffer_1.x9.A" 0.117963
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x3.x5.X" 5.22407
cap "a_5613_7233#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.00816243
cap "a_19191_6912#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.0946404
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x11.X" 9.64201
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.169228
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_7570_2556#" 4.98681
cap "a_12733_1868#" "hgu_sarlogic_flat_0.x4.x17.X" 33.8264
cap "a_11538_1842#" "hgu_cdac_sw_buffer_1.x6.A" 0.000321797
cap "a_12287_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00778876
cap "a_10163_6925#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0016536
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_2287_6052#" 0.187954
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0142308
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "a_15832_4670#" 0.00417535
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n23_2234#" 0.00210202
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.915695
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12292_8190#" 1.13894
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_sw_buffer_3.x11.A" 0.150466
cap "m1_n1268_3183#" "a_10673_2708#" 0.196931
cap "a_6724_8513#" "a_4893_8487#" 0.00148564
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5496_8513#" 5.56697
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_19576_6956#" 0.00684948
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x11.X" 137.986
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1666_n1100#" 0.0181839
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5176_2556#" 1.4875
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x69.Q_N" 71.6212
cap "a_n53930_7835#" "a_n53834_7113#" 0.465119
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_5379_6925#" 0.0221759
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4424_7317#" 0.0295688
cap "hgu_cdac_sw_buffer_1.x4.A" "a_6841_1453#" 0.116308
cap "a_13582_1179#" "a_13953_1179#" 0.0419326
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.2951
cap "a_4125_7798#" "a_4739_8513#" 0.107771
cap "a_15832_5950#" "a_16113_5310#" 0.156454
cap "a_15666_5950#" "a_16581_5510#" 0.0107085
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11774_6925#" 5.08868
cap "a_9461_2234#" "hgu_sarlogic_flat_0.x4.x16.X" 0.28124
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7887_6951#" 0.565252
cap "hgu_cdac_sw_buffer_1.x3.A" "a_7069_2234#" 0.00044922
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.77825
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" -8.47256e-18
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 0.031012
cap "a_9116_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 164.525
cap "hgu_comp_flat_0.RS_n" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 1.17435
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_138_1363#" 0.278801
cap "a_11538_1842#" "a_10624_1868#" 139.665
cap "a_7598_8513#" "a_7503_8513#" 2.76336
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 190.44
cap "a_19460_5284#" "a_18973_5510#" 269.677
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x4.x2.A" 0.666125
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_1.x5.A" 0.0557132
cap "a_14726_7939#" "a_14726_8215#" 31.6127
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 57.5458
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0151477
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4654_1153#" 0.919725
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1026
cap "a_12555_6925#" "a_12153_6352#" 0.342844
cap "a_2199_15136#" "a_2489_15124#" 28.1914
cap "a_18679_5924#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 498.579
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n53647_7371#" 2.83488
cap "a_5557_1868#" "a_6006_1868#" 0.539343
cap "a_n2301_7728#" "hgu_cdac_half_1.db<1>" 2.8397
cap "a_14404_2136#" "hgu_cdac_half_0.db<0>" 0.0385227
cap "a_12089_6444#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0108135
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 88.08
cap "a_14148_1868#" "a_13930_1842#" 0.37344
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 3.00098
cap "a_15953_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 9.59031
cap "a_11320_8513#" "a_12155_7798#" 0.117861
cap "a_11154_8513#" "a_12359_7798#" 0.695583
cap "a_6517_7798#" "a_6422_7798#" 96.845
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2141_2150#" 3.09643
cap "a_n7022_10334#" "hgu_cdac_half_1.d<5>" 0.0700308
cap "a_11613_6078#" "a_9762_6052#" 0.308118
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_16000_10736#" 19.4496
cap "a_12068_6925#" "a_11914_6951#" 9.42692
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4144_8513#" 0.005822
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55674_7657#" 204.241
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6790_1545#" 0.083549
cap "a_12069_8487#" "a_12468_8879#" 1.32533
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10710_14512#" 13.458
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n54567_7371#" 1.20262
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.92524
cap "a_5063_7233#" "a_5205_6951#" 4.12335
cap "a_n7047_13623#" "hgu_cdac_half_1.d<5>" 0.0562653
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13370_1868#" 160.765
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.048755
cap "hgu_cdac_half_1.db<2>" "a_n2219_8368#" 1.31902
cap "a_15666_5316#" "a_17068_5284#" 49.2297
cap "a_n806_2234#" "a_n716_1842#" 0.0668742
cap "a_9990_8513#" "a_10076_8879#" 9.75667
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_cdac_sw_buffer_0.x6.A" 0.257923
cap "a_334_10968#" "a_192_10793#" 5.57222
cap "a_7370_8098#" "a_6536_8513#" 0.0723713
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7509_6078#" 0.316564
cap "a_12154_8098#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0250833
cap "hgu_cdac_half_1.d<1>" "a_11855_6052#" 0.0182037
cap "a_4978_8098#" "a_6422_7798#" 0.35643
cap "a_9620_2136#" "a_9760_1868#" 38.2644
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 0.15406
cap "a_9371_1545#" "a_8692_1179#" 6.51542
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_9233_1453#" 0.000229609
cap "a_n107_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0435229
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1395.8
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n3049_7252#" 0.0112564
cap "a_18973_4644#" "a_18819_4670#" 9.42692
cap "hgu_cdac_sw_buffer_0.x5.A" "a_11070_2234#" 0.000216573
cap "hgu_cdac_half_1.d<0>" "a_n7047_12413#" 0.0981677
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.x4.X" 0.0235605
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x4.x25.Q" 307.755
cap "a_19576_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 14.235
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x10.Y" 1.3759
cap "a_9763_7798#" "a_9382_6925#" 0.504446
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2975_1179#" 109.189
cap "a_7707_8513#" "a_7772_8487#" 0.0419646
cap "a_1716_n241#" "hgu_cdac_sw_buffer_0.x5.A" 0.0290596
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x3.A0" 1.9227
cap "a_1137_14764#" "a_1418_14758#" 155.321
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x48.Q_N" 0.00937813
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0105174
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 221.927
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.262222
cap "a_10663_16039#" "a_10575_15901#" 70.3566
cap "a_12012_2136#" "hgu_cdac_sw_buffer_1.x9.A" 0.0349268
cap "a_9761_6352#" "hgu_cdac_half_1.d<0>" 0.0612707
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_9464_7798#" 0.013589
cap "a_6533_1347#" "a_6406_1179#" 25.6382
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6887_12551#" 0.0257489
cap "hgu_cdac_sw_buffer_1.x4.A" "a_13163_1153#" 0.149305
cap "a_394_2883#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.129019
cap "a_6348_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.862752
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 261.299
cap "a_9763_7798#" "a_9383_8487#" 3.36364
cap "a_9967_7798#" "a_8928_8513#" 2.2115
cap "a_n6959_11999#" "a_n6887_11999#" 2.2654
cap "a_4144_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 158.81
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.327066
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 2.01487
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "a_14654_7663#" 0.209969
cap "a_4125_7798#" "a_4144_8513#" 0.663376
cap "a_406_11482#" "a_1019_10793#" 0.132617
cap "hgu_cdac_sw_buffer_0.x4.A" "a_11070_2234#" 0.00027135
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13524_2883#" 0.26268
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16799_5632#" 4.75249
cap "a_11600_7317#" "a_11319_6951#" 155.303
cap "a_18679_5284#" "a_18505_5036#" 0.129418
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 71.8605
cap "a_9966_6052#" "a_9762_8098#" 0.00125771
cap "a_15666_4670#" "a_17068_4644#" 49.2297
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 2.20445
cap "a_8281_2708#" "a_8740_2883#" 0.663553
cap "a_1716_n241#" "hgu_cdac_sw_buffer_0.x4.A" 0.0188111
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 62.4129
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.00811415
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 0.00517387
cap "a_n55770_7835#" "a_n55674_7657#" 322.134
cap "a_n2251_7253#" "hgu_cdac_half_1.d<2>" 0.00794062
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11070_2234#" 8.73992
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18589_6316#" 0.285832
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00507348
cap "a_9461_2234#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.010756
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x4.x17.X" 0.0644622
cap "a_12098_1363#" "a_12098_2883#" 0.00157176
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 2285.14
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n1149_11335#" 2.78771
cap "a_18058_5316#" "a_17068_5284#" 1.16178
cap "a_n335_1453#" "a_140_2883#" 0.00138877
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_half_1.d<5>" 41.3607
cap "a_5695_8190#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.0511783
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0471874
cap "hgu_comp_flat_0.RS_p" "hgu_comp_flat_0.P" 0.0855675
cap "hgu_tah_0.sw" "hgu_cdac_half_1.db<1>" 0.00821986
cap "a_18679_6564#" "a_18505_6590#" 205.485
cap "a_2521_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.786839
cap "a_11319_6951#" "a_10870_6951#" 0.374487
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 2.69926
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 6.57901
cap "a_16581_5924#" "a_17184_5950#" 51.1169
cap "a_4141_1347#" "a_3595_1153#" 207.499
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_5063_7233#" 0.0251616
cap "a_5318_6078#" "a_5117_6078#" 0.333727
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1.38078
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 6.51436
cap "a_7260_1461#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.00375476
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_1.x4.A" 0.09378
cap "hgu_tah_0.sw_n" "hgu_tah_0.vip" 237.136
cap "a_7370_8098#" "a_7711_7824#" 1.18465
cap "a_18973_6790#" "a_18058_5950#" 0.0863375
cap "a_11574_1545#" "hgu_cdac_half_1.db<1>" 0.0823988
cap "a_11813_6360#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.020178
cap "hgu_cdac_sw_buffer_0.x5.A" "a_4068_1842#" 0.00630575
cap "a_9146_1842#" "hgu_cdac_sw_buffer_0.x5.A" 0.0203234
cap "a_n7660_7467#" "hgu_cdac_sw_buffer_3.x9.X" 2.11901
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_8288_6078#" 0.0133968
cap "a_n1158_n1744#" "hgu_cdac_half_0.d<1>" 0.33667
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x10.A" 0.459771
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.sw_n" 0.145589
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 3.26519
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10234_6262#" 1.46301
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11319_6951#" 0.0189783
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_0.x2.X" 56.2767
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_0.x1.X" 169.343
cap "a_15666_5316#" "a_16581_5510#" 125.474
cap "a_4922_1363#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 331.91
cap "a_6300_1179#" "a_5840_1868#" 0.726589
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 1185.94
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5380_8487#" 730.604
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x12.X" 2.46432
cap "a_8232_1868#" "a_9234_1153#" 0.105835
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13370_1868#" 125.283
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 11703.8
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 0.0206574
cap "a_n447_11350#" "a_192_10793#" 0.0386025
cap "a_19694_6590#" "hgu_sarlogic_flat_0.x5.x1[0].Q" 2.5851
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19144_6232#" 0.0712389
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_7305_6078#" 0.0351281
cap "a_10638_14098#" "a_10710_13960#" 2.2654
cap "a_3977_6951#" "a_4842_7233#" 2.75572
cap "hgu_comp_flat_0.RS_p" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 65.85
cap "a_1107_1331#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 190.458
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4068_1842#" 0.00779117
cap "a_9146_1842#" "hgu_cdac_sw_buffer_0.x4.A" 0.0254983
cap "a_19576_6956#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.485229
cap "hgu_cdac_half_1.d<1>" "hgu_tah_0.sw" 0.010457
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 163.55
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "a_14726_8215#" 32.0043
cap "a_10164_8487#" "a_11601_8879#" 0.00798209
cap "hgu_cdac_sw_buffer_1.x4.A" "a_4450_1153#" 0.0824049
cap "a_7759_1179#" "a_7046_1153#" 0.080689
cap "a_7558_1545#" "a_7314_1363#" 9.7173
cap "a_18224_6596#" "a_18058_5950#" 0.138832
cap "a_18058_6596#" "a_18224_5950#" 0.138832
cap "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 33.0325
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18613_5688#" 0.303068
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.002121
cap "a_1502_2234#" "a_1056_1868#" 158.657
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_n424_3698#" 0.640375
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_half_0.db<0>" 0.16266
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_1.x3.A" 0.129492
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2.10163
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.963009
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11774_6925#" 0.0123216
cap "a_17068_6564#" "a_19286_6968#" 0.00185744
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 1.66702
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4679_6052#" 0.326328
cap "a_11206_7798#" "a_11614_7824#" 0.436967
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x7.Y" 0.0421916
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.14617
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7456_8795#" 0.00149794
cap "hgu_cdac_sw_buffer_1.x5.A" "a_3614_1868#" 0.00572897
cap "a_18505_6590#" "a_18589_6590#" 9.7173
cap "hgu_cdac_sw_buffer_1.x4.A" "a_8925_1347#" 0.0330642
cap "a_6300_1179#" "a_6491_1461#" 0.324014
cap "a_n130_1153#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.92132
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0640103
cap "a_3954_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.364478
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_4679_6052#" 0.00431854
cap "a_n7022_15426#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.638094
cap "a_5166_1179#" "a_5367_1179#" 0.380639
cap "a_2476_1461#" "a_2058_1153#" 2.75572
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_9208_7317#" 0.000148388
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0211502
cap "a_15953_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.174332
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_5924#" 487.01
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "a_16041_12677#" 0.852074
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_9706_1363#" 0.261239
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00987451
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x29.Q" 1.44779
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n858_2530#" 1.89194
cap "a_15832_5316#" "a_16427_5676#" 1.18465
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0125609
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4385_1179#" 0.167971
cap "a_18058_5316#" "a_16581_5510#" 0.333968
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.0267218
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0380176
cap "a_10151_1179#" "a_9234_1153#" 188.605
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4437_6078#" 0.322156
cap "a_11507_6951#" "a_12068_6925#" 0.0378806
cap "a_11684_7317#" "a_11600_7317#" 9.7173
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1190_n245#" 0.00643602
cap "a_12358_6052#" "a_12626_6262#" 205.485
cap "hgu_sarlogic_flat_0.x4.x22.X" "hgu_sarlogic_flat_0.x4.x24.Q" 0.822243
cap "a_5206_8513#" "a_4599_8487#" 1.87354
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "a_2287_6052#" 0.00957561
cap "a_3058_6262#" "a_2585_6352#" 155.294
cap "a_1752_8513#" "a_2036_7824#" 3.00641
cap "a_16287_4644#" "a_16113_5310#" 0.129418
cap "a_7368_1868#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.134531
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.0102525
cap "a_n53364_7835#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 62.8366
cap "a_4124_6052#" "a_4030_7798#" 0.0156667
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00863708
cap "a_14245_2234#" "a_14544_1868#" 25.6382
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n334_1153#" 0.00929086
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4978_6052#" 41.1728
cap "a_7369_6352#" "a_7788_6360#" 0.245765
cap "a_11625_1453#" "a_12098_2883#" 0.00138877
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.214049
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 34.5784
cap "a_13182_1868#" "a_14148_1868#" 0.0213612
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2501_8487#" 9.40239
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11132_2883#" 0.263227
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_sarlogic_flat_0.x4.x5.Q_N" 1.81407
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_971_14764#" 44.4777
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_n424_3698#" 0.566232
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x3.X" 11.8188
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1105_2708#" 27.4299
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3004_6360#" 0.0404287
cap "a_3504_6078#" "a_3302_6444#" 0.893863
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.00228297
cap "hgu_cdac_half_0.db<0>" "a_1516_1179#" 0.1436
cap "a_11830_1153#" "a_12098_1363#" 206.408
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_sarlogic_flat_0.x4.x28.Q" 307.302
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x54.CLK" 309.974
cap "a_18058_4670#" "a_18412_4670#" 65.9966
cap "a_18224_4670#" "a_19286_4670#" 136.685
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6934_10472#" 126.924
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.574026
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3448_1868#" 425.96
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 185.548
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_sw_buffer_3.x11.A" 0.273685
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 8.6841
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00427072
cap "a_773_1868#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 33.8264
cap "a_6829_6078#" "a_6516_6052#" 272.731
cap "a_18058_5950#" "a_19286_5950#" 32.2005
cap "hgu_sarlogic_flat_0.x1.x27.Q_N" "a_66_11360#" 0.020178
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19395_5688#" 0.0556494
cap "a_2057_1453#" "a_1749_1347#" 140.295
cap "a_2058_1153#" "a_1516_1179#" 125.368
cap "a_11625_1453#" "a_9234_1153#" 0.000802344
cap "a_7305_6078#" "a_6935_6078#" 0.0411078
cap "a_11626_1153#" "a_9233_1453#" 0.00547824
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 370.892
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_11153_6951#" 45.2105
cap "hgu_cdac_half_1.db<3>" "a_n7390_7871#" 0.127469
cap "a_n6934_15288#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 31.9662
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 0.127853
cap "a_19694_4952#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 0.020178
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7508_8190#" 0.0626867
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_12551#" 1.04529
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n1473_7088#" 0.0281545
cap "a_12352_2883#" "a_12733_1868#" 0.583522
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_sw_buffer_2.x12.X" 2.46432
cap "a_5380_8487#" "a_5496_8513#" 39.6993
cap "a_1418_14758#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 182.371
cap "a_7771_6925#" "a_9208_7317#" 0.00798209
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8927_6951#" 42.8979
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.191047
cap "a_2585_6352#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.478343
cap "a_n7047_14175#" "a_n6959_14313#" 2.2654
cap "a_8883_1461#" "a_8692_1179#" 0.324014
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_tah_0.sw_n" 0.236953
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 59.6487
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3929_14788#" 2.25258
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0254922
cap "hgu_cdac_half_1.d<0>" "a_4978_6052#" 0.0839761
cap "a_19395_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.24373
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x21.Q" 0.114267
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.x11.X" 240.19
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x28.Q" 20.5858
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.Q_N" 128.664
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_tah_0.tah_vn" 22788
cap "a_6535_6951#" "a_7502_6951#" 1.25671
cap "a_11508_8513#" "a_10164_8487#" 0.00826202
cap "a_9328_7824#" "a_8927_6951#" 0.00404346
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x4.x17.X" 84.0811
cap "a_13570_1868#" "hgu_cdac_half_1.db<0>" 0.379031
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_half_0.d<0>" 23.0109
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 20.7935
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 27.5177
cap "a_14245_2234#" "hgu_cdac_sw_buffer_1.x4.A" 0.000275943
cap "a_1107_1331#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.877662
cap "a_9463_6052#" "a_9966_6052#" 1.87354
cap "a_9761_6352#" "a_9762_6052#" 781.4
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_10341_1868#" 72.9458
cap "a_n55391_7113#" "a_n55204_7371#" 159.581
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x3.x20.Q_N" 15.5816
cap "a_9677_8487#" "a_9763_7798#" 0.463359
cap "a_6252_2556#" "hgu_sarlogic_flat_0.x3.x57.CLK" 2.02135
cap "a_4332_8513#" "a_2988_8487#" 0.00826202
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 44.6994
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.00075942
cap "a_n1189_1153#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.336095
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_12044_1461#" 0.00395624
cap "a_n7047_13899#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0665474
cap "a_10479_7824#" "a_9762_8098#" 1.90245
cap "a_6841_1453#" "a_7570_2883#" 0.000117297
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_13822#" 0.7902
cap "a_17068_6564#" "a_17003_6968#" 0.0419646
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 647.705
cap "a_7130_6951#" "a_6535_6951#" 1.18465
cap "a_16581_6790#" "a_17184_6956#" 51.0348
cap "a_2444_2136#" "a_1056_1868#" 32.1353
cap "a_3894_2234#" "a_4362_1842#" 63.3099
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x11.VPWR" 11.2325
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x25.Q" 29.1264
cap "a_6300_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.512938
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18679_5924#" 29.3183
cap "a_12870_6444#" "a_12153_6352#" 0.0445002
cap "a_12572_6360#" "a_12154_6052#" 2.75572
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "a_2373_14732#" 0.127813
cap "a_6031_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 6.87887
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6934_10748#" 71.4205
cap "a_9763_7798#" "a_9222_7824#" 125.464
cap "a_12155_7798#" "a_12359_7798#" 116.949
cap "a_6_1179#" "a_138_1363#" 24.999
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_19286_5950#" 0.121663
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.128169
cap "hgu_cdac_sw_buffer_3.x9.X" "hgu_cdac_half_1.db<1>" 0.027137
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n924_2556#" 0.319859
cap "hgu_cdac_half_1.d<5>" "a_n1473_7088#" 0.0261755
cap "a_9464_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.328909
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0093301
cap "a_6829_6078#" "a_7305_6444#" 1.32533
cap "hgu_cdac_sw_buffer_0.x5.A" "a_6006_1868#" 0.0229031
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13930_1842#" 118.748
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11763_1545#" 3.38487
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n7047_11861#" 0.0380959
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.345753
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 405.378
cap "a_19395_4670#" "a_19286_4670#" 7.07352
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.db<3>" 2.25388
cap "a_8678_2234#" "a_8710_2530#" 0.454338
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11626_1153#" 0.00243528
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1033
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13067_1331#" 202.441
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.197997
cap "a_n107_2234#" "a_1222_1868#" 0.00402645
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 35.2023
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_9894_6951#" 0.013581
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4564_1179#" 7.39844
cap "a_16581_6790#" "a_16287_6564#" 198.527
cap "a_12352_2556#" "hgu_sarlogic_flat_0.x4.x17.X" 0.208093
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 5134.32
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.000148388
cap "a_17775_5326#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 219.736
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6006_1868#" 0.0292672
cap "a_11153_6951#" "a_12381_6951#" 33.3645
cap "a_3894_2234#" "a_4014_1179#" 0.000688362
cap "a_7069_2234#" "a_7368_1868#" 25.6382
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "a_6516_6052#" 123.549
cap "a_4362_1842#" "a_5557_1868#" 0.572601
cap "a_11853_2234#" "a_10790_1868#" 33.3567
cap "a_8281_2708#" "hgu_sarlogic_flat_0.x4.x6.A1" 196.815
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7285_8487#" 0.00616152
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n54567_7835#" 0.144417
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x1.X" 0.0194184
cap "a_n23_2234#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.25295
cap "a_18058_5316#" "a_18923_5310#" 1.19109
cap "a_10164_8487#" "a_9762_8098#" 0.617294
cap "a_7371_7798#" "a_6422_7798#" 0.0700156
cap "a_5396_6360#" "a_4978_6052#" 2.75572
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 904.631
cap "a_5451_8008#" "hgu_sarlogic_flat_0.x3.x5.X" 0.532887
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1279.26
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_0.x9.X" 0.0410728
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6491_1461#" 4.12853
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x3.x3.X" 0.00505902
cap "a_11830_1153#" "a_11625_1453#" 150.434
cap "hgu_cdac_sw_buffer_0.x5.A" "a_7228_2136#" 0.0475135
cap "a_1107_1331#" "hgu_cdac_sw_buffer_0.x3.A" 0.209682
cap "a_11388_1868#" "a_10790_1868#" 0.0603549
cap "a_2172_1179#" "a_1516_1179#" 0.37344
cap "a_1993_1179#" "a_1749_1347#" 7.07352
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x9.X" 0.023799
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x8.S" 35.3815
cap "a_4068_1842#" "a_3448_1868#" 149.185
cap "a_n55487_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 1.68761
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_cdac_sw_buffer_0.x3.A" 0.467936
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.0609513
cap "a_9677_8487#" "a_11154_8513#" 0.166689
cap "a_5889_2708#" "hgu_sarlogic_flat_0.x4.x6.A1" 196.881
cap "a_4533_2150#" "a_3448_1868#" 0.10945
cap "hgu_cdac_half_1.d<0>" "a_n7022_10334#" 4.61281
cap "a_11626_1153#" "hgu_cdac_sw_buffer_1.x3.A" 0.0974295
cap "a_n1285_1331#" "a_n1287_2708#" 0.100453
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.00449653
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6535_6951#" 0.092675
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16197_5036#" 5.04018
cap "a_9763_7798#" "a_10103_7824#" 0.0603549
cap "a_9967_7798#" "a_9902_7824#" 0.97482
cap "a_8761_6951#" "a_10870_6951#" 0.103437
cap "a_8398_1868#" "m1_n1268_3395#" 0.0261119
cap "a_11300_6052#" "a_11719_6078#" 39.6993
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 2.87914
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.00156429
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n7678_6901#" 0.81031
cap "hgu_cdac_half_1.d<2>" "a_n7390_7871#" 0.0466765
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9379_10322#" 8.32117
cap "a_5613_7233#" "a_4892_6925#" 1.84901
cap "a_382_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.521501
cap "a_18819_5950#" "a_18973_5510#" 0.157868
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.d<2>" 0.0950696
cap "a_17068_6564#" "a_15666_6596#" 49.2297
cap "a_16581_6790#" "a_15832_6596#" 139.327
cap "a_9221_6078#" "a_8288_6078#" 0.0341697
cap "hgu_cdac_half_1.d<0>" "a_n7047_13623#" 0.0981677
cap "a_7370_6052#" "a_7370_8098#" 0.724668
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 13.4701
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x11.VPWR" 38.8069
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 1181.8
cap "a_16894_6968#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.00957561
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "a_14591_9328#" 2.73349
cap "a_11626_1153#" "a_12543_1179#" 188.605
cap "hgu_cdac_sw_buffer_0.x4.A" "a_7228_2136#" 0.0600246
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.Q_N" 101.005
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "a_9291_10736#" 19.4496
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.170889
cap "a_6841_1453#" "hgu_cdac_half_0.d<0>" 0.0660977
cap "a_8478_6951#" "a_8927_6951#" 0.392905
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_8761_6951#" 348.029
cap "a_n335_1453#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 41.6435
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 3.45184
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.d<1>" 128.821
cap "a_4977_6352#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 1.15828
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1676_1842#" 0.00630575
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.Q" 2158.76
cap "a_10181_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.297002
cap "a_9950_1545#" "a_10151_1179#" 0.898742
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10638_14098#" 0.242175
cap "a_n55391_7113#" "a_n55770_7371#" 0.708901
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[4].Q" 116.671
cap "a_6816_7317#" "a_7771_6925#" 0.000469545
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x6.floating" 0.13091
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 313.122
cap "a_n1209_7728#" "a_n607_7947#" 15.1052
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0043132
cap "a_3080_14774#" "a_2373_14732#" 96.845
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9763_7798#" 36.7496
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12555_6925#" 3.3564
cap "a_9463_6052#" "a_8908_6052#" 196.703
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_5496_8513#" 0.41163
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.01094
cap "a_14566_7801#" "a_14726_7939#" 38.8042
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.29662
cap "hgu_cdac_half_0.db<1>" "a_10771_1153#" 0.315673
cap "a_9522_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.00399014
cap "a_3595_1153#" "hgu_cdac_half_0.d<1>" 0.0974512
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.0444939
cap "a_190_n245#" "a_138_1363#" 0.167833
cap "hgu_cdac_sw_buffer_0.x6.A" "a_6841_1453#" 0.417174
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16581_6790#" 5.48555
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_17068_6564#" 0.50453
cap "a_17775_5950#" "a_15666_5950#" 0.103437
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 0.345753
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55770_7835#" 1.33874
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00278699
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_192_10793#" 2.849
cap "a_12733_1868#" "a_10790_1868#" 0.0219748
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1676_1842#" 0.00779117
cap "a_192_1868#" "a_n130_1153#" 0.0732459
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_621_10615#" 172.662
cap "a_1105_2708#" "a_1564_2883#" 0.663553
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_6990_6925#" 0.0122854
cap "a_n7766_6446#" "a_n7678_6901#" 21.4049
cap "a_10771_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.734071
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.182935
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_sw_buffer_1.x4.A" 0.00730428
cap "a_2045_6078#" "a_3004_6360#" 0.0121322
cap "a_13709_1347#" "a_14018_1153#" 32.7114
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x11.X" 1.86119
cap "a_7574_6052#" "hgu_cdac_half_1.d<0>" 0.05022
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6516_6052#" 14.6207
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12672_8513#" 0.0136529
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9894_6951#" 0.619879
cap "a_16581_6790#" "a_17068_5924#" 0.0768418
cap "a_17068_6564#" "a_16581_5924#" 0.0768418
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_3614_1868#" 0.010756
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x20.X" 174.643
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_15832_5316#" 0.0198719
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0112863
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_6536_8513#" 0.00289684
cap "a_9244_12263#" "a_9332_12263#" 2.2654
cap "a_6370_8513#" "a_6517_7798#" 1.59293
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "a_n7047_13623#" 0.116889
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.d<2>" 1.60768
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_19460_4644#" 0.126575
cap "a_5182_6052#" "hgu_cdac_half_1.db<1>" 0.0128032
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_sw_buffer_2.x4.X" 0.0016554
cap "a_n3651_7087#" "hgu_cdac_half_1.db<1>" 0.331649
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18819_5676#" 0.995995
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0712275
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.024066
cap "a_971_14764#" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 245.63
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 29.3531
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_13761#" 0.340418
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10099_8513#" 0.81624
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x4.x13.X" 0.0238445
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n6887_13485#" 1.0898
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n54754_7657#" 0.119885
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.0997931
cap "a_13163_1153#" "hgu_cdac_half_0.d<0>" 0.0861349
cap "a_16197_6590#" "a_16020_6590#" 0.893863
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n53364_7371#" 5.74325
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.369536
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x10.A" 4.02808
cap "hgu_cdac_sw_buffer_1.x4.A" "a_10341_1868#" 0.00111896
cap "a_3960_3698#" "a_3326_3698#" 0.0836851
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x11.X" 1.85721
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 819.473
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x57.CLK" 3859.18
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_0.x3.A" 11.8492
cap "a_3448_1868#" "a_6194_1868#" 0.00446409
cap "a_15832_5316#" "a_16799_5632#" 1.25671
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 90.8151
cap "a_11685_8879#" "a_11775_8487#" 0.0668742
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18973_5924#" 167.076
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3639_2556#" 0.617864
cap "a_12153_6352#" "a_12293_6078#" 1.25671
cap "a_6754_1842#" "a_6925_2150#" 6.51542
cap "a_5891_1331#" "a_5987_1153#" 96.7371
cap "a_12671_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 0.565252
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10870_6951#" 0.322563
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.db<1>" 193.354
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5117_6078#" 0.0847173
cap "a_10871_8513#" "a_11320_8513#" 0.340589
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11154_8513#" 412.641
cap "a_13163_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.513606
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_10870_6951#" 1.25067
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4002_1868#" 0.393963
cap "a_11320_8513#" "a_11709_8513#" 1.90245
cap "a_n4429_7252#" "hgu_cdac_sw_buffer_3.x9.X" 115.378
cap "hgu_cdac_half_1.d<1>" "a_5182_6052#" 0.0439788
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0437498
cap "hgu_cdac_half_1.db<0>" "a_11317_1347#" 0.00905909
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 26.9962
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6536_8513#" 0.148436
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13494_2530#" 245.19
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16448_15176#" 144.588
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 2.73349
cap "a_n3877_7252#" "hgu_sarlogic_flat_0.x4.x5.Q" 1.79355
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x69.CLK" 0.39852
cap "a_546_11738#" "a_747_11682#" 0.333727
cap "a_n2219_8368#" "hgu_cdac_half_1.db<4>" 2.17057
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1056_1868#" 0.013971
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_7314_1363#" 0.00278699
cap "hgu_comp_flat_0.RS_p" "a_n6676_7789#" 0.0477071
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.0510655
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 1.332
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n7022_15702#" 5.78093
cap "a_8086_6444#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 53.6963
cap "a_5116_8190#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0693949
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_half_0.d<0>" 0.0368208
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 413.939
cap "a_n1147_7253#" "a_n1209_7728#" 0.494922
cap "a_3908_1179#" "a_4677_2234#" 0.35913
cap "hgu_cdac_half_1.db<0>" "a_13207_2883#" 1.04653
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4637_6360#" 0.152584
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_0.db<0>" 0.0840667
cap "a_11070_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00030703
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_half_1.d<3>" 39.3739
cap "a_5063_7233#" "a_4892_6925#" 6.51542
cap "hgu_sarlogic_flat_0.x4.x17.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 9.67282
cap "a_8852_1842#" "a_9146_1842#" 198.527
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00905909
cap "a_14017_1453#" "hgu_sarlogic_flat_0.x3.x66.CLK" 157.431
cap "a_19286_5688#" "a_19286_5950#" 4.2083
cap "a_1716_n241#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "a_6816_7317#" "a_6830_7824#" 0.160666
cap "a_7284_6925#" "a_6517_7798#" 0.883483
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "a_n54567_7371#" 0.048826
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.831741
cap "a_12871_8190#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6421_6052#" 0.227235
cap "a_2262_1153#" "a_1222_1868#" 0.875049
cap "a_10790_1868#" "hgu_cdac_half_0.d<1>" 0.000888543
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 3.99124
cap "hgu_cdac_sw_buffer_1.x4.A" "a_11084_1179#" 0.08341
cap "a_13709_1347#" "a_14222_1153#" 1.89299
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_half_1.db<0>" 7.17314
cap "a_13476_1179#" "a_14490_1363#" 63.3099
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 0.0876953
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2701_2150#" 4.3992
cap "a_1422_7824#" "a_1454_6950#" 6.35209
cap "a_3165_1868#" "hgu_cdac_half_0.db<0>" 0.00147905
cap "a_3448_1868#" "a_6006_1868#" 0.0108817
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3929_14236#" 0.67705
cap "hgu_cdac_sw_buffer_1.x5.A" "a_9234_1153#" 0.0612075
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 579.801
cap "a_15666_5316#" "a_15666_4670#" 15.0047
cap "a_11775_8487#" "a_12069_8487#" 198.527
cap "a_5840_1868#" "a_6194_1868#" 45.5364
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.db<1>" 26.1117
cap "a_n1170_1868#" "a_n716_1842#" 116.99
cap "a_6406_1179#" "a_6460_1842#" 0.0107488
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2723_6444#" 0.981454
cap "a_4450_1153#" "hgu_cdac_half_0.d<0>" 0.0472035
cap "a_10771_1153#" "a_8692_1179#" 0.00307543
cap "a_9574_1179#" "a_8925_1347#" 3.15823
cap "a_2923_8513#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0916241
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.0224678
cap "a_18505_6590#" "a_18679_5924#" 0.129418
cap "a_18679_6564#" "a_18505_6316#" 0.129418
cap "a_n890_2234#" "a_n1336_1868#" 158.657
cap "a_2584_1868#" "a_2057_1453#" 0.00707399
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16197_6316#" 0.17564
cap "a_406_11482#" "a_1123_11360#" 0.0445002
cap "a_9382_6925#" "a_8928_8513#" 0.00318275
cap "hgu_comp_flat_0.RS_p" "a_n7760_6349#" 0.0434874
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.005096
cap "a_3960_3698#" "hgu_cdac_half_1.db<0>" 0.942239
cap "a_11856_7798#" "a_11775_8487#" 0.0882577
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4761_2234#" 0.453552
cap "a_4893_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.108535
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.x30.Q" 10.3594
cap "a_7285_8487#" "a_8762_8513#" 0.166689
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_3.x12.X" 0.00183715
cap "a_7260_1461#" "a_7046_1153#" 10.4326
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.d<0>" 185.081
cap "hgu_sarlogic_flat_0.x3.x63.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.40777
cap "a_8762_2234#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.00660984
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 783.08
cap "a_8925_1347#" "hgu_cdac_half_0.d<0>" 0.0186936
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 2718.28
cap "a_12871_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.243343
cap "a_8928_8513#" "a_9383_8487#" 153.051
cap "a_n871_7253#" "a_n1209_7728#" 2.05609
cap "hgu_cdac_sw_buffer_0.x6.A" "a_4450_1153#" 0.289978
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1018.81
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "a_n55770_7835#" 0.196933
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 1.25067
cap "a_3956_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525982
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 37.8615
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7306_7824#" 0.000963034
cap "a_n1149_14701#" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 13.2415
cap "a_11153_6951#" "a_12154_6052#" 0.065159
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x36.Q" 33.1934
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x4.x25.Q" 5.0411
cap "hgu_cdac_sw_buffer_0.x12.X" "hgu_cdac_sw_buffer_0.x3.A" 2.35555
cap "a_2926_6078#" "a_2790_6052#" 69.9631
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0998591
cap "a_1410_1868#" "a_1222_1868#" 188.605
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 92.8446
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.db<3>" 21.2243
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3497_2708#" 318.283
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "m1_n1268_3183#" 251.413
cap "a_4068_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.00874349
cap "a_9146_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "a_8925_1347#" "hgu_cdac_sw_buffer_0.x6.A" 0.120405
cap "a_12098_1363#" "hgu_cdac_sw_buffer_0.x5.A" 0.092688
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 430.672
cap "a_16581_6790#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.498913
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0582796
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x13.X" 0.0103103
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0420796
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_18058_5950#" 0.107278
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 0.0191065
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2714_2883#" 0.571776
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16287_5924#" 0.0918547
cap "a_n7022_15702#" "a_n7022_15426#" 31.6127
cap "a_6777_1179#" "a_6406_1179#" 0.0419326
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.31984
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 33.454
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.x6.X" 39.3874
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.x48.Q_N" 0.107278
cap "a_7842_6262#" "hgu_cdac_half_1.db<1>" 0.00518593
cap "hgu_cdac_half_1.d<2>" "a_n6887_11999#" 0.0101408
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_0.d<1>" 0.0435491
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_3977_6951#" 0.0244066
cap "a_5840_1868#" "a_6006_1868#" 785.622
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 137.185
cap "hgu_cdac_sw_buffer_0.x5.A" "a_8232_1868#" 0.0246845
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n982_1868#" 5.94558
cap "a_15666_4670#" "a_15832_4670#" 745.835
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0251948
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.00716178
cap "a_1863_9386#" "hgu_tah_0.sw_n" 0.231448
cap "a_7072_7798#" "a_6517_7798#" 196.703
cap "a_11317_1347#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 3.21523
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 15.9397
cap "hgu_cdac_half_1.d<6>" "a_n7390_7871#" 0.0724796
cap "a_12098_1363#" "hgu_cdac_sw_buffer_0.x4.A" 0.160601
cap "a_4362_1842#" "hgu_cdac_sw_buffer_0.x5.A" 0.0203234
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 4.66568
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n412_n464#" 0.00519296
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 414.777
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_5891_1331#" 190.458
cap "a_2195_1545#" "a_1516_1179#" 6.51542
cap "a_14017_1453#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 691.652
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_1.x11.X" 362.071
cap "a_3978_2234#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00660984
cap "a_84_1461#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0112124
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53930_7371#" 0.0301348
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 80.6534
cap "a_5206_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.173714
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 2179.71
cap "a_13709_1347#" "hgu_cdac_half_0.db<0>" 0.0580184
cap "a_13476_1179#" "hgu_cdac_half_0.db<1>" 0.177553
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_16088_10874#" 9.95913
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "a_9379_10874#" 0.268565
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x3.x63.CLK" 9.28439
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.02202
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12153_6352#" 108.073
cap "a_10234_6262#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0425965
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.x36.Q" 2.81313
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16894_5688#" 36.2559
cap "a_7072_7798#" "a_4978_8098#" 0.0247388
cap "hgu_cdac_sw_buffer_0.x4.A" "a_8232_1868#" 0.0316989
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_18613_6968#" 0.292424
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 22264.9
cap "a_2058_1153#" "a_1707_1461#" 0.0470713
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12671_6951#" 0.0947799
cap "a_2057_1453#" "a_2006_1545#" 0.213477
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 17.2767
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.x30.Q" 0.843101
cap "a_11614_7824#" "a_9763_7798#" 0.0050728
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x10.X" 0.00990112
cap "m1_n1268_3395#" "a_9620_2136#" 0.0585969
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 22.6167
cap "hgu_cdac_half_1.d<0>" "a_7071_6052#" 0.0208753
cap "a_11830_1153#" "hgu_cdac_sw_buffer_1.x5.A" 0.0511302
cap "a_11626_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0707179
cap "a_n6526_6819#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 113.156
cap "a_18058_6596#" "a_16581_6790#" 0.281614
cap "a_18224_5316#" "a_18679_5924#" 0.0236887
cap "a_18923_6232#" "a_18058_5950#" 1.19109
cap "a_4362_1842#" "hgu_cdac_sw_buffer_0.x4.A" 0.0254983
cap "a_6300_1179#" "a_7046_1153#" 198.527
cap "a_12382_8513#" "a_12069_8487#" 124.312
cap "a_7842_6262#" "hgu_cdac_half_1.d<1>" 0.0211974
cap "hgu_tah_0.sw_n" "a_334_10968#" 0.0354564
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_8232_1868#" 0.011923
cap "a_12358_6052#" "a_13072_6078#" 0.0698533
cap "a_3614_1868#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 3.3682
cap "a_5840_1868#" "a_7228_2136#" 32.1353
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x29.Q" 33.6744
cap "hgu_tah_0.tah_vn" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 49.487
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16020_5310#" 4.3961
cap "a_4125_7798#" "a_3977_6951#" 0.829368
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_3050_3698#" 0.00912258
cap "a_12068_6925#" "a_10163_6925#" 0.037086
cap "a_4312_2150#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00262119
cap "a_5183_7798#" "a_5451_8008#" 205.485
cap "a_17302_4952#" "a_18058_4670#" 0.0405978
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.d<3>" 7506.74
cap "a_9234_1153#" "hgu_cdac_half_1.db<1>" 0.922288
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6994_7879#" 601.948
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.db<1>" 18928
cap "a_16197_6316#" "a_15666_5950#" 1.80337
cap "a_16020_5950#" "a_15832_5950#" 154.809
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 76.3816
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_1448_10615#" 39.5864
cap "a_9461_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 188.639
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.108486
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4892_6925#" 0.00125308
cap "a_11626_1153#" "a_10624_1868#" 0.105835
cap "a_n858_2530#" "hgu_sarlogic_flat_0.x4.x6.A1" 104.497
cap "a_9708_2883#" "a_9233_1453#" 0.00138877
cap "a_7369_6352#" "a_7507_6444#" 0.10945
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.0190088
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.157308
cap "a_12870_6444#" "hgu_sarlogic_flat_0.x3.x7.X" 0.82575
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9291_10736#" 31.9662
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x33.Q_N" 5.41549
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.1609
cap "a_9900_8190#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0638345
cap "a_n1170_1868#" "a_n107_2234#" 33.3567
cap "a_14245_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.00074359
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5451_8008#" 21.1015
cap "a_n876_1179#" "a_138_1363#" 63.3099
cap "a_4978_6052#" "a_3504_6078#" 0.00365378
cap "a_13636_1842#" "a_13462_2234#" 206.408
cap "a_13182_1868#" "a_13930_1842#" 125.516
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.d<6>" 14.2222
cap "a_2444_2136#" "hgu_cdac_half_0.d<1>" 0.000807428
cap "hgu_tah_0.sw_n" "a_611_11594#" 0.306973
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6924_6951#" 0.632441
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_n334_1153#" 0.00852274
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<5>" 24.2087
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 558.251
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0860553
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5694_6078#" 0.0524493
cap "a_10235_8008#" "a_9762_6052#" 0.0060846
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.0260142
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "a_2245_6360#" 0.020178
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 0.0894164
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_9739_15176#" 1.1676
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x7.X" 0.105248
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2033_8879#" 137.531
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_n4397_8367#" 0.109693
cap "a_7683_7317#" "hgu_sarlogic_flat_0.x3.x4.X" 0.439875
cap "a_6536_8513#" "a_8762_8513#" 0.0400429
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3841_14098#" 14.8189
cap "a_11625_1453#" "hgu_cdac_sw_buffer_0.x5.A" 0.321188
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.d<2>" 7057.22
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x28.Q" 106.674
cap "a_2033_8879#" "a_2117_8879#" 9.7173
cap "a_9620_2136#" "a_11538_1842#" 0.0137614
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x72.CLK" 1.00516
cap "a_10680_6078#" "hgu_cdac_half_1.db<1>" 0.00905808
cap "a_15832_5316#" "a_17775_5326#" 0.00446329
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_2.x12.X" 1.241
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x1.X" 10.8734
cap "hgu_cdac_sw_buffer_1.x5.A" "a_5891_1331#" 0.0230943
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0854982
cap "m1_n1268_3183#" "hgu_tah_0.sw_n" 0.0236789
cap "a_n1336_1868#" "a_n643_1347#" 0.00387848
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 33.4451
cap "a_10181_8106#" "hgu_sarlogic_flat_0.x3.x4.X" 0.846576
cap "a_n6887_13485#" "hgu_cdac_half_1.d<3>" 0.00918182
cap "a_11301_7798#" "a_11320_8513#" 0.663376
cap "a_11614_7824#" "a_11154_8513#" 0.305162
cap "a_16113_5036#" "a_16020_4670#" 36.6828
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.db<0>" 0.373157
cap "a_2057_1453#" "a_1107_1331#" 0.0201739
cap "a_6086_6951#" "a_4143_6951#" 0.00323331
cap "hgu_cdac_sw_buffer_0.x12.X" "a_n412_n464#" 107.446
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_2323_11578#" 4.98535
cap "a_6604_1868#" "hgu_sarlogic_flat_0.x4.x26.Q" 1.20024
cap "a_19694_6590#" "a_18973_6790#" 0.777649
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_cdac_sw_buffer_2.x1.A" 0.0016724
cap "a_19372_6590#" "a_19460_6564#" 0.0771193
cap "a_8909_7798#" "a_8813_6052#" 0.0297321
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4598_6925#" 0.396317
cap "hgu_cdac_half_1.db<0>" "a_13462_2234#" 2.95999
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 5.63951
cap "a_18679_5284#" "a_19191_5632#" 0.97482
cap "a_11625_1453#" "hgu_cdac_sw_buffer_0.x4.A" 0.555307
cap "a_8398_1868#" "a_7069_2234#" 0.00323951
cap "a_13953_1179#" "a_13476_1179#" 0.0195981
cap "a_13582_1179#" "a_13709_1347#" 25.6382
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x3.x3.X" 3.72546
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0489248
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_11206_7798#" 0.013724
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "a_n54850_7835#" 153.424
cap "a_n55204_7835#" "a_n54754_7657#" 0.712105
cap "a_10478_6444#" "a_9762_6052#" 1.80337
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18613_6968#" 0.629887
cap "a_2521_6444#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0240112
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 75.1813
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2530_1363#" 0.0396168
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6406_1179#" 0.477347
cap "a_9209_8879#" "a_9382_6925#" 0.00351606
cap "a_4362_1842#" "a_4922_1363#" 0.269695
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x3.x63.CLK" 157.647
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12155_7798#" 0.0014645
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1390_n460#" 0.029027
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00649316
cap "a_7369_6352#" "hgu_cdac_half_1.db<0>" 0.027389
cap "a_n447_11350#" "hgu_tah_0.sw_n" 0.0858536
cap "a_4979_7798#" "a_4030_7798#" 0.103437
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x66.CLK" 45.6858
cap "a_7371_7798#" "a_6370_8513#" 0.115165
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "a_n7047_12413#" 0.116889
cap "a_n220_1179#" "a_n130_1153#" 0.97482
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 98.8406
cap "a_747_11682#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.00016002
cap "hgu_cdac_sw_buffer_0.x5.A" "a_5987_1153#" 0.398889
cap "a_n1336_1868#" "a_1056_1868#" 0.0163442
cap "a_5182_6052#" "a_4679_6052#" 1.87354
cap "a_7284_6925#" "a_7706_6951#" 0.00286714
cap "a_4978_6052#" "a_4977_6352#" 781.4
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_5176_2883#" 4.92461
cap "a_6006_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0335208
cap "m1_n1268_3183#" "a_13930_1842#" 0.0408936
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_18973_5510#" 0.631321
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18923_6590#" 9.74431
cap "a_11719_6078#" "a_12089_6078#" 0.0411078
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x2.A" 1.05977
cap "a_9209_8879#" "a_9383_8487#" 205.485
cap "a_9677_8487#" "a_8928_8513#" 139.352
cap "a_11830_1153#" "hgu_cdac_half_1.db<1>" 0.00993467
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 182.268
cap "hgu_tah_0.sw" "a_1382_10641#" 0.633968
cap "a_8909_7798#" "a_9382_6925#" 0.24518
cap "a_11814_8106#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.020178
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 0.0206179
cap "a_11914_6951#" "a_12286_6951#" 0.333727
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 38.7218
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11600_7317#" 17.7619
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 318.281
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 6.11657
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 40.3141
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n130_1153#" 3.69112
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10771_1153#" 8.64633
cap "a_879_11334#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.139063
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.0258859
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_half_0.db<0>" 0.304715
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_2.x9.X" 0.0257546
cap "a_1203_1153#" "a_1749_1347#" 207.499
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.0810504
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 185.329
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4598_6925#" 0.488336
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4425_8879#" 0.876141
cap "a_4143_6951#" "a_5206_8513#" 0.00675286
cap "a_9146_1842#" "a_9461_2234#" 129.553
cap "hgu_cdac_sw_buffer_0.x4.A" "a_5987_1153#" 0.67795
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.00576097
cap "a_4677_2234#" "a_4922_2883#" 1.81443
cap "a_8909_7798#" "a_9383_8487#" 0.453779
cap "a_9222_7824#" "a_8928_8513#" 0.906114
cap "hgu_cdac_half_0.d<1>" "a_4836_2136#" 0.000410097
cap "a_4437_6078#" "a_5182_6052#" 198.527
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_1.x11.X" 0.69039
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x1.X" 50.7491
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 5.63891
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 1498.78
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.722878
cap "a_773_1868#" "a_1056_1868#" 1.10352
cap "a_192_1868#" "a_0_1868#" 0.0419326
cap "a_4976_1868#" "a_4922_1363#" 0.0253556
cap "a_8761_6951#" "a_10397_7233#" 0.124974
cap "a_8927_6951#" "a_9894_6951#" 1.25671
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.113368
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_7570_2883#" 5.10914
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 1.49135
cap "a_n53014_7459#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 0.0225475
cap "a_16000_10460#" "a_16000_10736#" 31.6127
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_2.x4.X" 1.07933
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_half_0.db<1>" 0.0261487
cap "a_7228_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11036_2556#" 0.320517
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 2956.96
cap "a_n6934_15288#" "a_n6934_15564#" 31.6127
cap "a_14654_7801#" "a_14726_7663#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10870_6951#" 2.75326
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7046_1153#" 501.442
cap "a_18224_5316#" "a_18973_5924#" 0.0145173
cap "a_14654_8215#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.852074
cap "a_6369_6951#" "a_5205_6951#" 0.0637992
cap "a_1516_1179#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.172953
cap "a_52_2136#" "a_n107_2234#" 207.493
cap "a_342_11360#" "a_108_11334#" 9.75667
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.006486
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0158173
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 3.33466
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_4001_14512#" 15.4542
cap "a_11319_6951#" "a_11708_6951#" 1.90245
cap "hgu_cdac_sw_buffer_2.x7.X" "a_n1209_7728#" 3.50264
cap "a_17003_5688#" "a_16427_5676#" 0.00245718
cap "a_6841_1453#" "hgu_sarlogic_flat_0.x3.x57.CLK" 157.645
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_3978_8513#" 2.79045
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x4.X" 1.7963
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3309_9708#" 1.6412
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9244_11987#" 0.243549
cap "hgu_cdac_sw_buffer_1.x5.A" "a_13016_1868#" 0.00602276
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 31.7556
cap "a_2323_11578#" "hgu_sarlogic_flat_0.x1.x8.S" 0.00240237
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9379_10874#" 7.07007
cap "a_7371_7798#" "a_7284_6925#" 0.161152
cap "a_7371_7798#" "a_7510_7824#" 0.256334
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2057_1453#" 697.565
cap "a_n1285_1331#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 2.59492
cap "a_1676_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.00874349
cap "a_n7022_10610#" "hgu_cdac_half_1.d<5>" 0.0543319
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x3.x36.Q" 9.67792
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0042328
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_0.x1.X" 25.4526
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16752_5310#" 0.274551
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_12263#" 0.504618
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_0.x2.X" 619.337
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<2>" 42.8907
cap "a_9950_1545#" "hgu_cdac_half_1.db<1>" 0.00657653
cap "a_394_2883#" "a_52_2136#" 2.318
cap "hgu_tah_0.sw" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 667.233
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 2.85299
cap "a_4362_1842#" "a_3448_1868#" 139.665
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_sw_buffer_0.x5.X" 0.175676
cap "a_11855_6052#" "a_12358_6052#" 1.87354
cap "a_11613_6078#" "a_12626_6262#" 63.2838
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.153748
cap "a_9438_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 480.435
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.33187
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_1.x5.X" 25.8024
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_half_0.d<1>" 337.892
cap "a_2808_n935#" "hgu_cdac_half_0.db<1>" 0.00215642
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2173.72
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.765452
cap "a_1886_14958#" "a_1325_14758#" 0.0205873
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 5.96275
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "a_4544_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 12.3607
cap "a_13476_1179#" "a_14404_2136#" 2.19298
cap "hgu_cdac_sw_buffer_0.x6.A" "a_10341_1868#" 0.00203599
cap "a_11154_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.78792
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5784.24
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.00687196
cap "a_20167_5950#" "a_19460_5284#" 0.381303
cap "a_6_1179#" "a_n399_1179#" 0.00245718
cap "a_n876_1179#" "a_n1336_1868#" 0.726589
cap "a_12069_8487#" "a_13263_8513#" 0.603924
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 125.632
cap "a_3222_8795#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.00772989
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.12734
cap "a_5897_7824#" "a_6517_7798#" 0.00826202
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x12.X" 101.206
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.0489777
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.VPWR" 71.8686
cap "a_1390_n460#" "hgu_cdac_half_0.db<0>" 1.33283
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_3.x11.X" 0.21568
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_8928_8513#" 0.0114416
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 1.69257
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 29.6096
cap "a_3926_2530#" "hgu_sarlogic_flat_0.x4.x24.Q" 1.87212
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n54471_7657#" 0.0191065
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2790_6052#" 0.312105
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16427_6956#" 37.5572
cap "a_1749_1347#" "hgu_cdac_sw_buffer_0.x6.A" 0.120405
cap "a_12154_8098#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 35.1021
cap "a_4922_1363#" "a_5987_1153#" 0.00800396
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 5725.4
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x28.Q" 797
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0408922
cap "a_10075_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.71287
cap "a_5695_8190#" "a_4979_7798#" 1.80337
cap "a_5897_7824#" "a_4978_8098#" 161.833
cap "a_11855_6052#" "a_12155_7798#" 0.00347385
cap "a_11613_6078#" "a_12359_7798#" 0.000713601
cap "a_12154_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 40.675
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 3.44464
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 2.85785
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4029_6052#" 0.369536
cap "a_2607_14758#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 2.73006
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_6369_6951#" 0.213334
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 34.6583
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x26.Q_N" 1.18382
cap "a_5390_2883#" "hgu_sarlogic_flat_0.x3.x54.CLK" 1.64088
cap "a_6369_6951#" "a_6517_7798#" 0.829368
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.00900828
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0378064
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10397_7233#" 0.275079
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n3927_7727#" 0.0329437
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 28.7341
cap "a_5840_1868#" "a_8232_1868#" 0.0173984
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.db<1>" 63.0201
cap "a_9762_6052#" "a_10163_6925#" 0.872162
cap "a_9966_6052#" "a_9676_6925#" 1.43883
cap "a_7284_6925#" "a_4892_6925#" 0.0359816
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.000552565
cap "a_11084_1179#" "hgu_cdac_half_0.d<0>" 0.0479438
cap "a_6816_7317#" "a_5379_6925#" 0.00798209
cap "a_1222_1868#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 2.25921
cap "a_6300_1179#" "hgu_cdac_sw_buffer_1.x4.A" 0.08341
cap "a_10663_15763#" "a_10575_15625#" 70.3566
cap "a_1945_10648#" "a_1448_10615#" 7.20046
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 66.6577
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n107_2234#" 0.067535
cap "a_10978_1868#" "a_11538_1842#" 0.0115289
cap "a_11154_2234#" "a_11070_2234#" 9.7173
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2786_2883#" 115.292
cap "a_13546_2234#" "a_13016_1868#" 0.0445002
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n2785_7946#" 0.00506248
cap "a_14544_1868#" "hgu_sarlogic_flat_0.x3.x66.CLK" 4.30026
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_6006_1868#" 0.0628681
cap "hgu_cdac_half_1.d<4>" "a_n7047_12137#" 0.0621683
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 1.78728
cap "a_4362_1842#" "a_5840_1868#" 0.381319
cap "m1_n1268_3395#" "a_3326_3698#" 0.678742
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.320977
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7771_6925#" 568.707
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.86362
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x1.X" 0.00112681
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 3.36885
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.59252
cap "a_n1189_1153#" "hgu_cdac_sw_buffer_0.x1.A" 0.0568646
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x51.Q_N" 0.279802
cap "hgu_sarlogic_flat_0.x3.x69.Q_N" "a_10870_6951#" 177.677
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_4144_8513#" 0.0348566
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_2585_6352#" 0.0903648
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.664929
cap "a_11154_8513#" "a_11319_6951#" 0.816154
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 24.0743
cap "a_n54752_6595#" "a_n54754_7657#" 0.185917
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.db<1>" 1.97586
cap "a_7072_7798#" "a_7371_7798#" 33.3645
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x26.Q_N" 27.7893
cap "a_1410_1868#" "a_n1170_1868#" 0.00366824
cap "a_12019_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.397811
cap "a_11084_1179#" "hgu_cdac_sw_buffer_0.x6.A" 0.290299
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_half_0.db<0>" 0.00376711
cap "hgu_comp_flat_0.RS_p" "a_n6292_6446#" 0.125656
cap "a_11070_2234#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.070317
cap "a_n2785_7946#" "hgu_cdac_sw_buffer_2.x1.A" 0.00355061
cap "hgu_cdac_sw_buffer_2.x9.X" "a_n2301_7728#" 211.328
cap "a_18412_6590#" "hgu_sarlogic_flat_0.x3.x66.CLK" 165.263
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_4913_6078#" 0.134212
cap "a_5183_7798#" "a_5206_8513#" 0.259179
cap "a_5451_8008#" "a_5380_8487#" 0.00297028
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10790_1868#" 0.00639941
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.540658
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_1970_1842#" 1.23655
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 1.69257
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11600_7317#" 0.00324272
cap "a_13262_6951#" "a_12068_6925#" 0.603924
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00243858
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 783.067
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "a_2323_11578#" 2.43184
cap "a_14679_9742#" "a_14679_9466#" 31.6127
cap "hgu_cdac_half_0.db<0>" "a_3614_1868#" 0.0184057
cap "a_8678_2234#" "hgu_cdac_half_0.db<0>" 0.000176737
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 31.0504
cap "a_1993_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.822637
cap "a_16581_6790#" "a_16531_6590#" 0.0121322
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.d<3>" 0.0713651
cap "a_16000_10736#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1.69321
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.0907879
cap "a_16752_4952#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.157564
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_14734_1179#" 0.0694059
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6935_6078#" 0.483584
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.d<6>" 278.856
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18058_5950#" 269.399
cap "hgu_tah_0.sw_n" "a_1587_9386#" 0.165584
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5206_8513#" 5.83931
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 612.072
cap "a_13636_1842#" "m1_n1268_3395#" 0.0234172
cap "a_13182_1868#" "m1_n1268_3183#" 0.0381521
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x69.CLK" 96.7847
cap "a_n7022_15426#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 35.488
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7228_2136#" 8.63347
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4331_6951#" 116.87
cap "a_4976_1868#" "a_5840_1868#" 0.108588
cap "a_5891_1331#" "hgu_sarlogic_flat_0.x4.x11.X" 27.2772
cap "a_8908_6052#" "a_6829_6078#" 0.0072958
cap "a_7370_6052#" "a_7509_6078#" 0.256334
cap "a_7369_6352#" "a_7710_6078#" 1.18465
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1970_1842#" 19.031
cap "hgu_cdac_half_0.d<1>" "a_6842_1153#" 0.0534804
cap "hgu_cdac_half_1.d<0>" "a_2585_6352#" 0.0612707
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x4.x11.X" 33.8292
cap "a_9209_8879#" "a_9677_8487#" 63.2838
cap "a_4843_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.461369
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_2.x1.A" 0.0097576
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.159543
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0669004
cap "a_18679_5924#" "a_18505_6316#" 205.485
cap "a_1752_8513#" "a_2814_8513#" 136.689
cap "a_9146_1842#" "a_9438_1153#" 2.51067
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0117099
cap "a_n7047_12689#" "hgu_cdac_half_1.d<5>" 0.0562653
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1107_1331#" 2.59492
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_11774_6925#" 0.00332941
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4068_1842#" 5.83131
cap "a_9244_11987#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 2.77871
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9332_12677#" 0.852074
cap "a_8232_1868#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.107893
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.db<5>" 0.00197784
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 0.576323
cap "a_n685_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.34027
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.0978003
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.d<0>" 23.7288
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 9.95913
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4533_2150#" 0.844532
cap "a_10023_11461#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 13.2415
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5111_8513#" 0.160713
cap "a_n7047_11861#" "a_n6959_11861#" 2.2654
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 32.7223
cap "a_9209_8879#" "a_9222_7824#" 0.281046
cap "a_9677_8487#" "a_8909_7798#" 1.79679
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16427_6956#" 21.2172
cap "a_8852_1842#" "a_8232_1868#" 149.185
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_1.x3.A" 0.102417
cap "a_8005_7233#" "a_7771_6925#" 9.45283
cap "m1_n1268_3395#" "a_15125_1868#" 0.0166266
cap "a_11614_7824#" "a_12155_7798#" 125.462
cap "a_1637_6052#" "a_1454_6950#" 1.84985
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2988_8487#" 705.943
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x63.CLK" 1643.81
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_1.x5.A" 0.0625976
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_3494_9752#" 0.011984
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_cdac_half_1.db<4>" 0.0183939
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 109.615
cap "a_4424_7317#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000247458
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1473_7088#" 0.0112393
cap "hgu_cdac_half_1.d<1>" "a_13016_1868#" 86.5324
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_cdac_half_1.db<1>" 0.0441717
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_2.x1.A" 0.00666688
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_1592_14732#" 0.00822409
cap "hgu_tah_0.sw" "a_407_11578#" 387.593
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0177942
cap "a_8925_1347#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00138609
cap "m1_n1268_3395#" "hgu_cdac_half_1.db<0>" 33.6728
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0128616
cap "a_9461_2234#" "a_7228_2136#" 0.00185991
cap "a_15666_5316#" "a_16427_5676#" 0.0603549
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0473204
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.179134
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 0.539494
cap "a_1752_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 16.5152
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x8.S" 17.6499
cap "a_8909_7798#" "a_9222_7824#" 272.286
cap "a_n335_1453#" "a_n1170_1868#" 0.102133
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x10.A" 37.2411
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x1.x8.S" 0.0128248
cap "a_9348_1179#" "a_8692_1179#" 0.37344
cap "a_9169_1179#" "a_8925_1347#" 7.07352
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 28.0465
cap "a_7370_8098#" "a_7508_8190#" 0.10945
cap "a_10479_7824#" "a_10681_7824#" 0.367362
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x9.Y" 198.967
cap "a_4099_1461#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.425869
cap "a_4977_6352#" "a_5117_6078#" 1.25671
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0663423
cap "a_14544_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.687607
cap "a_11625_1453#" "a_13067_1331#" 1.01101
cap "a_n2219_8368#" "a_n1749_7728#" 13.6319
cap "a_1454_6950#" "hgu_sarlogic_flat_0.x1.x8.S" 55.5136
cap "a_2530_1363#" "hgu_cdac_sw_buffer_1.x6.A" 0.00848883
cap "a_12490_6951#" "a_12381_6951#" 7.07352
cap "a_2347_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 8.28174
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_1.x5.A" 0.0431101
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "a_3866_15625#" 9.95913
cap "a_10710_14236#" "a_10710_13960#" 31.6127
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x4.x19.Q" 304.977
cap "a_8908_6052#" "a_9676_6925#" 0.90566
cap "a_13636_1842#" "a_11538_1842#" 0.0151516
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8814_7798#" 0.00134973
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_9966_6052#" 0.0737794
cap "hgu_cdac_sw_buffer_1.x9.A" "a_6841_1453#" 0.16581
cap "a_3499_1331#" "hgu_cdac_half_0.d<1>" 0.0200869
cap "a_8813_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.202146
cap "a_4922_1363#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.0108954
cap "a_6087_8513#" "a_5380_8487#" 96.845
cap "a_18412_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 113.341
cap "a_7887_6951#" "a_7771_6925#" 39.6993
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_1.x5.A" 0.0454337
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 251.927
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.00248041
cap "a_12098_1363#" "hgu_cdac_sw_buffer_0.x3.A" 0.215466
cap "a_7153_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.37469
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x4.X" 0.207813
cap "hgu_cdac_sw_buffer_1.x5.A" "a_2975_1179#" 0.0315304
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_322_2883#" 0.862752
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 13.9594
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6887_13485#" 13.4838
cap "a_2820_n241#" "hgu_cdac_sw_buffer_1.x5.A" 205.732
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6830_7824#" 448.013
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x19.Q" 300.766
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_5889_2708#" 0.156753
cap "a_11317_1347#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.52275
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.129004
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "a_14591_9328#" 70.2445
cap "hgu_cdac_half_1.db<0>" "a_n4397_8367#" 1.17336
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14935_1179#" 0.123941
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.664929
cap "a_5840_1868#" "a_5987_1153#" 1.75801
cap "a_8692_1179#" "a_8798_1179#" 52.6208
cap "a_6991_8487#" "a_6370_8513#" 116.949
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 271.548
cap "a_5367_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0155622
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.0131221
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_2285_2234#" 0.280589
cap "a_8232_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0364066
cap "a_1920_2150#" "a_1056_1868#" 0.245765
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "a_15953_11987#" 0.828649
cap "a_4068_1842#" "hgu_sarlogic_flat_0.x4.x27.X" 0.0799177
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_cdac_half_1.d<2>" 0.382219
cap "a_11709_2150#" "a_11244_1842#" 0.946053
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_5889_2708#" 27.4306
cap "a_10638_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.220722
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.0206179
cap "a_7285_8487#" "a_7131_8513#" 9.42692
cap "a_2725_6078#" "a_2585_6352#" 1.25671
cap "a_2926_6078#" "a_2287_6052#" 3.15823
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 19.9442
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 809.224
cap "a_10164_8487#" "a_10681_7824#" 0.422868
cap "a_1410_1868#" "a_52_2136#" 0.00826202
cap "a_4362_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "a_9404_12401#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.116889
cap "a_17068_4644#" "a_17775_5326#" 0.356169
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 3.60273
cap "a_9222_7824#" "a_9902_7824#" 0.37344
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_14236#" 0.232308
cap "a_2045_6078#" "a_2790_6052#" 198.527
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.22815
cap "a_n982_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.410838
cap "hgu_cdac_half_1.db<0>" "a_11538_1842#" 0.0272097
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 1.2719
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.0157533
cap "a_16113_6590#" "a_16113_6316#" 4.45453
cap "a_5451_8008#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.136199
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54284_7835#" 197.894
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x21.Q" 0.106826
cap "a_7369_6352#" "a_7371_7798#" 0.702104
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9209_8879#" 0.00429062
cap "a_10871_8513#" "a_9677_8487#" 0.603924
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_4670#" 354.034
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x8.X" 346.355
cap "a_2285_2234#" "hgu_sarlogic_flat_0.x3.x51.CLK" 6.08059
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2262_1153#" 0.189356
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12069_8487#" 0.013503
cap "a_n3927_7727#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 463.307
cap "a_8479_8513#" "a_8928_8513#" 0.540491
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0172183
cap "a_9763_7798#" "a_8761_6951#" 0.0653847
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16894_5950#" 0.0125684
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7235_8795#" 10.4709
cap "a_1940_8513#" "a_1586_8513#" 70.8078
cap "a_n399_1179#" "a_n643_1347#" 7.07352
cap "a_2398_1179#" "a_2544_n241#" 0.00786843
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2731.13
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7022_15702#" 8.32117
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 102.247
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_6086_6951#" 177.677
cap "a_n2785_7946#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 224.256
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.x4.x31.Q_N" 32.4631
cap "a_6491_1461#" "a_5987_1153#" 8.68715
cap "a_10663_15763#" "a_10663_16039#" 31.6127
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13163_1153#" 0.210551
cap "a_7888_8513#" "a_7575_7798#" 0.0776364
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11488_2150#" 0.00261711
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_10234_6262#" 0.0768954
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 1181.8
cap "a_12494_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.478651
cap "a_971_14764#" "a_1732_15124#" 0.0603549
cap "a_7046_1153#" "a_6006_1868#" 0.875049
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_15666_5950#" 245.421
cap "a_2521_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0308398
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n4397_8367#" 5.0704
cap "a_n28_11682#" "a_n1149_11676#" 0.485637
cap "a_1516_1179#" "a_n334_1153#" 0.00455589
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2262_1153#" 0.326476
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_9676_6925#" 0.00196845
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n716_1842#" 5.83541
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12269_2150#" 0.401106
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.263613
cap "hgu_cdac_sw_buffer_1.x4.A" "a_11070_2234#" 1.82153e-05
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_half_1.db<1>" 0.0942482
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_13485#" 0.985403
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.x13.X" 242.203
cap "a_8762_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20652
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x3.X" 0.138572
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0051663
cap "a_9327_6078#" "a_9382_6925#" 0.00570859
cap "a_7285_8487#" "a_7598_8513#" 124.312
cap "a_4922_1363#" "hgu_cdac_sw_buffer_1.x5.A" 0.0246831
cap "hgu_tah_0.sw" "hgu_cdac_sw_buffer_3.x11.X" 18.0972
cap "a_17068_4644#" "hgu_sarlogic_flat_0.x3.x51.Q" 30.8908
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "a_10710_13960#" 1.0898
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.48405
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_cdac_half_1.d<2>" 0.0676593
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.db<2>" 0.0653146
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 0.365946
cap "a_1325_11738#" "a_1945_11268#" 0.0214812
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 563.237
cap "a_7071_6052#" "a_4977_6352#" 0.0411299
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_19286_6968#" 35.3752
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_10234_6262#" 0.0535129
cap "a_2262_1153#" "a_2975_1179#" 0.080689
cap "a_2530_1363#" "a_2774_1545#" 9.7173
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 2.24321
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00819785
cap "a_9902_7824#" "a_10103_7824#" 0.333727
cap "a_6991_8487#" "a_7284_6925#" 0.0075673
cap "a_10710_14236#" "a_10710_14512#" 31.6127
cap "a_9761_6352#" "a_10102_6078#" 1.18465
cap "a_9463_6052#" "a_11300_6052#" 0.00185744
cap "a_3977_6951#" "a_4977_6352#" 0.0601207
cap "a_18505_6316#" "a_18973_5924#" 63.2838
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11719_6078#" 0.483584
cap "a_3929_13960#" "a_4001_13960#" 2.2654
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_half_1.db<1>" 0.141309
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_1.x9.A" 0.191706
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.156079
cap "a_n335_1453#" "a_52_2136#" 1.64589
cap "hgu_sarlogic_flat_0.x4.x20.X" "a_14490_1363#" 0.261239
cap "a_11319_6951#" "a_12358_6052#" 1.53521
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6006_1868#" 0.00639941
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_2.x1.A" 0.0142735
cap "a_6086_6951#" "a_5380_8487#" 0.0494383
cap "hgu_sarlogic_flat_0.x1.x3.X" "a_2323_10792#" 0.00915737
cap "a_7228_2136#" "a_7046_1153#" 0.425504
cap "a_9222_7824#" "a_9422_8106#" 1.84901
cap "a_4438_7824#" "a_4638_8106#" 1.84901
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x48.Q_N" 0.00957561
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_3050_3698#" 0.0194779
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_0_1868#" 1.10747
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 47.393
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.035189
cap "a_5450_6262#" "a_5318_6078#" 25.8462
cap "a_17302_4952#" "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 0.020178
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 814.193
cap "a_11625_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "a_10164_8487#" "a_9676_6925#" 0.000107966
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_2373_14732#" 10.7611
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_half_1.db<1>" 118.551
cap "a_n53930_7371#" "a_n53930_7835#" 12.5796
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x2.X" 0.0195671
cap "a_5166_1545#" "a_4450_1153#" 1.80337
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0190088
cap "a_n1190_n245#" "hgu_cdac_sw_buffer_0.x11.VPWR" 218.589
cap "a_19286_5688#" "a_18058_5950#" 0.0769102
cap "a_3326_3698#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0240645
cap "a_5367_1179#" "a_4449_1453#" 45.3093
cap "hgu_cdac_half_1.d<0>" "a_n7022_10610#" 0.205095
cap "a_2057_14758#" "a_1592_14732#" 0.946053
cap "a_4437_6078#" "a_4143_6951#" 0.5938
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 36.4101
cap "a_1863_9386#" "a_1587_9386#" 2.02485
cap "a_382_1545#" "a_138_1363#" 9.7173
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" 51.9259
cap "a_19576_5950#" "a_19460_5924#" 39.6993
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n334_1153#" 0.121534
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 263.278
cap "a_n1699_7253#" "hgu_cdac_half_1.db<1>" 0.0207449
cap "a_2786_2883#" "a_3050_3698#" 0.9918
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.00303537
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 0.972138
cap "a_n53551_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 59.9125
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.x29.Q" 2.48084
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n7047_13347#" 0.0142741
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0347781
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4450_1153#" 0.116854
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18412_5310#" 0.0477195
cap "a_7371_7798#" "a_5897_7824#" 0.00365378
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.0406604
cap "a_n716_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0537951
cap "a_9146_1842#" "hgu_cdac_sw_buffer_1.x4.A" 0.00201107
cap "a_406_11482#" "a_n1149_11335#" 0.0471991
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6318_2530#" 11.268
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_0.x5.X" 60.655
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12069_8487#" 0.00992591
cap "a_12627_8008#" "a_12556_8487#" 0.00297028
cap "a_12155_7798#" "a_11319_6951#" 0.0604129
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6925_2150#" 3.09193
cap "hgu_cdac_half_0.db<0>" "a_1222_1868#" 0.0184057
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x3.x33.Q" 130.053
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9763_7798#" 1.14424
cap "a_10235_8008#" "a_9967_7798#" 205.485
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.0601711
cap "a_12566_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.7653
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "hgu_sarlogic_flat_0.x5.x1[6].Q" 88.6081
cap "a_n3927_7727#" "a_n4479_7727#" 0.60488
cap "hgu_cdac_sw_buffer_1.x9.A" "a_8925_1347#" 0.0473199
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 261.484
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11709_8513#" 0.094401
cap "a_13065_2708#" "a_13163_1153#" 0.0687266
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x63.CLK" 358.807
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13494_2530#" 11.1954
cap "a_2058_1153#" "a_1222_1868#" 0.127485
cap "a_2057_1453#" "a_1676_1842#" 0.450889
cap "a_5987_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.90571
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.281332
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 2.184
cap "a_n2785_7946#" "a_n4479_7727#" 0.00792631
cap "hgu_cdac_half_1.db<0>" "a_3058_6262#" 0.0108852
cap "hgu_sarlogic_flat_0.x4.x22.X" "a_3326_3698#" 300.466
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x4.x27.X" 0.666125
cap "hgu_cdac_sw_buffer_0.x5.A" "a_n335_1453#" 0.156467
cap "a_9761_6352#" "a_8813_6052#" 0.00901707
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 0.02202
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4893_8487#" 0.0299888
cap "a_5380_8487#" "a_5206_8513#" 196.703
cap "a_11856_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 28.9875
cap "a_12154_8098#" "a_12627_8008#" 155.321
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_8232_1868#" 235.888
cap "a_13370_1868#" "a_13546_2234#" 0.898742
cap "a_7131_8513#" "a_6536_8513#" 1.18465
cap "a_7371_7798#" "a_6369_6951#" 0.0653847
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_84_1461#" 0.951329
cap "a_9115_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 6.6562
cap "a_12154_8098#" "a_14726_7939#" 0.00682862
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7772_8487#" 0.021874
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1586_8513#" 0.172662
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0141973
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_8927_6951#" 0.0138108
cap "hgu_cdac_half_1.d<1>" "a_n1699_7253#" 0.189303
cap "hgu_cdac_sw_buffer_1.x5.A" "a_3448_1868#" 0.00602276
cap "a_n3049_7252#" "hgu_sarlogic_flat_0.x4.x26.Q" 205.506
cap "a_5694_6078#" "a_4977_6352#" 1.0521
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 35.5068
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "a_10575_15901#" 0.276178
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.x3.x20.Q" 0.445227
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_5510#" 492.527
cap "a_n54752_6595#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 2.01519e-17
cap "a_6991_8487#" "a_7072_7798#" 0.0882577
cap "a_9208_7317#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.000136061
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 2.7431
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8996_1868#" 0.180239
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_5176_2556#" 0.196844
cap "hgu_comp_flat_0.RS_p" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0.0406647
cap "a_12555_6925#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 12.5529
cap "a_3595_1153#" "a_3499_1331#" 96.7371
cap "a_12672_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.208826
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.017669
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x51.CLK" 24.586
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.073233
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x3.x54.CLK" 276.665
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n335_1453#" 0.4288
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_comp_flat_0.P" 0.16083
cap "a_7711_7824#" "a_7306_7824#" 0.00245718
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10397_7233#" 1.03168
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.035795
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_3378_9360#" 163.629
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9317_2150#" 0.852558
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6491_1461#" 0.0534043
cap "hgu_cdac_half_1.d<4>" "a_n7047_11861#" 0.0621683
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "a_10710_14512#" 2.77871
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.245753
cap "a_n876_1179#" "a_n399_1179#" 0.0195981
cap "a_7759_1179#" "hgu_sarlogic_flat_0.x3.x57.CLK" 158.178
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x4.x8.X" 0.151027
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x11.X" 0.0815179
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x20.X" 0.167865
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_66_11360#" 6.22308
cap "a_10102_6078#" "a_9697_6078#" 0.00245718
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "a_n53647_7371#" 18.7727
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x36.Q" 34.0933
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9890_2883#" 0.573634
cap "a_9463_6052#" "a_9208_7317#" 0.0240736
cap "a_9761_6352#" "a_9382_6925#" 0.268129
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1502_2234#" 0.00569565
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7509_6078#" 0.0263658
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n107_2234#" 6.08059
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x30.Q" 31.9378
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3956_2883#" 5.26478
cap "a_10075_7317#" "a_8927_6951#" 0.213477
cap "a_3695_8513#" "a_3978_8513#" 0.818116
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.0716814
cap "a_18505_6590#" "a_18613_6968#" 8.11912
cap "a_9461_2234#" "a_8232_1868#" 140.289
cap "a_1203_1153#" "a_1107_1331#" 96.7371
cap "hgu_sarlogic_flat_0.x4.x20.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.549464
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 104.612
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 13.458
cap "a_11774_6925#" "a_11719_6078#" 0.00570859
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x24.Q" 138.267
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_1.x6.A" 0.0754247
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.981282
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9244_11987#" 32.0043
cap "a_334_10968#" "hgu_sarlogic_flat_0.x1.x9.Y" 0.173904
cap "a_12468_8879#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.439444
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9379_10874#" 70.2445
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0102032
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3908_1179#" 373.153
cap "a_15666_5316#" "a_16799_5632#" 0.256334
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.413694
cap "a_7598_8513#" "a_6536_8513#" 136.691
cap "a_6724_8513#" "a_6370_8513#" 66.3023
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.45511
cap "hgu_cdac_half_1.db<5>" "a_n4479_7727#" 0.620996
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 1730.86
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_1637_6052#" 0.0337527
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17302_5310#" 0.405768
cap "a_1123_11726#" "a_1325_11738#" 0.367362
cap "a_1564_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525982
cap "a_18679_6564#" "a_19144_6590#" 0.946053
cap "hgu_comp_flat_0.RS_p" "a_n7766_6446#" 2.22205
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 29.2301
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_394_2883#" 60.6789
cap "a_8927_6951#" "a_7771_6925#" 0.184005
cap "a_8761_6951#" "a_7597_6951#" 0.0637992
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4738_6951#" 0.024464
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9626_7233#" 9.83667
cap "a_6300_1179#" "hgu_cdac_half_0.d<0>" 0.0479438
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1942_n460#" 5.52331
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0163069
cap "a_3504_6078#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00836123
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 270.461
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "a_5379_6925#" 10.8321
cap "a_6369_6951#" "a_4892_6925#" 0.340948
cap "a_11102_2530#" "hgu_sarlogic_flat_0.x4.x6.A1" 104.475
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0164752
cap "a_11613_6078#" "a_13072_6078#" 0.00494094
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10675_1331#" 2.59492
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<4>" 15956.7
cap "a_5840_1868#" "hgu_cdac_sw_buffer_1.x5.A" 0.00602276
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_13462_2234#" 0.00819785
cap "hgu_cdac_half_0.db<0>" "a_9234_1153#" 0.142491
cap "hgu_cdac_half_0.db<1>" "a_9233_1453#" 0.252084
cap "hgu_cdac_sw_buffer_1.x9.A" "a_14245_2234#" 0.00049247
cap "hgu_cdac_half_1.d<0>" "a_16020_4670#" 0.606773
cap "hgu_cdac_half_1.d<1>" "a_13370_1868#" 0.0610944
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_4001_14512#" 0.0128909
cap "a_18679_5924#" "a_19191_5950#" 0.97482
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_0.x1.X" 0.965993
cap "a_7284_6925#" "a_7843_8008#" 0.170747
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 152.35
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x22.X" 0.0590803
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x1.x8.S" 0.0236382
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5495_6951#" 3.41106
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 85.2554
cap "hgu_cdac_sw_buffer_1.x5.A" "a_13067_1331#" 0.0230943
cap "hgu_cdac_half_1.d<0>" "a_n7047_12689#" 0.0981677
cap "a_611_11594#" "hgu_sarlogic_flat_0.x1.x9.Y" 176.085
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 435.654
cap "a_6300_1179#" "hgu_cdac_sw_buffer_0.x6.A" 0.290299
cap "a_9233_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.014056
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 451.723
cap "hgu_cdac_sw_buffer_3.x9.X" "hgu_cdac_sw_buffer_3.x11.X" 0.0518287
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.561109
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0347347
cap "a_18973_5924#" "a_19460_5924#" 269.677
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_2285_14758#" 0.269797
cap "a_13428_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 5.04388
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 529.645
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4679_6052#" 3.76867
cap "a_n890_2234#" "a_n770_1179#" 0.000688362
cap "a_3518_9386#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.434036
cap "a_11625_1453#" "a_14017_1453#" 0.00189941
cap "a_6990_6925#" "a_7597_6951#" 1.87354
cap "hgu_cdac_sw_buffer_1.x3.A" "a_14490_1363#" 0.0396168
cap "hgu_cdac_half_1.d<0>" "a_1637_6052#" 0.0226716
cap "a_9706_1363#" "a_9234_1153#" 149.675
cap "a_4437_6078#" "a_5183_7798#" 0.000713601
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_1.x2.X" 93.9069
cap "a_9989_6951#" "a_9676_6925#" 124.312
cap "a_12068_6925#" "a_12381_6951#" 124.312
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2188_1868#" 7.17094
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n472_2150#" 14.2653
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 10.903
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 202.418
cap "hgu_cdac_half_1.d<4>" "a_n6676_7789#" 0.0331401
cap "a_7842_6262#" "a_7597_6951#" 0.018454
cap "a_825_11360#" "hgu_sarlogic_flat_0.x1.x8.S" 1.9427
cap "a_n107_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n828_2883#" 5.26478
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 330.459
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_15666_6596#" 0.0926409
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.298853
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1752_8513#" 311.201
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 4.34499
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17775_4670#" 29.5557
cap "a_n7022_10886#" "hgu_cdac_half_1.d<5>" 0.0135913
cap "a_3841_14098#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.0473818
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x6.X" 27.5665
cap "a_5397_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.110785
cap "a_7370_6052#" "a_6516_6052#" 49.2297
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.92132
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11613_6078#" 0.0246688
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 105.428
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x8.S" 0.0931214
cap "a_1752_8513#" "a_2117_8879#" 0.0445002
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_cdac_half_0.d<0>" 0.0384731
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.0370656
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.x20.Q" 0.468949
cap "a_10397_7233#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.020178
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x1.x8.S" 0.000472236
cap "a_9146_1842#" "a_8996_1868#" 9.25861
cap "hgu_cdac_sw_buffer_2.x9.X" "a_n3651_7087#" 0.00260646
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 10.4149
cap "a_8087_8190#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "a_15666_4670#" "a_18412_4670#" 0.00365378
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2855
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7570_2883#" 151.376
cap "a_n54752_6595#" "a_n54471_7657#" 0.120775
cap "a_5206_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.27856
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 408.716
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10638_14374#" 1.22861
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 486.574
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12012_2136#" 147.705
cap "a_16113_5036#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0225081
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n2025_7088#" 0.0112393
cap "a_16581_4644#" "a_17775_4670#" 0.603924
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_9739_14835#" 5.25427
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_8227#" 417.38
cap "a_1107_1331#" "hgu_cdac_sw_buffer_0.x6.A" 0.116246
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.0592115
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 3.08269
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 29.955
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9894_6951#" 0.0551483
cap "hgu_cdac_sw_buffer_1.x4.A" "a_6006_1868#" 0.00689275
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_half_0.db<1>" 0.544034
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10575_16177#" 8.32117
cap "a_6370_8513#" "a_4893_8487#" 0.172369
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 720.473
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.391468
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_cdac_sw_buffer_0.x6.A" 0.256008
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9962_2883#" 60.3962
cap "a_9962_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.156558
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x9.Y" 145.425
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.243714
cap "a_4922_1363#" "hgu_sarlogic_flat_0.x4.x11.X" 0.261239
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x2.A" 235.859
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_1752_8513#" 3.7673
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10638_14236#" 0.852074
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11937_2234#" 0.465842
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2287_6052#" 0.204658
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5176_2883#" 136.825
cap "a_3504_6078#" "a_2585_6352#" 163.227
cap "a_4001_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 1.0898
cap "hgu_cdac_half_1.d<4>" "a_n7760_6349#" 0.20617
cap "a_19144_5310#" "a_18973_5510#" 6.51542
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 2285.14
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.925449
cap "a_1886_14958#" "a_971_14764#" 124.265
cap "a_n422_1842#" "a_n23_2234#" 0.940588
cap "a_n890_2234#" "a_n572_1868#" 24.999
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0153597
cap "a_19395_5950#" "a_19460_5924#" 0.0419646
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1285_1331#" 201.699
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_sw_buffer_0.x2.X" 16.8136
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9291_10736#" 80.136
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.79482
cap "a_14018_1153#" "a_13016_1868#" 0.105835
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12870_6078#" 0.0204713
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.235951
cap "a_18973_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 163.925
cap "a_11317_1347#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0238445
cap "hgu_cdac_half_1.d<1>" "a_n6934_10472#" 0.0121283
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 24.3783
cap "a_17068_6564#" "a_17775_6606#" 96.845
cap "a_18224_4670#" "a_18679_4644#" 152.006
cap "a_18058_4670#" "a_18505_5036#" 140.027
cap "a_10280_8513#" "a_10164_8487#" 39.6993
cap "a_n890_2234#" "m1_n1268_3395#" 0.0185778
cap "a_17184_5676#" "a_16894_5688#" 28.1914
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "a_14566_7525#" 0.031012
cap "a_11830_1153#" "hgu_cdac_half_0.db<0>" 0.119831
cap "a_11084_1179#" "a_10675_1331#" 0.0424254
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1107_1331#" 0.122248
cap "a_7306_8190#" "a_6517_7798#" 0.0771193
cap "a_18679_4644#" "a_18923_4952#" 10.4326
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.665612
cap "a_11813_6360#" "hgu_sarlogic_flat_0.x3.x7.X" 0.152795
cap "a_9233_1453#" "a_9652_1461#" 0.245765
cap "a_9234_1153#" "a_9371_1545#" 9.07266
cap "a_6286_2234#" "a_4836_2136#" 0.00800396
cap "a_1942_n460#" "hgu_cdac_half_0.db<0>" 0.397616
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_half_0.db<1>" 0.213934
cap "a_9967_7798#" "a_10163_6925#" 0.24699
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x6.X" 22.685
cap "a_6536_8513#" "a_3978_8513#" 0.00290076
cap "hgu_cdac_sw_buffer_1.x4.A" "a_7228_2136#" 0.0247092
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.x8.X" 2.30122
cap "a_6422_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00123864
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.P" 368.74
cap "a_5390_2883#" "a_5176_2883#" 5.57222
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n55674_7657#" 0.666253
cap "a_1942_n460#" "a_2058_1153#" 0.662935
cap "a_16894_4670#" "a_16799_4670#" 2.76336
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 474.45
cap "a_1716_n241#" "a_1203_1153#" 0.0277845
cap "a_n251_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00469095
cap "a_3894_2234#" "hgu_cdac_half_0.db<0>" 0.000176737
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9523_8513#" 33.4065
cap "hgu_cdac_sw_buffer_3.x8.X" "hgu_cdac_sw_buffer_3.x9.X" 1.25942
cap "a_9574_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.06
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5379_6925#" 572.032
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n595_7253#" 0.149828
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_half_0.d<0>" 0.112345
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.x4.x17.X" 17.2023
cap "a_9962_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 4.96208
cap "a_9233_1453#" "a_8692_1179#" 137.769
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11301_7798#" 4.16447
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x16.X" 0.0103421
cap "a_12543_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0155622
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_2.x9.X" 0.210775
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_0.x3.A" 0.0367393
cap "a_18058_5316#" "a_18973_5924#" 0.0107085
cap "a_9438_1153#" "a_8232_1868#" 2.03913
cap "a_11488_2150#" "a_10624_1868#" 0.245765
cap "a_7370_8098#" "a_7598_8513#" 0.019576
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 5.06343
cap "a_4438_7824#" "a_5897_7824#" 0.00164698
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_0.d<0>" 1.07364
cap "a_n3651_7087#" "hgu_cdac_sw_buffer_3.x11.X" 0.00854027
cap "hgu_cdac_half_1.d<1>" "a_n6934_10748#" 0.0121283
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 4.09001
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1984.48
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.129642
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1676_1842#" 0.0239734
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x3.x54.CLK" 19.152
cap "a_13476_1179#" "a_13709_1347#" 123.893
cap "a_1390_n460#" "hgu_cdac_sw_buffer_1.x11.VPWR" 223.121
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 1.17615
cap "a_2476_1461#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00641577
cap "a_n335_1453#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 3.76596
cap "a_7710_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.492147
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 256.771
cap "a_12153_6352#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 571.799
cap "a_9627_8795#" "a_8928_8513#" 0.245765
cap "a_18973_5924#" "a_19191_5950#" 0.37344
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_3448_1868#" 0.0267218
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n7047_13899#" 15.9397
cap "a_18224_5316#" "hgu_sarlogic_flat_0.x3.x54.CLK" 252.06
cap "hgu_cdac_half_0.db<0>" "a_5891_1331#" 0.0555188
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_1592_14732#" 1.30623
cap "a_19395_5688#" "a_19460_5284#" 0.0419646
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 8.92403
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_0.x6.A" 6.27102
cap "a_n6887_13485#" "a_n6959_13485#" 2.2654
cap "a_5557_1868#" "hgu_cdac_half_0.db<0>" 0.00147905
cap "a_14404_2136#" "hgu_sarlogic_flat_0.x4.x20.X" 6.55163
cap "a_11626_1153#" "a_12044_1461#" 2.75572
cap "hgu_cdac_sw_buffer_1.x9.A" "a_10341_1868#" 0.00134193
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4842_7233#" 0.0427503
cap "a_7575_7798#" "a_7887_6951#" 0.00548025
cap "a_n770_1179#" "a_n643_1347#" 25.6382
cap "a_2057_1453#" "a_4014_1179#" 0.108588
cap "a_8232_1868#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0328522
cap "a_546_11738#" "a_n1149_11676#" 0.0902927
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1.82443
cap "a_11317_1347#" "hgu_cdac_half_0.d<1>" 0.0212377
cap "a_11613_6078#" "a_11855_6052#" 124.312
cap "a_n6887_12275#" "a_n7047_12413#" 38.8042
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 27.7738
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.0173193
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_1.x2.X" 0.498709
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x6.X" 32.9582
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.146448
cap "a_13016_1868#" "a_14222_1153#" 2.03913
cap "a_14358_1179#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.535018
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_cdac_half_1.db<1>" 27.8836
cap "a_11154_8513#" "a_12790_8795#" 0.124974
cap "a_11320_8513#" "a_12287_8513#" 1.25671
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 4257.54
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 5087.84
cap "a_11613_6078#" "a_11720_7824#" 0.00837873
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.0122401
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x11.A" 32.7858
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1749_1347#" 0.0473199
cap "a_17068_5284#" "a_16113_5310#" 0.000469545
cap "a_10151_1179#" "a_9438_1153#" 0.080689
cap "a_9950_1545#" "a_9706_1363#" 9.7173
cap "a_4976_1868#" "hgu_sarlogic_flat_0.x3.x54.CLK" 4.32575
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_19460_6564#" 0.0730029
cap "a_8852_1842#" "a_8710_2530#" 0.0876016
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_8692_1179#" 0.523032
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5450_6262#" 0.958874
cap "a_2975_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 14.4027
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 204.061
cap "a_7498_2883#" "a_7570_2883#" 0.663553
cap "a_n858_2530#" "a_140_2883#" 14.5782
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11708_6951#" 0.632441
cap "a_15666_5316#" "a_17775_5326#" 0.103437
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_20464_8879#" 2.10131
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x3.A" 0.431461
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_20167_6606#" 0.209034
cap "a_n716_1842#" "a_n424_3698#" 0.00269557
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.343528
cap "a_11070_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.000241482
cap "a_18819_5950#" "a_18224_5950#" 1.18465
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2956.96
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3978_2234#" 0.529771
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x3.Y" 0.841725
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_half_0.d<1>" 0.0478647
cap "a_9698_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0117193
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.x5.x1[1].Q" 90.182
cap "a_n3927_7727#" "hgu_cdac_sw_buffer_3.x11.A" 10.6534
cap "a_1716_n241#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "a_1203_1153#" "a_1534_2530#" 0.00567281
cap "a_2151_6078#" "a_2521_6078#" 0.0411078
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11915_8513#" 33.4064
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 46.7802
cap "hgu_cdac_sw_buffer_1.x3.A" "a_4449_1453#" 0.137862
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4587_1545#" 3.34163
cap "a_3866_16177#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 148.998
cap "a_12012_2136#" "a_13930_1842#" 0.0141959
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x51.Q" 29.1638
cap "a_n2785_7946#" "hgu_cdac_sw_buffer_3.x11.A" 0.0497173
cap "a_2262_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "a_n1189_1153#" "a_n1170_1868#" 0.490884
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.144916
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.276178
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x11.X" 2.94795
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.x11.X" 163.891
cap "a_7369_6352#" "a_7843_8008#" 0.000602417
cap "a_n7047_12689#" "a_n6959_12827#" 2.20314
cap "a_4543_6078#" "a_4124_6052#" 39.6993
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2586_6052#" 46.8784
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x27.X" 0.209859
cap "hgu_cdac_sw_buffer_0.x5.A" "a_14018_1153#" 0.224098
cap "hgu_cdac_sw_buffer_1.x9.A" "a_11084_1179#" 0.117963
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11601_8879#" 320.443
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4922_2883#" 6.51345
cap "hgu_cdac_sw_buffer_1.x3.A" "a_8692_1179#" 0.0984959
cap "a_18412_6590#" "a_18505_6590#" 36.6828
cap "hgu_cdac_half_1.d<0>" "a_5450_6262#" 0.0242391
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 259.649
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7234_7233#" 1.35862
cap "hgu_cdac_sw_buffer_2.x4.X" "a_n607_7947#" 0.0139806
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_half_0.d<1>" 26.2577
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 1185.94
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_1.x5.X" 23876.5
cap "a_12068_6925#" "a_12154_6052#" 0.219487
cap "a_12627_8008#" "a_12555_6925#" 0.0374098
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 163.55
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12672_8513#" 5.56697
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 32.038
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_half_1.d<2>" 0.000894452
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.00120741
cap "a_2045_6078#" "a_2287_6052#" 124.312
cap "a_1732_6052#" "a_2585_6352#" 26.4362
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0195034
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9895_8513#" 0.0403287
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n4479_7727#" 2.59461
cap "hgu_cdac_sw_buffer_0.x3.A" "hgu_cdac_half_1.db<1>" 0.179524
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1716_n241#" 0.023799
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.x51.Q" 1.64467
cap "hgu_cdac_sw_buffer_3.x12.X" "hgu_sarlogic_flat_0.x4.x21.Q" 2.35555
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_3.x11.A" 0.172144
cap "a_8761_6951#" "a_8928_8513#" 0.903643
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 2510.9
cap "hgu_cdac_sw_buffer_0.x4.A" "a_14018_1153#" 0.384544
cap "a_7182_1179#" "a_6842_1153#" 0.0603549
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_5318_6078#" 0.000533224
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_6516_6052#" 4.45376
cap "a_13182_1868#" "a_13494_2530#" 3.22666
cap "a_8379_1153#" "a_6841_1453#" 0.614623
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.db<4>" 0.0172308
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18613_5950#" 0.298698
cap "a_17775_5326#" "a_18058_5316#" 0.818116
cap "a_5118_7824#" "a_5183_7798#" 0.97482
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3639_2883#" 1.97613
cap "a_11614_7824#" "a_11613_6078#" 0.179934
cap "a_n335_1453#" "hgu_sarlogic_flat_0.x3.x51.Q" 157.645
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x30.Q" 34.5699
cap "a_16581_6790#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.244235
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 0.0132785
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x33.Q" 29.6103
cap "a_6754_1842#" "a_6841_1453#" 0.602775
cap "hgu_cdac_half_0.db<0>" "a_13016_1868#" 0.0197539
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 12.4769
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.132881
cap "hgu_cdac_sw_buffer_1.x6.A" "a_14490_1363#" 0.0285881
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_14018_1153#" 0.000966459
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 18.5646
cap "a_3841_14650#" "a_3929_14788#" 2.2654
cap "hgu_cdac_sw_buffer_0.x6.A" "a_4068_1842#" 0.00698494
cap "a_9146_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.0226751
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_1586_8513#" 0.214455
cap "a_18058_4670#" "a_18819_4670#" 0.0603549
cap "hgu_cdac_half_1.d<2>" "a_n1209_7728#" 2.23946
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 6.63465
cap "a_11301_7798#" "a_11720_7824#" 39.6993
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n28_11682#" 6.29489
cap "hgu_tah_0.sw" "a_1448_10615#" 292.962
cap "a_16113_5310#" "a_16581_5510#" 63.2838
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5987_1153#" 0.426287
cap "a_2347_8513#" "a_2501_8487#" 9.42692
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5118_7824#" 1.19672
cap "hgu_cdac_sw_buffer_1.x5.A" "a_14017_1453#" 0.0860154
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x11.A" 60.2843
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_half_1.db<4>" 0.00868042
cap "hgu_cdac_half_1.d<0>" "a_12154_6052#" 0.0839761
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x29.Q" 0.121973
cap "m1_n1268_3395#" "a_1056_1868#" 0.0353356
cap "a_9890_2883#" "a_9962_2883#" 0.663553
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 255.2
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_6564#" 831.262
cap "a_7369_6352#" "a_8288_6078#" 159.225
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_8479_8513#" 181.689
cap "a_n7047_14175#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.169228
cap "hgu_cdac_half_1.d<0>" "a_16799_4670#" 0.102585
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 4.28246
cap "a_n1058_3698#" "hgu_cdac_half_1.db<0>" 0.422151
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 185.329
cap "a_8883_1461#" "a_9234_1153#" 0.0448298
cap "a_9182_1545#" "a_9233_1453#" 0.213477
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n6676_7789#" 0.00612599
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_19460_5284#" 84.9091
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x6.X" 0.0303701
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 347.679
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_18412_5950#" 0.0337483
cap "a_18679_5284#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0815586
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x7.X" 0.00165107
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_8586_1868#" 0.0093301
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53010_7683#" 0.0029778
cap "a_17184_5676#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 15.5552
cap "a_9221_6078#" "a_9421_6360#" 1.84901
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_0.x5.A" 0.0149278
cap "a_16197_5036#" "a_15832_4670#" 0.0445002
cap "a_16020_4670#" "a_16287_4644#" 0.0698533
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x4.x24.Q_N" 3.20753
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.d<5>" 200.406
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 173.951
cap "hgu_sarlogic_flat_0.x1.x3.X" "a_621_10615#" 215.921
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6516_6052#" 0.142773
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17184_6956#" 1.13525
cap "a_n876_1179#" "a_n770_1179#" 52.6208
cap "a_7260_1461#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.704522
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_13899#" 0.257138
cap "a_6604_1868#" "a_7176_1868#" 0.00245718
cap "a_15832_6596#" "a_16287_6564#" 152.989
cap "a_15666_6596#" "a_16113_6590#" 149.863
cap "a_10279_6951#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 3.42086
cap "a_12090_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.346943
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "a_n6887_11999#" 0.243549
cap "a_11538_1842#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 6.46852
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_2373_14732#" 143.495
cap "a_4124_6052#" "hgu_cdac_half_1.db<1>" 0.0298585
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 8.20256
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_7305_6444#" 0.179603
cap "a_14404_2136#" "hgu_cdac_sw_buffer_1.x3.A" 0.0270502
cap "a_14155_1545#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.965016
cap "a_15832_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 275.446
cap "a_8927_6951#" "a_9626_7233#" 0.245765
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 1.34406
cap "m1_n1268_3183#" "a_6318_2530#" 0.226118
cap "m1_n1268_3395#" "a_7316_2883#" 0.104233
cap "a_5397_8106#" "a_5183_7798#" 10.4326
cap "a_12098_1363#" "hgu_cdac_sw_buffer_1.x4.A" 0.0334032
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.042261
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_0.x4.A" 0.0115009
cap "a_1820_1868#" "a_2188_1868#" 0.333727
cap "a_4892_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0273317
cap "a_n107_2234#" "a_n424_3698#" 0.00483246
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 5122.12
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 185.329
cap "hgu_cdac_sw_buffer_0.x5.A" "a_14222_1153#" 0.189356
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 110.155
cap "m1_n1268_3183#" "a_13494_2530#" 0.226118
cap "m1_n1268_3395#" "a_14492_2883#" 0.104233
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3004_6360#" 12.1694
cap "a_4425_8879#" "a_4598_6925#" 0.00351606
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_13623#" 0.57252
cap "a_11300_6052#" "a_11205_6052#" 96.845
cap "a_n335_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 320.449
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14726_8215#" 1.96802
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 0.728659
cap "a_19576_4670#" "a_19460_4644#" 39.6993
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 5.0728
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "a_n7047_12689#" 0.450748
cap "a_16020_5310#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.597176
cap "a_n1147_7253#" "hgu_cdac_sw_buffer_2.x4.X" 112.438
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n7760_6349#" 3.45584
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_sw_buffer_3.x11.X" 82.4068
cap "a_11774_6925#" "a_11601_8879#" 0.00351606
cap "a_20167_5326#" "a_20167_4670#" 4.18774
cap "hgu_cdac_sw_buffer_1.x4.A" "a_8232_1868#" 0.0109611
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5397_8106#" 0.846576
cap "a_16894_5688#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0591853
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13163_1153#" 0.526498
cap "hgu_cdac_half_1.d<0>" "a_n7022_10886#" 0.0886717
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.815718
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16287_6564#" 3.40052
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_16113_6590#" 0.120427
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_9233_1453#" 245.043
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 226.754
cap "a_18412_4670#" "a_18613_4670#" 0.367362
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x2.A" 14.3531
cap "a_4196_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.69517
cap "a_4362_1842#" "hgu_cdac_sw_buffer_1.x4.A" 0.00201107
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.00941839
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19694_4952#" 6.64548
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 3998.99
cap "a_4398_1545#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 1.6642
cap "a_12293_6078#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 4.73116
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 1584.67
cap "a_11301_7798#" "a_11614_7824#" 272.268
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8928_8513#" 0.077851
cap "a_394_2883#" "a_n424_3698#" 1.20082
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0895367
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3929_13822#" 0.457035
cap "hgu_cdac_sw_buffer_0.x4.A" "a_14222_1153#" 0.326476
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_half_1.d<5>" 0.00310171
cap "hgu_cdac_half_1.d<1>" "a_4124_6052#" 0.0939045
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 1700.49
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x6.A" 0.0944319
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_8928_8513#" 20.0504
cap "a_3448_1868#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.59587
cap "a_16752_6232#" "a_16287_5924#" 0.946053
cap "a_1836_14758#" "a_1592_14732#" 10.4326
cap "a_n53647_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 3.21697
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_2790_6052#" 0.0308035
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "a_14591_9328#" 39.0091
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9697_6078#" 0.0220037
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_cdac_half_1.db<1>" 0.0268289
cap "a_7228_2136#" "a_7570_2883#" 2.318
cap "hgu_sarlogic_flat_0.x4.x11.X" "hgu_cdac_sw_buffer_0.x3.A" 0.55811
cap "a_2188_1868#" "a_1676_1842#" 0.97482
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x24.Q" 115.859
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_sw_buffer_0.x3.A" 0.289448
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_555_10641#" 0.113559
cap "a_6841_1453#" "a_7949_1868#" 0.662528
cap "a_1203_1153#" "a_1820_1868#" 0.107872
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_7046_1153#" 0.92132
cap "a_18224_5316#" "a_19286_4670#" 0.0812733
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_11244_1842#" 0.0269174
cap "a_19286_6968#" "a_18973_6790#" 119.46
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x1.x8.S" 0.14975
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.94099
cap "a_879_11334#" "hgu_tah_0.sw" 4.96209
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.db<1>" 0.0694973
cap "a_8762_2234#" "a_8232_1868#" 0.0445002
cap "hgu_cdac_half_0.db<1>" "a_10624_1868#" 0.0219973
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15832_6596#" 18.7914
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.d<1>" 0.0071865
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x2.A" 0.225447
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 2.06987
cap "a_11626_1153#" "hgu_cdac_half_1.db<0>" 0.923437
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7597_6951#" 4.57366
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18412_5950#" 111.446
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9762_8098#" 589.79
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x3.x57.CLK" 2.56928
cap "a_13016_1868#" "a_14329_2234#" 0.213477
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 31.3453
cap "a_10624_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.795762
cap "a_7683_7317#" "a_7771_6925#" 0.0771193
cap "a_9761_6352#" "a_11855_6052#" 0.0416245
cap "hgu_sarlogic_flat_0.x4.x20.X" "a_14746_2883#" 84.6015
cap "a_13182_1868#" "a_12012_2136#" 0.296419
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x4.x14.X" 0.150221
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 279.139
cap "a_1752_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.00543793
cap "a_2207_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0618061
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_tah_0.sw_n" 0.00911458
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0783764
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_11600_7317#" 0.000148388
cap "hgu_cdac_sw_buffer_0.x5.A" "a_7314_1363#" 0.092688
cap "a_1203_1153#" "a_1676_1842#" 0.436887
cap "a_16894_4670#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.210462
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.x15.X" 218.802
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16799_5950#" 0.313264
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.201977
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "a_n6934_10472#" 15.7345
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n55770_7835#" 0.399279
cap "a_18224_6596#" "a_19286_6968#" 136.671
cap "a_18058_6596#" "a_20167_6606#" 0.103437
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_7368_1868#" 0.0108838
cap "a_14155_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 22.9793
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_2790_6052#" 0.0344123
cap "a_466_n245#" "hgu_cdac_half_0.db<1>" 7.50058
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_half_0.db<0>" 1.3554
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x11.A" 0.501411
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_5367_1179#" 0.060853
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x10.A" 0.210887
cap "a_8379_1153#" "a_8925_1347#" 207.499
cap "a_n28_11682#" "hgu_sarlogic_flat_0.x1.x10.Y" 0.0378064
cap "a_n7216_6420#" "a_n7678_6901#" 0.0123443
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 123.549
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.db<4>" 613.542
cap "a_5093_2150#" "hgu_sarlogic_flat_0.x4.x23.Q_N" 0.0340278
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2058_1153#" 0.224098
cap "a_11625_1453#" "hgu_cdac_sw_buffer_1.x4.A" 0.116308
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6252_2556#" 0.319859
cap "a_11775_8487#" "hgu_sarlogic_flat_0.x3.x36.Q" 1.08655
cap "a_10102_6078#" "a_10163_6925#" 0.0119714
cap "hgu_cdac_sw_buffer_0.x6.A" "a_6006_1868#" 0.0257717
cap "hgu_cdac_half_1.db<3>" "hgu_comp_flat_0.Q" 0.00422837
cap "hgu_cdac_half_1.d<4>" "a_n7047_13899#" 0.0621683
cap "hgu_cdac_sw_buffer_0.x4.A" "a_7314_1363#" 0.160601
cap "a_n1287_2708#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0731463
cap "a_15666_4670#" "a_17302_4952#" 0.124974
cap "a_9209_8879#" "a_8761_6951#" 0.00830134
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17068_5924#" 12.8076
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5397_2556#" 1.21221
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16581_4644#" 1.07639
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_10870_6951#" 0.00139383
cap "a_6829_6078#" "a_7305_6078#" 0.00286714
cap "a_2451_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 11.6509
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4978_6052#" 1.93536
cap "hgu_cdac_sw_buffer_0.x5.A" "a_9706_1363#" 0.092688
cap "a_9620_2136#" "a_9708_2883#" 0.545368
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_half_0.db<0>" 0.114462
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_12555_6925#" 0.0221759
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x15.X" 0.113663
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x57.CLK" 46.205
cap "a_11613_6078#" "a_11319_6951#" 0.5938
cap "a_n6887_13761#" "a_n6887_14037#" 31.6127
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 646.89
cap "a_n4203_7087#" "hgu_sarlogic_flat_0.x3.x6.A" 0.125676
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00863708
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x54.CLK" 234.375
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2058_1153#" 0.384544
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 29.9103
cap "hgu_cdac_sw_buffer_1.x5.A" "a_7046_1153#" 0.0511302
cap "a_12627_8008#" "a_12153_6352#" 0.000602417
cap "a_10638_13960#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.968687
cap "a_13016_1868#" "a_13880_2150#" 0.245765
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1752_8513#" 0.0191305
cap "a_8909_7798#" "a_8761_6951#" 0.829368
cap "a_n422_1842#" "a_1676_1842#" 0.0151516
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_half_0.db<0>" 0.113823
cap "a_16041_11987#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.54756
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x1.x8.S" 9.59292
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_9962_2556#" 0.198118
cap "hgu_cdac_sw_buffer_0.x1.A" "a_n1190_n245#" 1.25725
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 0.00248041
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 0.116889
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 0.0173193
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6676_7789#" 800.442
cap "a_1749_1347#" "a_1970_1842#" 0.345539
cap "a_n6526_6819#" "a_n4397_8367#" 0.0230261
cap "a_4449_1453#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.000590216
cap "a_2820_n241#" "hgu_cdac_half_0.db<0>" 0.0352255
cap "a_9762_6052#" "a_12154_6052#" 1.75954
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "a_n334_1153#" 40.6067
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "a_n6934_10748#" 16.1007
cap "hgu_cdac_sw_buffer_0.x4.A" "a_9706_1363#" 0.160601
cap "a_4679_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0372372
cap "hgu_cdac_sw_buffer_1.x6.A" "a_4449_1453#" 0.0995875
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_half_1.d<6>" 0.022259
cap "a_10151_1179#" "a_9950_1179#" 0.380639
cap "a_12012_2136#" "m1_n1268_3183#" 0.0863255
cap "a_11853_2234#" "m1_n1268_3395#" 0.00410933
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x8.X" 1.25942
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_n716_1842#" 0.0198114
cap "hgu_cdac_half_1.d<4>" "a_n1749_7728#" 0.0378512
cap "a_7228_2136#" "hgu_cdac_sw_buffer_0.x6.A" 0.053182
cap "a_11244_1842#" "a_11084_1179#" 2.59686
cap "a_n412_n464#" "a_n335_1453#" 0.291431
cap "a_2058_1153#" "a_2975_1179#" 188.605
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 14.8945
cap "a_n54754_7113#" "a_n54850_7371#" 322.134
cap "hgu_cdac_sw_buffer_1.x4.A" "a_5987_1153#" 0.149305
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_2774_1545#" 0.0068971
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 1.03756
cap "hgu_cdac_sw_buffer_1.x5.A" "a_2057_1453#" 0.095797
cap "a_2820_n241#" "a_2058_1153#" 0.0172221
cap "hgu_cdac_half_1.d<0>" "a_n595_7253#" 1.26869
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 2280.23
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9760_1868#" 4.32575
cap "a_19286_6968#" "a_19286_5950#" 4.09562
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14674_2883#" 5.76574
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 457.544
cap "a_17068_4644#" "a_19286_4670#" 0.00185744
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x4.x28.Q" 0.107532
cap "a_1940_8513#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.00542827
cap "a_8232_1868#" "a_8996_1868#" 1.34244
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8289_7824#" 0.0548289
cap "a_6370_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.539755
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_3326_3698#" 0.0497104
cap "a_8692_1179#" "hgu_cdac_sw_buffer_1.x6.A" 0.0716554
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.31749
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x18.X" 8.91845
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 0.962293
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7131_8513#" 0.0192973
cap "hgu_cdac_sw_buffer_1.x5.A" "a_9438_1153#" 0.0511302
cap "a_6031_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.947883
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_sw_buffer_1.x5.A" 0.0497385
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.11085
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 9.59031
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n1336_1868#" 0.00142158
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 3772.41
cap "hgu_cdac_half_1.d<6>" "a_n1209_7728#" 0.721308
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x36.Q_N" 267.284
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12358_6052#" 1.45242
cap "a_n134_11726#" "a_n1149_11335#" 1.71294
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5292_8879#" 4.33927
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0723318
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 404.874
cap "a_18679_5284#" "a_18505_5310#" 205.485
cap "a_18224_5316#" "a_18973_5510#" 138.896
cap "a_9761_6352#" "a_10180_6360#" 0.245765
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1676_1842#" 0.00698494
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7760_6349#" 1472.09
cap "a_11856_7798#" "a_12069_8487#" 0.37193
cap "a_16287_6564#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.0370007
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1516_1179#" 0.0592086
cap "a_n412_n464#" "hgu_cdac_sw_buffer_0.x11.X" 0.00854027
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.759888
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7771_6925#" 11.6293
cap "a_2141_2150#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.850993
cap "a_4979_7798#" "a_5451_8008#" 149.863
cap "hgu_cdac_half_1.db<2>" "a_n2251_7253#" 0.0280029
cap "a_n1147_7253#" "a_n1473_7088#" 24.4774
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 3007.08
cap "a_2207_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 48.3849
cap "a_7130_6951#" "a_6517_7798#" 0.0115546
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_17003_5688#" 1.13684
cap "a_14018_1153#" "a_13067_1331#" 0.00986741
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.505093
cap "a_1056_1868#" "hgu_sarlogic_flat_0.x3.x30.Q" 1.20641
cap "a_16088_10598#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.235079
cap "hgu_cdac_half_0.db<1>" "a_n86_n245#" 0.515151
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 164796
cap "a_84_1461#" "a_n130_1153#" 10.4326
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8740_2883#" 5.26478
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x54.CLK" 1.2746
cap "a_6533_1347#" "hgu_cdac_half_0.d<1>" 0.0212377
cap "a_4842_7233#" "a_4892_6925#" 0.0121322
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14245_2234#" 0.341059
cap "a_20464_8538#" "a_20464_8879#" 12.1079
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x11.A" 0.0244968
cap "hgu_cdac_half_1.d<0>" "a_3326_3698#" 0.0735435
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_19191_4670#" 0.0954945
cap "a_11301_7798#" "a_12090_8190#" 0.0771193
cap "hgu_cdac_half_1.db<4>" "a_n4479_7727#" 0.0036137
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 2.57454
cap "a_9676_6925#" "a_9208_7317#" 63.2838
cap "a_6286_2234#" "a_6394_1868#" 8.06792
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3866_15625#" 17.4782
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.328119
cap "a_1502_14758#" "a_1325_14758#" 0.893863
cap "a_11853_2234#" "a_11538_1842#" 129.553
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9209_8879#" 0.0999195
cap "a_10235_8008#" "a_9677_8487#" 0.284867
cap "a_4654_1153#" "hgu_cdac_half_0.db<1>" 0.148777
cap "a_4922_1363#" "hgu_cdac_half_0.db<0>" 0.0583799
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19460_6564#" 0.126575
cap "m1_n1268_3395#" "a_12733_1868#" 0.0166266
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 44.1047
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x3.x6.X" 1.14967
cap "a_11301_7798#" "a_11319_6951#" 0.348013
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0170537
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10550_14098#" 2.99313
cap "hgu_cdac_half_1.db<3>" "a_n3049_7252#" 110.241
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 2.19706
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 4.65197
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.156079
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7598_8513#" 0.00765347
cap "a_407_11578#" "a_108_11334#" 33.3645
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11317_1347#" 0.00276752
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_comp_flat_0.comp_outn" 88.3366
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.CLK" 1620.02
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16894_5950#" 0.020143
cap "a_4868_1461#" "hgu_sarlogic_flat_0.x4.x24.Q_N" 0.0111956
cap "a_11317_1347#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.000863895
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 219.887
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 436.193
cap "a_7316_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 257.061
cap "a_n424_3698#" "hgu_cdac_half_1.db<1>" 1.15451
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_8005_7233#" 0.274599
cap "a_4654_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0166476
cap "hgu_tah_0.sw" "a_n1149_14360#" 0.0692709
cap "a_15832_6596#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.982644
cap "a_9169_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.786839
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_1.x6.X" 158.571
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_sw_buffer_3.x11.A" 7.36178
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<1>" 258.347
cap "a_11388_1868#" "a_11538_1842#" 9.25861
cap "a_10771_1153#" "a_9234_1153#" 0.198345
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.x7.X" 1.16248
cap "a_9901_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0298048
cap "a_3929_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.873089
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_1019_10793#" 111.568
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8909_7798#" 153.953
cap "a_10235_8008#" "a_9222_7824#" 63.2838
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0131221
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_half_0.d<1>" 0.0478647
cap "a_5111_8513#" "a_3978_8513#" 0.256334
cap "a_4599_8487#" "a_4739_8513#" 69.9631
cap "a_1410_1868#" "a_n424_3698#" 0.00154443
cap "a_2262_1153#" "a_2057_1453#" 150.434
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0238636
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 20.236
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_15666_5950#" 0.180623
cap "a_7510_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0778019
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1707_1461#" 0.424976
cap "a_13636_1842#" "hgu_cdac_half_1.d<0>" 0.0207359
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_sw_buffer_3.x11.X" 123.652
cap "a_12152_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.698564
cap "hgu_tah_0.sw" "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 65.322
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_15953_12539#" 16.5639
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 177.308
cap "hgu_sarlogic_flat_0.x4.x19.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2654
cap "a_9293_8879#" "a_8928_8513#" 0.0445002
cap "a_9116_8513#" "a_9383_8487#" 0.0698533
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_cdac_half_1.db<0>" 32.6157
cap "a_2923_8513#" "a_2347_8513#" 0.00245718
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 3.37965
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12467_7317#" 3.71287
cap "a_1732_6052#" "a_1637_6052#" 96.845
cap "a_14404_2136#" "hgu_cdac_sw_buffer_1.x6.A" 0.0051957
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0443532
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6535_6951#" 0.0215726
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x10.X" 0.364258
cap "a_6300_1179#" "hgu_cdac_sw_buffer_1.x9.A" 0.117963
cap "a_2501_8487#" "hgu_sarlogic_flat_0.x3.x20.Q" 3.88058
cap "a_5093_2150#" "a_3614_1868#" 0.0717278
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.039633
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.527503
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6517_7798#" 3.84975
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x18.X" 420.729
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 1.78728
cap "a_322_2883#" "a_394_2883#" 0.663553
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.472404
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x9.X" 50.8802
cap "hgu_cdac_half_1.d<1>" "a_n424_3698#" 0.433086
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 165.463
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10675_1331#" 203.375
cap "a_16799_4670#" "a_16287_4644#" 0.97482
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7887_6951#" 9.68167
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_18973_6790#" 1.4216
cap "a_8086_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0186726
cap "hgu_cdac_half_1.d<3>" "a_n7390_7871#" 0.0516944
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0713715
cap "hgu_cdac_half_1.d<0>" "a_15125_1868#" 72.9458
cap "a_9990_8513#" "a_9895_8513#" 2.76336
cap "hgu_cdac_sw_buffer_1.x11.A" "a_1196_n1740#" 652.268
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 40.8013
cap "a_8283_1331#" "a_6841_1453#" 1.01101
cap "a_18058_6596#" "a_15832_6596#" 0.0400429
cap "a_n53551_7113#" "a_n53834_7113#" 14.4561
cap "a_18224_6596#" "a_15666_6596#" 0.00290076
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.d<3>" 0.115204
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16752_6232#" 24.0776
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x51.CLK" 177.261
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_n107_2234#" 0.280589
cap "a_6816_7317#" "a_6829_6078#" 0.171184
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4978_8098#" 31.7679
cap "a_6087_8513#" "a_4979_7798#" 0.667039
cap "a_4124_6052#" "a_4679_6052#" 196.703
cap "a_12733_1868#" "a_11538_1842#" 0.560819
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.99549
cap "a_9438_1153#" "hgu_cdac_half_1.db<1>" 0.0839181
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7305_6078#" 0.127844
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.db<0>" 20418.7
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.0982832
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 43508.3
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_half_1.db<1>" 27.8966
cap "a_n7760_6349#" "a_n4479_7727#" 1.4433
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 240.036
cap "hgu_cdac_sw_buffer_0.x11.A" "a_n688_n1104#" 10.6534
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 0.674124
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.00417484
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9902_7824#" 1.66825
cap "a_10235_8008#" "a_10103_7824#" 25.8462
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_2.x4.X" 0.00874204
cap "a_546_11738#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.54795
cap "a_10234_6262#" "a_9762_8098#" 0.00644591
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 9.6741
cap "a_12871_8190#" "a_13073_7824#" 0.893863
cap "a_n4203_7087#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 223.121
cap "hgu_cdac_half_1.db<5>" "a_n7390_7871#" 0.181604
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.687
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_394_2883#" 0.796524
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_1105_2708#" 0.496892
cap "a_11070_2234#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0154543
cap "a_11538_1842#" "hgu_sarlogic_flat_0.x4.x17.X" 0.125767
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.0665474
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1977.14
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1107_1331#" 0.0531498
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18224_4670#" 0.101121
cap "a_6723_6951#" "a_6900_7317#" 0.893863
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.135625
cap "a_4362_1842#" "a_5176_2883#" 0.00756402
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18058_6596#" 268.27
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_18224_6596#" 0.302309
cap "hgu_cdac_half_0.db<0>" "a_3448_1868#" 0.0197539
cap "a_2701_2150#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.033985
cap "a_4144_8513#" "a_4599_8487#" 153.051
cap "a_n1240_n1104#" "hgu_cdac_sw_buffer_0.x2.X" 0.0036137
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_sw_buffer_2.x7.X" 0.00892889
cap "a_4124_6052#" "a_4437_6078#" 272.731
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4425_8879#" 0.0865436
cap "a_5614_8795#" "a_4893_8487#" 1.84901
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.107213
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 32.1104
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.sw_n" 0.145589
cap "a_1942_n460#" "hgu_cdac_sw_buffer_1.x11.VPWR" 216.067
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n53834_7657#" 58.4028
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.766216
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x3.x36.Q" 1.46873
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11153_6951#" 0.0892126
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_cdac_half_1.db<1>" 470.416
cap "a_15666_4670#" "a_16113_5310#" 0.0812733
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4677_2234#" 0.0328048
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18412_5950#" 13.9481
cap "a_7503_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.56295
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "a_n7047_12689#" 0.0716814
cap "a_18679_4644#" "a_18589_5036#" 0.0668742
cap "a_8379_1153#" "a_7759_1179#" 0.00826202
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 0.691211
cap "m1_n1268_3183#" "a_4922_2883#" 0.226118
cap "a_14018_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.514895
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0751957
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 2.02112
cap "a_4125_7798#" "a_4978_8098#" 26.4419
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12358_6052#" 0.408438
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 29.2863
cap "a_4654_1153#" "a_4449_1453#" 150.434
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00793554
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x54.CLK" 29.2252
cap "a_n1058_3698#" "a_n890_2234#" 0.00455599
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.30968
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00308519
cap "a_11709_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.28782
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 0.0273801
cap "a_7069_2234#" "a_7316_2883#" 1.76042
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_cdac_half_1.d<1>" 0.448798
cap "hgu_cdac_sw_buffer_1.x7.X" "hgu_cdac_half_0.d<1>" 0.208824
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x5.X" 0.146181
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.d<3>" 2.0011
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.0122455
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_12153_6352#" 0.125718
cap "a_1716_n241#" "a_1196_n1740#" 0.366153
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8928_8513#" 5.00381
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.2606
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2714_2883#" 0.862752
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.758738
cap "a_3866_15901#" "a_3866_15625#" 31.6127
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_2.x12.X" 0.137625
cap "a_12098_1363#" "hgu_cdac_half_0.d<0>" 0.0189578
cap "a_5889_2708#" "a_5891_1331#" 0.100453
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5367_1179#" 14.4875
cap "a_2057_1453#" "a_n335_1453#" 0.00189941
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_3978_8513#" 0.235564
cap "hgu_tah_0.sw_n" "a_747_11682#" 0.522196
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6754_1842#" 0.0245554
cap "a_7371_7798#" "a_8814_7798#" 0.322566
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x28.Q" 6147.59
cap "a_11319_6951#" "a_11914_6951#" 1.18465
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 787.553
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x2.x2.floating" 2.77367
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 70.2445
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.x54.CLK" 51.4667
cap "a_6925_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00531288
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.db<6>" 4.05425
cap "a_16894_5688#" "a_16752_5310#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_4679_6052#" 0.00957561
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_3.x4.X" 0.0656624
cap "a_5450_6262#" "a_4977_6352#" 145.432
cap "a_2045_6078#" "a_2245_6360#" 1.84901
cap "a_1732_6052#" "a_2521_6444#" 0.0771193
cap "hgu_sarlogic_flat_0.x4.x27.X" "hgu_cdac_half_1.db<1>" 0.411145
cap "a_4173_9684#" "a_3783_9360#" 0.872188
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_3898_9386#" 22.8108
cap "a_12098_1363#" "hgu_cdac_sw_buffer_0.x6.A" 0.120552
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12155_7798#" 0.35262
cap "a_7498_2883#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.571776
cap "a_n251_2150#" "a_n1170_1868#" 9.07266
cap "a_n472_2150#" "a_n716_1842#" 10.4326
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9422_8106#" 0.020178
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x11.X" 0.106203
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n6292_6446#" 55.933
cap "a_5840_1868#" "hgu_cdac_half_0.db<0>" 0.0197539
cap "a_10815_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 6.87887
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.x5.A" 0.494967
cap "a_9422_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.563906
cap "a_1161_10641#" "hgu_sarlogic_flat_0.x1.x3.X" 0.896263
cap "a_5206_8513#" "a_2988_8487#" 0.00185744
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0195547
cap "a_n7047_12689#" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0327921
cap "a_18973_4644#" "a_19191_4670#" 0.37344
cap "a_9221_6078#" "a_7369_6352#" 0.178718
cap "a_309_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0313906
cap "a_12381_6951#" "a_12286_6951#" 2.76336
cap "a_8908_6052#" "a_7370_6052#" 1.16178
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 1.57132
cap "a_8678_2234#" "a_8798_1179#" 0.000688362
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_sw_buffer_1.x6.A" 0.0839246
cap "hgu_cdac_half_0.db<0>" "a_13067_1331#" 0.0555188
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 160.926
cap "a_3497_2708#" "a_3448_1868#" 0.532119
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_2.x1.A" 0.00218252
cap "a_8232_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.0278414
cap "a_2476_1461#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0156661
cap "a_5397_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.198946
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5166_1545#" 5.65942
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1.05716
cap "a_9244_11987#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.828649
cap "a_6086_6951#" "a_4979_7798#" 0.471572
cap "a_11538_1842#" "hgu_cdac_half_0.d<1>" 4.55663e-05
cap "a_20167_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 193.901
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x54.Q_N" 5.52759
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0090214
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x11.A" 1.83817
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x2.A" 12.789
cap "a_4362_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.0226751
cap "a_13709_1347#" "hgu_sarlogic_flat_0.x4.x20.X" 0.0188698
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.26557
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "a_10023_11664#" 6.989
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 0.664929
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11709_2150#" 3.08964
cap "a_n1699_7253#" "hgu_cdac_sw_buffer_2.x9.X" 0.023799
cap "a_9761_6352#" "a_9901_6078#" 1.25671
cap "a_1716_n241#" "hgu_cdac_sw_buffer_1.x5.X" 0.0187367
cap "a_n3877_7252#" "hgu_cdac_sw_buffer_3.x9.X" 0.023799
cap "a_n4203_7087#" "a_n4479_7727#" 1.79489
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x11.X" 100.077
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10624_1868#" 2.97064
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_16448_14835#" 8.92403
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n54471_7657#" 0.405347
cap "a_8927_6951#" "a_9762_8098#" 0.0411475
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.80129
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x27.X" 0.130512
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0238358
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x3.x66.CLK" 17.7323
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.18331
cap "a_7130_6951#" "a_7706_6951#" 0.00245718
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 129.756
cap "a_9677_8487#" "a_10163_6925#" 0.0106244
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3841_14374#" 14.6429
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0892126
cap "a_2584_1868#" "a_1970_1842#" 52.6208
cap "a_4977_6352#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0107905
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.0308841
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 174.869
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n1749_7728#" 0.0328837
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x25.Q" 0.074774
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_20464_8538#" 16.327
cap "a_7598_8513#" "a_8762_8513#" 0.0637992
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 43.4486
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18058_5316#" 266.151
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x6.A1" 409.774
cap "a_18973_6790#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.585373
cap "a_19460_6564#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 123.549
cap "a_6406_1179#" "a_4449_1453#" 0.108588
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.db<1>" 0.0508884
cap "a_14222_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "hgu_cdac_half_1.d<4>" "a_n7766_6446#" 0.0176267
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_7314_1363#" 0.0102249
cap "a_7284_6925#" "a_9115_6951#" 0.0341697
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_3595_1153#" 134.374
cap "hgu_cdac_half_1.d<4>" "a_n7047_13347#" 0.0621683
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x4.X" 0.029027
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x3.x51.Q" 5.06141
cap "a_8288_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 3.40297
cap "a_6194_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 160.753
cap "a_9677_8487#" "a_9116_8513#" 0.00247047
cap "a_9209_8879#" "a_9293_8879#" 9.7173
cap "a_9222_7824#" "a_10163_6925#" 0.948787
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.30968
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0163872
cap "hgu_cdac_sw_buffer_2.x4.X" "a_n2301_7728#" 0.00502528
cap "a_n1749_7728#" "hgu_cdac_sw_buffer_2.x1.A" 211.39
cap "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.0536552
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0628632
cap "a_20167_6606#" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 0.452489
cap "hgu_cdac_half_1.db<2>" "a_n7390_7871#" 0.109199
cap "a_18505_6590#" "a_19460_6564#" 0.000469545
cap "a_6990_6925#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.583859
cap "a_2172_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.524014
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.db<2>" 0.104436
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 44013
cap "a_773_1868#" "a_n1336_1868#" 0.174853
cap "a_8852_1842#" "hgu_cdac_half_0.db<0>" 0.00520527
cap "a_8398_1868#" "hgu_cdac_half_0.db<1>" 0.0204547
cap "a_394_2556#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.209439
cap "hgu_cdac_sw_buffer_1.x9.A" "a_11070_2234#" 0.000160685
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0333024
cap "a_10234_6262#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.079756
cap "a_3960_3698#" "a_4836_2136#" 1.52107
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0739704
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.000966459
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.136299
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10673_2708#" 87.5633
cap "a_11625_1453#" "hgu_cdac_half_0.d<0>" 0.0660977
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0098987
cap "a_18224_6596#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.0454832
cap "a_2262_1153#" "hgu_cdac_sw_buffer_1.x4.A" 0.0595506
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9364_1868#" 0.619879
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1716_n241#" 1.82496
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_1448_10615#" 0.02261
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 181.045
cap "a_1945_10648#" "a_1019_10793#" 0.0581672
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.236965
cap "hgu_cdac_sw_buffer_1.x3.A" "a_3165_1868#" 0.00122291
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.171365
cap "a_9706_1363#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.715059
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9522_6951#" 0.608389
cap "a_n422_1842#" "a_n716_1842#" 198.527
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 4.09158
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_7071_6052#" 0.211239
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0754826
cap "a_14017_1453#" "a_14018_1153#" 784.561
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0403142
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 6.21151
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_n1473_7088#" 0.0158656
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3977_6951#" 0.0213953
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.258524
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.412544
cap "hgu_cdac_half_1.db<0>" "a_9762_6052#" 0.0350813
cap "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" "hgu_cdac_half_0.db<0>" 0.0383704
cap "a_11625_1453#" "hgu_cdac_sw_buffer_0.x6.A" 0.417174
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_tah_0.sw" 120.518
cap "a_12352_2883#" "m1_n1268_3395#" 0.083516
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16113_6316#" 39.0204
cap "a_n7047_13347#" "a_n6887_13485#" 38.8042
cap "hgu_cdac_sw_buffer_3.x12.X" "hgu_sarlogic_flat_0.x4.x24.Q" 2.46432
cap "a_10098_6951#" "a_9989_6951#" 7.07352
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.039122
cap "hgu_sarlogic_flat_0.x5.x2.x7.floating" "a_14654_8353#" 0.852074
cap "hgu_cdac_half_1.d<0>" "a_n1149_11335#" 0.00869038
cap "a_406_11482#" "a_1945_11268#" 0.0583454
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 5.9755
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_half_1.db<1>" 0.0441273
cap "hgu_cdac_half_1.d<3>" "a_n6887_11999#" 0.00918182
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x1.x8.S" 141.149
cap "a_19372_5310#" "a_19286_5688#" 9.75667
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_1056_1868#" 86.5306
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 4.66277
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x1.x8.S" 0.288386
cap "a_10103_7824#" "a_10163_6925#" 0.0444906
cap "a_n53014_7459#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.11574
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_2287_6052#" 0.0126155
cap "a_6006_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 168.425
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9096_2150#" 1.37535
cap "a_n1240_n1104#" "hgu_cdac_sw_buffer_0.x4.X" 0.00502528
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_8927_6951#" 0.958461
cap "a_11613_6078#" "a_10680_6078#" 0.0341697
cap "a_5987_1153#" "hgu_cdac_half_0.d<0>" 0.0861349
cap "a_n1189_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.392106
cap "a_7314_1363#" "hgu_cdac_sw_buffer_0.x3.A" 0.215466
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 4.0232
cap "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_cdac_half_1.d<5>" 0.120641
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.db<2>" 1.78836
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 154.036
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x12.X" 0.000538217
cap "a_n197_1545#" "a_n643_1347#" 4.12335
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6959_11999#" 0.852074
cap "a_n828_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525857
cap "a_n2785_7946#" "hgu_cdac_half_1.db<1>" 11.8713
cap "a_n1145_2883#" "a_n1287_2708#" 5.57222
cap "a_3841_14374#" "a_3929_14374#" 2.2654
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.x8.X" 0.612075
cap "hgu_cdac_sw_buffer_3.x11.A" "hgu_cdac_half_1.db<4>" 0.978072
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_7949_1868#" 72.9458
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x3.A" 0.0649726
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0163131
cap "a_16531_6590#" "a_16287_6564#" 10.4326
cap "a_16197_6590#" "a_16113_6590#" 9.7173
cap "a_n1334_3698#" "a_n1336_1868#" 0.100896
cap "a_3929_14650#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0936668
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_10478_6078#" 0.0511841
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4068_1842#" 0.00475638
cap "a_9146_1842#" "hgu_cdac_sw_buffer_1.x9.A" 0.0150561
cap "a_971_14764#" "a_1325_14758#" 66.1185
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 0.883245
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0145139
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 2.48084
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_1.x2.X" 54.6656
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_10163_6925#" 5.27396
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12287_8513#" 0.0541604
cap "a_11507_6951#" "a_11319_6951#" 162.973
cap "a_19395_5688#" "hgu_sarlogic_flat_0.x5.x1[5].Q" 0.0455351
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x3.x4.X" 1.32107
cap "a_2058_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.514895
cap "hgu_cdac_sw_buffer_0.x6.A" "a_5987_1153#" 0.513606
cap "a_6516_6052#" "a_7305_6444#" 0.0771193
cap "a_5451_8008#" "a_5379_6925#" 0.0374098
cap "a_2584_1868#" "a_2285_2234#" 25.6382
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_cdac_sw_buffer_3.x9.X" 0.00930497
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16752_6232#" 0.149985
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 402.557
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 102.933
cap "a_n3877_7252#" "a_n3651_7087#" 87.2928
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8692_1179#" 0.0135259
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x3.Y" 1605.23
cap "a_7228_2136#" "hgu_sarlogic_flat_0.x3.x57.CLK" 29.3755
cap "a_9706_1363#" "hgu_cdac_sw_buffer_0.x3.A" 0.215466
cap "a_n6292_6446#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 766.602
cap "a_6370_8513#" "a_6422_7798#" 0.60413
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 230.196
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 253.788
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.db<1>" 44.877
cap "a_5695_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.114414
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_4001_13960#" 14.0092
cap "a_n7390_7871#" "hgu_comp_flat_0.P" 141.835
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 100.607
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.433596
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_9371_1545#" 0.0357848
cap "a_15953_12263#" "a_16041_12401#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7047_13899#" 2.79482
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_11301_7798#" 0.00783562
cap "hgu_tah_0.sw_n" "a_n2219_8368#" 0.0782096
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_4644#" 499.267
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_583_1179#" 109.19
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3860_2556#" 2.01999
cap "a_12352_2883#" "a_11538_1842#" 0.00756402
cap "hgu_cdac_sw_buffer_1.x6.X" "a_2544_n241#" 110.241
cap "a_13709_1347#" "hgu_cdac_sw_buffer_1.x3.A" 0.0392622
cap "a_4143_6951#" "a_4738_6951#" 1.18465
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 18.4022
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_2287_6052#" 0.0141384
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.000207375
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 819.473
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 1.69321
cap "a_12573_2556#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.361797
cap "a_3841_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.116889
cap "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 0.0483488
cap "a_16531_6590#" "a_15832_6596#" 0.245765
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 1.81852
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x11.VPWR" 202.218
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0125726
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6_1179#" 0.0971776
cap "a_9328_7824#" "a_8909_7798#" 39.6993
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9327_6078#" 0.0474281
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" "a_10550_14098#" 0.116889
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_5694_6444#" 0.824612
cap "a_16287_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0798806
cap "a_14017_1453#" "a_14222_1153#" 150.434
cap "a_9146_1842#" "a_9364_1868#" 0.37344
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.db<1>" 24.1145
cap "a_1622_1179#" "a_1749_1347#" 25.6382
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16752_5310#" 24.0968
cap "a_6604_1868#" "a_5840_1868#" 1.34244
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x3.x57.CLK" 166.497
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7390_7871#" 0.986445
cap "a_8398_1868#" "a_8692_1179#" 0.238048
cap "a_9761_6352#" "a_8761_6951#" 0.0601207
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 269.738
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.d<3>" 27.4558
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 4.09158
cap "a_n1749_7728#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 463.305
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 41.7701
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16531_6590#" 0.492484
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 40.6067
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.000207375
cap "a_n422_1842#" "a_n107_2234#" 129.553
cap "hgu_cdac_sw_buffer_3.x11.A" "a_n7760_6349#" 0.056627
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1247_2883#" 3.63395
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x19.Q" 106.567
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x10.Y" 1.20521
cap "a_5176_2883#" "a_5397_2556#" 7.83272
cap "a_9332_11987#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.160286
cap "a_3497_2708#" "a_3639_2556#" 7.83272
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 20.7556
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12626_6262#" 0.201993
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 4.3369
cap "a_1945_10648#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.000341311
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9902_7824#" 0.675491
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.0955205
cap "a_16581_5924#" "a_16531_6232#" 0.0121322
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.157471
cap "a_14148_1868#" "a_14245_2234#" 3.85505
cap "a_16894_6968#" "a_16427_6956#" 3.15823
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x4.X" 186.359
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.530038
cap "a_2057_14758#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0181858
cap "a_1863_9386#" "a_3378_9360#" 0.100333
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.d<1>" 21.6544
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2790_6052#" 327.406
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_4679_6052#" 0.0159807
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.0716574
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" "a_n54471_7657#" 14.5734
cap "a_4437_6078#" "a_4544_7824#" 0.00837873
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6841_1453#" 12.8402
cap "a_6900_7317#" "a_6535_6951#" 0.0445002
cap "a_6723_6951#" "a_6990_6925#" 0.0698533
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_sarlogic_flat_0.x4.x19.Q" 5.30342
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1114_n1100#" 24.1735
cap "a_n422_1842#" "a_394_2883#" 0.00711908
cap "a_6087_8513#" "a_5379_6925#" 0.0319019
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4892_6925#" 0.114583
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 0.072695
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_half_1.db<0>" 0.281334
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_cdac_half_1.db<0>" 0.00391145
cap "a_10398_8795#" "a_8762_8513#" 0.124974
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00366013
cap "a_n982_1868#" "a_n806_2234#" 0.898742
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 31.5481
cap "a_1123_11726#" "a_406_11482#" 1.90245
cap "a_747_11682#" "a_611_11594#" 69.9631
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_tah_0.sw" 61.666
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11153_6951#" 0.572593
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x66.CLK" 6.57286
cap "m1_n1268_3395#" "a_10790_1868#" 0.0261119
cap "a_18058_5316#" "a_19286_4670#" 0.0598242
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 5.07172
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 6.70381
cap "a_5450_6262#" "a_5319_7824#" 0.000172229
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 3.25351
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_12358_6052#" 0.0876632
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_cdac_half_0.d<0>" 0.0396163
cap "a_11507_6951#" "a_11684_7317#" 0.893863
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0498673
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11709_8513#" 0.0845843
cap "a_19460_5924#" "a_18973_5510#" 0.0654072
cap "hgu_cdac_sw_buffer_0.x6.A" "a_n107_2234#" 0.00128928
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n4479_7727#" 0.00502528
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.40777
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.108468
cap "a_12012_2136#" "a_12269_2150#" 8.68715
cap "a_608_2883#" "hgu_sarlogic_flat_0.x3.x51.Q" 1.63159
cap "a_n964_n464#" "a_n876_1179#" 0.0215717
cap "a_n1189_1153#" "a_n412_n464#" 0.00833386
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_20167_5950#" 35.4363
cap "a_12566_2883#" "hgu_cdac_half_1.d<1>" 0.515005
cap "a_n197_1545#" "a_n876_1179#" 6.51542
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1.45979
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_0.x5.X" 0.458951
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_17775_6606#" 74.3764
cap "a_n6887_14037#" "a_n6959_14037#" 2.2654
cap "a_n7660_7467#" "hgu_comp_flat_0.P" 1454.16
cap "a_11244_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 326.322
cap "a_2786_2883#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.179234
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x1.x9.Y" 0.985168
cap "a_2814_8513#" "a_4144_8513#" 0.0537889
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "hgu_sarlogic_flat_0.x5.x1[4].Q" 91.775
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 10.048
cap "hgu_cdac_sw_buffer_0.x5.A" "a_10771_1153#" 0.398889
cap "a_4978_6052#" "a_5182_6052#" 116.949
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x14.X" 0.011175
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x13.X" 0.199599
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 2.64961
cap "hgu_cdac_half_0.db<0>" "a_14017_1453#" 0.202811
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4913_6078#" 0.163991
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 4.00105
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_19372_5036#" 2.0494
cap "a_6990_6925#" "a_6936_7824#" 0.0333763
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.0890074
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n1287_2708#" 0.267326
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n3651_7087#" 4.84268
cap "m1_n1268_3395#" "a_1502_2234#" 0.0185778
cap "a_n86_n245#" "hgu_cdac_sw_buffer_0.x11.VPWR" 200.424
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.00651409
cap "a_4125_7798#" "a_4892_6925#" 0.883483
cap "a_9348_1179#" "a_9234_1153#" 0.0213612
cap "a_12789_7233#" "a_12555_6925#" 9.45283
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 235.052
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" 5107.42
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "a_3314_11664#" 0.0351881
cap "hgu_cdac_half_1.d<2>" "a_n7047_12413#" 0.0771263
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.674533
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_5950#" 644.658
cap "a_6348_2883#" "a_5889_2708#" 0.663553
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_3.x1.A" 2.14232
cap "a_n6526_6819#" "hgu_cdac_half_1.d<5>" 0.0643817
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x10.X" 0.117879
cap "a_4977_6352#" "a_5205_6951#" 0.0111129
cap "a_1422_7824#" "a_2036_7824#" 0.0904908
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9422_8106#" 0.174911
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 44.3
cap "hgu_cdac_sw_buffer_1.x9.A" "a_6006_1868#" 0.0166258
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13163_1153#" 177.629
cap "a_2820_n241#" "hgu_cdac_sw_buffer_1.x11.VPWR" 202.218
cap "hgu_cdac_sw_buffer_0.x4.A" "a_10771_1153#" 0.67795
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9761_6352#" 0.0460876
cap "a_12626_6262#" "a_12381_6951#" 0.018454
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x7.X" 5.95535
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18412_4670#" 165.331
cap "a_1178_6950#" "hgu_sarlogic_flat_0.x1.x8.S" 39.5402
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1970_1842#" 493.66
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7660_7467#" 37.8655
cap "a_15832_5950#" "a_16113_6590#" 0.114499
cap "a_7485_2150#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.805583
cap "a_2195_1545#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.0357848
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6959_12275#" 0.852074
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_1.x3.A" 0.129492
cap "a_1993_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0810423
cap "a_9877_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.40116
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_4144_8513#" 7.60294
cap "hgu_cdac_half_1.d<5>" "a_n6994_7879#" 0.0384384
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 4201.09
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n7766_6446#" 16.498
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_1.x6.A" 0.0488513
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 192.959
cap "a_407_11578#" "a_621_10615#" 0.06831
cap "a_11244_1842#" "a_11070_2234#" 206.408
cap "a_10790_1868#" "a_11538_1842#" 125.515
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x51.CLK" 33.4592
cap "a_1502_14758#" "a_971_14764#" 0.576242
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_10771_1153#" 5.06445
cap "a_9620_2136#" "hgu_cdac_half_0.db<1>" 0.0426353
cap "a_9461_2234#" "hgu_cdac_half_0.db<0>" 0.000542222
cap "a_16041_11987#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 0.852074
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "m1_n1268_3395#" 34.3567
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 0.667978
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 35.2138
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 4.69466
cap "a_n858_2530#" "a_n1170_1868#" 3.22666
cap "hgu_cdac_half_1.d<1>" "a_n7022_15150#" 0.0207194
cap "a_17184_5950#" "a_16581_5510#" 0.141337
cap "a_n4203_7087#" "hgu_cdac_sw_buffer_3.x11.A" 0.558714
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4738_6951#" 2.68493
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_18819_5676#" 0.0961043
cap "a_2045_6078#" "a_4029_6052#" 0.00977107
cap "a_1732_6052#" "a_2521_6078#" 0.0419646
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 1.14957
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_2308_15136#" 0.0424668
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 888.636
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.db<1>" 7423.73
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.263597
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x29.Q" 0.105215
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.953131
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 1.61776
cap "a_13476_1179#" "a_13016_1868#" 0.726589
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 1181.8
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 0.0351617
cap "a_1945_10648#" "hgu_sarlogic_flat_0.x1.x8.S" 0.192463
cap "a_1390_n460#" "hgu_cdac_sw_buffer_0.x6.X" 0.0037308
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 0.104562
cap "a_n1170_1868#" "a_n334_1153#" 0.127485
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_half_0.d<0>" 1.30995
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3954_15763#" 76.1093
cap "a_12359_7798#" "a_12381_6951#" 0.0433273
cap "a_12068_6925#" "a_11775_8487#" 0.0075673
cap "hgu_cdac_sw_buffer_1.x9.A" "a_7228_2136#" 0.0349268
cap "a_9461_2234#" "a_9706_1363#" 0.015096
cap "a_n7047_12137#" "a_n6887_11999#" 38.8042
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 189.002
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 113.254
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x34.Q_N" 0.663172
cap "a_9761_6352#" "a_10680_6078#" 159.226
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_half_0.db<0>" 0.127601
cap "a_6086_6951#" "a_5379_6925#" 96.845
cap "a_1752_8513#" "a_2988_8487#" 26.666
cap "a_2207_8487#" "a_2501_8487#" 197.767
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_9676_6925#" 0.465681
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 129.756
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x51.CLK" 3.29531
cap "a_19286_4670#" "a_19144_4952#" 4.12335
cap "a_3783_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 259.466
cap "a_8883_1461#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.0534043
cap "hgu_cdac_sw_buffer_1.x12.X" "a_2058_1153#" 0.00327263
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 0.122039
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10681_7824#" 109.199
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10575_15625#" 70.2445
cap "hgu_cdac_half_1.db<0>" "a_4977_6352#" 0.027389
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_n607_7947#" 0.115091
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_0.x6.A" 0.0514571
cap "a_20464_8879#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 8.87454
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12342_1545#" 4.21798
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0209231
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9382_6925#" 0.0233489
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17003_5950#" 0.0802149
cap "a_11507_6951#" "a_8761_6951#" 0.00365378
cap "a_7570_2883#" "hgu_cdac_half_1.db<1>" 0.00164748
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.0704507
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.db<2>" 21.4483
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1676_1842#" 0.00475638
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54284_7835#" 6.29031
cap "a_16427_5676#" "a_16113_5310#" 25.8462
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 1.66702
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4977_6352#" 0.0460876
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 9.65069
cap "a_19286_6968#" "a_18058_5950#" 0.0598242
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4450_1153#" 21.335
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9383_8487#" 0.569316
cap "a_18058_5316#" "a_18973_5510#" 124.339
cap "hgu_cdac_sw_buffer_0.x12.X" "hgu_cdac_sw_buffer_0.x5.X" 0.025601
cap "a_9146_1842#" "a_11244_1842#" 0.0154591
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x6.X" 0.0147287
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.Q" 756.521
cap "a_6300_1179#" "a_8379_1153#" 0.00512572
cap "a_6533_1347#" "a_7182_1179#" 3.15823
cap "a_14566_7525#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.168386
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x5.x2.x10.A" 0.215924
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 112.353
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11538_1842#" 0.00267034
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 347.881
cap "a_5110_6951#" "a_4598_6925#" 0.97482
cap "a_11538_1842#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.166515
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n643_1347#" 0.000866771
cap "a_17068_5924#" "a_17003_5950#" 0.0419646
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1222_1868#" 22.9769
cap "m1_n1268_3395#" "a_2444_2136#" 0.0585969
cap "a_8232_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.100273
cap "a_12098_1363#" "a_12152_1868#" 0.0253556
cap "a_3841_14650#" "a_2373_14732#" 0.299543
cap "a_6533_1347#" "a_6286_2234#" 0.049645
cap "a_6300_1179#" "a_6754_1842#" 0.0373688
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_2585_6352#" 0.00863708
cap "a_1410_1868#" "a_1203_1153#" 0.332479
cap "a_n7047_12137#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "a_2585_6352#" "a_2036_7824#" 1.64113
cap "a_4979_7798#" "a_4679_6052#" 0.00347385
cap "a_4978_8098#" "a_4977_6352#" 0.013157
cap "a_3058_6262#" "a_2586_6052#" 149.863
cap "a_6369_6951#" "a_9115_6951#" 0.00365378
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8925_1347#" 38.507
cap "a_5206_8513#" "a_5379_6925#" 0.004818
cap "hgu_tah_0.sw_n" "a_n1287_2708#" 0.82242
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1390_n460#" 2.05116
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.963009
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_8692_1179#" 0.0440637
cap "a_n53930_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 6.03771
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1076.72
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3783_9360#" 20.059
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6887_11999#" 0.0257489
cap "a_n6887_14037#" "hgu_cdac_half_1.d<5>" 0.00763072
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.000774964
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.283
cap "hgu_sarlogic_flat_0.x3.x72.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0468477
cap "a_1970_1842#" "a_4068_1842#" 0.0154591
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x15.X" 0.010756
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53551_7657#" 0.637137
cap "a_2285_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 218.735
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 7.31603
cap "a_9877_2150#" "a_9146_1842#" 1.60431
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_8678_2234#" 0.00492185
cap "a_3866_15625#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 7.07007
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x72.CLK" 17.5599
cap "a_n53551_7657#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 1.71528
cap "a_2323_10792#" "a_1448_10615#" 0.704258
cap "a_13709_1347#" "hgu_cdac_sw_buffer_1.x6.A" 0.0282672
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.09378
cap "a_12155_7798#" "a_12871_8190#" 1.80337
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16427_5950#" 38.009
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_13899#" 0.504618
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n6934_15288#" 19.4496
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 66.4077
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0158656
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 2.26589
cap "a_1105_2708#" "a_1056_1868#" 0.532119
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_half_0.d<1>" 0.0447497
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n3325_7252#" 0.125676
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0175809
cap "a_n7022_15426#" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0997931
cap "hgu_cdac_half_1.d<1>" "a_n7047_12137#" 0.0867029
cap "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 29.3776
cap "a_6031_2883#" "hgu_sarlogic_flat_0.x4.x26.Q" 1.04653
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.Q_N" 71.6212
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 63.9015
cap "a_2586_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 1.19927
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_9652_1461#" 0.00641577
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5115_6444#" 17.1916
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9332_11987#" 1.29601
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7570_2556#" 0.014837
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7791_2556#" 1.45933
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18589_6316#" 4.82515
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_9383_8487#" 0.0298442
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9676_6925#" 352.554
cap "a_7046_1153#" "a_7314_1363#" 206.408
cap "a_1410_1868#" "a_n422_1842#" 0.0234478
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0606435
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x30.Q_N" 426.324
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x2.A" 0.89957
cap "a_7456_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.511422
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_sw_buffer_0.x1.X" 11695.7
cap "a_9620_2136#" "a_8692_1179#" 2.19298
cap "a_2262_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.245669
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n1149_11335#" 8.87454
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.687545
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_13623#" 0.242175
cap "a_3802_1868#" "a_1056_1868#" 0.00446409
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_14313#" 1.68316
cap "hgu_cdac_sw_buffer_2.x1.A" "a_n3325_7252#" 0.00192469
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14591_9328#" 104.254
cap "a_10181_8106#" "a_9762_8098#" 0.245765
cap "a_18973_6790#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.680986
cap "hgu_cdac_half_0.db<0>" "a_7046_1153#" 0.119831
cap "a_n7022_10334#" "hgu_cdac_half_1.db<3>" 0.00760056
cap "a_4143_6951#" "a_4144_8513#" 0.138629
cap "hgu_cdac_half_0.d<0>" "hgu_cdac_half_1.db<1>" 0.028157
cap "a_4438_7824#" "a_4125_7798#" 272.731
cap "a_454_n939#" "hgu_cdac_half_0.db<0>" 1.19015
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.000941282
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x66.CLK" 567.641
cap "hgu_cdac_sw_buffer_1.x3.A" "a_3614_1868#" 0.0119188
cap "a_8678_2234#" "hgu_cdac_sw_buffer_1.x3.A" 0.00014671
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0799562
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8692_1179#" 0.343528
cap "a_10638_14650#" "a_10550_14650#" 2.2654
cap "a_n964_n464#" "a_n1158_n1744#" 0.0415972
cap "a_13163_1153#" "a_13930_1842#" 2.58992
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.db<1>" 30.9091
cap "a_1732_6052#" "hgu_cdac_half_1.db<0>" 0.0441938
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0241686
cap "a_342_11726#" "a_n134_11726#" 0.00286714
cap "a_1203_1153#" "a_n335_1453#" 0.614623
cap "a_3783_9360#" "hgu_sarlogic_flat_0.x1.x8.S" 0.314029
cap "a_52_2136#" "a_n334_1153#" 0.63508
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_11507_6951#" 0.0133968
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.49923
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_15953_12539#" 1.0898
cap "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 51.9259
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 4.12087
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 71.6212
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "a_10575_16177#" 5.78093
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 100.291
cap "a_2104_15080#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.0607635
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_cdac_sw_buffer_3.x11.A" 0.00379302
cap "a_n335_1453#" "a_n1285_1331#" 0.0166283
cap "a_n3387_7727#" "hgu_cdac_half_1.db<3>" 22.7382
cap "hgu_cdac_half_0.db<0>" "a_2057_1453#" 0.202811
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 3.10742
cap "hgu_cdac_half_1.db<4>" "a_n7390_7871#" 0.15103
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_half_1.db<1>" 0.114077
cap "a_n7766_6446#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 799.007
cap "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" "a_10638_14374#" 0.220722
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.db<4>" 0.160398
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14245_2234#" 186.882
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.79482
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0259323
cap "a_16581_6790#" "a_16287_5924#" 0.0494487
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4654_1153#" 0.0599645
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 5.52759
cap "a_13476_1179#" "hgu_cdac_sw_buffer_0.x5.A" 0.2249
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x7.Y" 0.432924
cap "m1_n1268_3395#" "a_4836_2136#" 0.0586499
cap "a_2057_1453#" "a_2058_1153#" 784.561
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_14374#" 0.169819
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_sarlogic_flat_0.x4.x21.Q_N" 1.04511
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19144_6232#" 19.6066
cap "a_18224_6596#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.330654
cap "hgu_cdac_half_0.db<0>" "a_9438_1153#" 0.119831
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0378064
cap "a_17068_5924#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 123.549
cap "a_4068_1842#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0764151
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_9989_6951#" 0.192954
cap "a_4654_1153#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0880574
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_half_0.db<0>" 0.130398
cap "a_4533_2150#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0277187
cap "a_n4429_7252#" "hgu_cdac_half_1.db<2>" 0.00794062
cap "a_11625_1453#" "a_12152_1868#" 0.00707399
cap "a_16894_5688#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.198571
cap "a_5840_1868#" "a_5889_2708#" 0.532119
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.d<1>" 35.4224
cap "a_18613_5688#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.07118
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.720727
cap "hgu_cdac_sw_buffer_1.x4.A" "a_14018_1153#" 0.0824049
cap "a_5176_2883#" "hgu_sarlogic_flat_0.x4.x11.X" 84.4944
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5451_8008#" 0.143287
cap "a_n2219_8368#" "hgu_cdac_sw_buffer_2.x11.A" 652.268
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 9.53933
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13930_1842#" 6.21623
cap "a_7131_8513#" "a_7598_8513#" 3.15823
cap "a_6535_6951#" "a_8761_6951#" 0.0400429
cap "a_13476_1179#" "hgu_cdac_sw_buffer_0.x4.A" 0.383968
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4677_2234#" 224.841
cap "a_5182_6052#" "a_5117_6078#" 0.97482
cap "a_1502_2234#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0718831
cap "hgu_cdac_half_1.d<6>" "a_n7047_12413#" 0.0511621
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 341.368
cap "a_n6676_7789#" "a_n7390_7871#" 11.0323
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.410838
cap "a_9438_1153#" "a_9706_1363#" 206.408
cap "a_n7022_15426#" "a_n6934_15288#" 70.3566
cap "a_n422_1842#" "a_n335_1453#" 0.602775
cap "a_12626_6262#" "a_12154_6052#" 149.863
cap "a_n7678_6446#" "hgu_comp_flat_0.RS_n" 0.0353478
cap "hgu_comp_flat_0.RS_p" "a_n7216_6420#" 143.686
cap "a_n871_7253#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0540897
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_20167_4670#" 74.6989
cap "a_6533_1347#" "a_6842_1153#" 32.6828
cap "a_17184_5676#" "a_17003_5688#" 0.0411078
cap "a_n251_2150#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.850993
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4638_8106#" 0.0615781
cap "m1_n1268_3395#" "a_6286_2234#" 0.0185778
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x4.x17.X" 18.965
cap "a_13476_1179#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.00312374
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6421_6052#" 100.012
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" 132.09
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.02244
cap "hgu_cdac_sw_buffer_0.x5.A" "a_n334_1153#" 0.378615
cap "a_n1240_n1104#" "a_n1158_n1744#" 0.469047
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n876_1179#" 0.0141134
cap "a_5987_1153#" "hgu_sarlogic_flat_0.x3.x57.CLK" 5.05761
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_cdac_half_1.d<3>" 0.346174
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7683_7317#" 0.363109
cap "a_11625_1453#" "a_10675_1331#" 0.0201739
cap "a_11740_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.52308
cap "a_11814_8106#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00120711
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11613_6078#" 0.742538
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10663_16039#" 0.150221
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 691.977
cap "a_6535_6951#" "a_6990_6925#" 152.997
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18224_5950#" 22.9118
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.db<4>" 2.93149
cap "a_15832_5316#" "a_16752_5310#" 0.10945
cap "a_16287_5284#" "a_16531_5310#" 10.4326
cap "a_2323_11578#" "a_1945_11268#" 96.8847
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n4479_7727#" 0.846297
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4739_8513#" 0.724542
cap "a_5613_7233#" "a_6369_6951#" 0.0405978
cap "a_5064_8795#" "a_4893_8487#" 6.51542
cap "a_747_11682#" "hgu_sarlogic_flat_0.x1.x9.Y" 33.5665
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_8281_2708#" 0.212919
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 518.616
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 50.3234
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x3.x36.Q" 1645.12
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 0.265218
cap "a_17184_5676#" "a_16894_5950#" 0.0609154
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_16980_5036#" 0.0893743
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x30.Q" 1.12136
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n334_1153#" 0.19394
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x9.Y" 0.413474
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x3.x30.Q" 343.507
cap "a_11774_6925#" "a_9676_6925#" 0.0452705
cap "a_14544_1868#" "a_14222_1153#" 0.0732459
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x1.x8.S" 13.458
cap "a_11319_6951#" "a_10163_6925#" 0.169021
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0173732
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0147917
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2411.33
cap "a_n7760_6349#" "a_n7390_7871#" 42.0042
cap "a_12098_1363#" "hgu_cdac_sw_buffer_1.x9.A" 0.0476839
cap "a_18505_6316#" "a_18412_5950#" 36.6828
cap "a_n6292_6446#" "hgu_comp_flat_0.comp_outn" 116.255
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 8.33948
cap "a_11300_6052#" "a_12153_6352#" 26.4449
cap "a_n335_1453#" "hgu_cdac_sw_buffer_0.x6.A" 0.326437
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x11.A" 0.130659
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0712275
cap "a_12495_7824#" "a_12626_6262#" 0.000172229
cap "a_3908_1179#" "a_4587_1545#" 6.51542
cap "a_2444_2136#" "a_2532_2883#" 0.545368
cap "hgu_cdac_half_1.db<0>" "a_14490_1363#" 0.00278699
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10176_2883#" 2.46304
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 2.42324
cap "a_n7022_10334#" "hgu_cdac_half_1.d<2>" 0.10283
cap "hgu_sarlogic_flat_0.x3.x60.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 12.1727
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 12.4475
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 203.83
cap "a_n53930_7371#" "a_n53834_7113#" 322.134
cap "a_7574_6052#" "a_7842_6262#" 205.485
cap "a_n2025_7088#" "a_n2301_7728#" 1.79489
cap "hgu_sarlogic_flat_0.x4.x11.X" "hgu_cdac_half_0.d<0>" 0.0562095
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_half_0.d<0>" 29.329
cap "a_19395_5688#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.09661
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3497_2708#" 18.3587
cap "a_n1170_1868#" "a_309_2150#" 0.0717278
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x4.A" 5.0369
cap "hgu_cdac_sw_buffer_1.x9.A" "a_8232_1868#" 0.0178097
cap "a_n7047_13623#" "hgu_cdac_half_1.d<2>" 0.0771263
cap "a_4141_1347#" "a_3926_2530#" 0.00530255
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 4.6824
cap "a_12573_8106#" "a_12154_8098#" 0.245765
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.239192
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 1179.18
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "a_n54567_7371#" 0.653381
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.02202
cap "a_n7766_6446#" "a_n4479_7727#" 0.715917
cap "a_6369_6951#" "a_6422_7798#" 0.506159
cap "a_4362_1842#" "hgu_cdac_sw_buffer_1.x9.A" 0.0150561
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 3.13477
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_3326_3698#" 0.550291
cap "a_2172_1179#" "a_2057_1453#" 2.71589
cap "a_14591_9604#" "a_14679_9466#" 70.3566
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.06817
cap "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" "a_10550_14098#" 6.54066
cap "a_406_11482#" "a_1325_11738#" 163.255
cap "a_10164_8487#" "a_8762_8513#" 49.2297
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 2.66917
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_334_10641#" 1.1755
cap "a_n1189_1153#" "a_n685_1461#" 8.68715
cap "a_5183_7798#" "a_4144_8513#" 2.2115
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.314227
cap "a_2719_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.14077
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6925_8513#" 0.11848
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_sw_buffer_0.x11.X" 0.21568
cap "a_9438_1153#" "a_9371_1545#" 0.946053
cap "hgu_cdac_half_1.d<0>" "a_n6526_6819#" 0.0265146
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.x5.Q" 2.95999
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 10.4149
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.33187
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3325_7252#" 200.424
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00390647
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2544_n241#" 0.0207779
cap "a_7030_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.563255
cap "hgu_cdac_sw_buffer_1.x4.A" "a_14222_1153#" 0.0689734
cap "a_12359_7798#" "a_12495_7824#" 69.9631
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_sw_buffer_3.x11.X" 0.0334079
cap "a_1820_1868#" "a_1970_1842#" 9.25861
cap "a_11626_1153#" "hgu_cdac_half_0.d<1>" 0.0534804
cap "a_n53930_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 153.424
cap "a_n53834_7657#" "a_n54284_7835#" 0.712105
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x4.X" 8.97994
cap "a_13636_1842#" "hgu_cdac_half_0.db<1>" 0.00571238
cap "a_1019_10793#" "a_1161_10968#" 5.57222
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.828649
cap "a_6816_7317#" "a_6536_8513#" 0.00852014
cap "a_6723_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 6.03989
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4144_8513#" 7.36819
cap "a_19460_6564#" "a_19460_5924#" 15.9638
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x16.X" 0.345258
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11914_6951#" 2.66952
cap "a_16581_5924#" "a_18058_5950#" 0.285104
cap "hgu_cdac_half_1.d<0>" "a_n6994_7879#" 0.0108597
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_cdac_half_1.d<5>" 0.049837
cap "a_3841_14374#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.0810504
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7759_1179#" 0.187223
cap "a_4068_1842#" "a_4677_2234#" 1.89299
cap "a_n7660_7467#" "a_n6676_7789#" 8.89474
cap "a_2786_2883#" "a_3497_2708#" 9.63357
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0280518
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_3499_1331#" 190.501
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x3.x30.Q" 2.71609
cap "a_4533_2150#" "a_4677_2234#" 4.12335
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0373948
cap "a_8232_1868#" "a_9364_1868#" 2.71589
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n4397_8367#" 2.00191
cap "a_11153_6951#" "a_12069_8487#" 0.00965765
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00717412
cap "a_4143_6951#" "a_4978_6052#" 0.0637976
cap "a_3977_6951#" "a_5182_6052#" 0.477487
cap "a_16581_6790#" "hgu_sarlogic_flat_0.x3.x66.CLK" 87.2177
cap "a_9182_1545#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.083549
cap "a_2607_14758#" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 0.203848
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n4429_7252#" 1.429
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x4.x19.Q" 11.5155
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 800.124
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0297034
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.619523
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_2036_7824#" 0.0324248
cap "a_11102_2530#" "a_12098_2883#" 14.6203
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54752_8227#" 207.385
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 264.464
cap "a_14746_2556#" "hgu_sarlogic_flat_0.x4.x20.X" 0.198118
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x11.X" 0.0489714
cap "a_7771_6925#" "a_7597_6951#" 196.703
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_544_11360#" 19.7439
cap "a_1586_2234#" "a_1056_1868#" 0.0445002
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 127.449
cap "a_5319_7824#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0712878
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_half_1.d<2>" 0.0406925
cap "a_13182_1868#" "a_13163_1153#" 0.490884
cap "a_15125_1868#" "hgu_cdac_half_0.db<1>" 0.00163562
cap "a_14245_2234#" "a_13930_1842#" 129.553
cap "a_651_10968#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.7813
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16221_5950#" 1.77323
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x45.Q_N" 1.68489
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x23.Q" 32.7254
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x51.CLK" 103.018
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10103_7824#" 0.186733
cap "a_n7047_11861#" "a_n6887_11999#" 38.8042
cap "a_1970_1842#" "a_1676_1842#" 198.527
cap "a_8379_1153#" "a_9146_1842#" 2.58992
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7949_1868#" 215.667
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6724_8513#" 164.727
cap "m1_n1268_3183#" "a_6841_1453#" 0.00676899
cap "m1_n1268_3395#" "a_9962_2883#" 0.083516
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11275_1461#" 0.0202804
cap "a_3497_2708#" "hgu_sarlogic_flat_0.x4.x27.X" 0.0658253
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10341_1868#" 0.387753
cap "a_14566_7525#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 2.184
cap "a_1164_n241#" "a_1114_n1100#" 0.272419
cap "a_11320_8513#" "a_12468_8879#" 0.213477
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_sw_buffer_1.x5.X" 3.54753
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_0.db<1>" 0.0984472
cap "a_9146_1842#" "a_6754_1842#" 0.0108072
cap "a_15125_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0200037
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6936_7824#" 3.36273
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n2251_7253#" 0.000369959
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.000136061
cap "a_10280_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.4293
cap "a_15666_5950#" "a_18412_5950#" 0.00365378
cap "a_5118_7824#" "a_4979_7798#" 0.256334
cap "a_5319_7824#" "a_4978_8098#" 1.18465
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x4.x22.X" 0.00760797
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.531771
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_2057_14758#" 0.718486
cap "a_18679_6564#" "a_19191_6912#" 0.97482
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x4.x15.X" 6.60303
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x6.A1" 102.45
cap "a_16581_4644#" "hgu_sarlogic_flat_0.x3.x51.CLK" 3.12704
cap "a_n7660_7467#" "a_n7760_6349#" 12.1463
cap "a_11625_1453#" "hgu_cdac_sw_buffer_1.x9.A" 0.16581
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_0.x3.A" 2.39037
cap "a_10234_6262#" "a_9676_6925#" 0.162482
cap "a_9761_6352#" "a_9899_6444#" 0.10945
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1749_1347#" 38.4803
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.Q_N" 133.665
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16581_5924#" 87.8667
cap "a_12490_6951#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.786839
cap "a_1886_14958#" "a_2373_14732#" 269.561
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10673_2708#" 153.22
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 372.819
cap "a_9233_1453#" "a_9234_1153#" 784.493
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.00219344
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_19286_5688#" 0.00957561
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n7047_14175#" 31.0504
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x51.Q_N" 5.52759
cap "a_13570_1868#" "a_13462_2234#" 8.06792
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.x42.Q_N" 2.43534
cap "hgu_cdac_sw_buffer_1.x4.A" "a_7314_1363#" 0.0334032
cap "a_7558_1545#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00659316
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2287_6052#" 201.687
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_12358_6052#" 0.157277
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_2036_7824#" 0.0519216
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.x5.X" 0.607535
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5110_6951#" 0.402786
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x34.Q_N" 2.31236
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.833518
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x4.X" 1.78194
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "a_10870_6951#" 0.00127576
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18589_6316#" 2.22872
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2786_2556#" 0.233342
cap "a_10771_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.90571
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_half_0.db<0>" 0.263926
cap "a_2268_n241#" "hgu_cdac_half_0.db<1>" 0.0296048
cap "a_18973_4644#" "a_20167_4670#" 0.603924
cap "a_19460_4644#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 123.549
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1222_1868#" 0.00977057
cap "a_2808_n935#" "hgu_cdac_sw_buffer_0.x5.A" 0.00173581
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16287_5284#" 0.115972
cap "m1_n1268_3183#" "a_n1287_2708#" 0.108996
cap "a_n982_1868#" "a_n1170_1868#" 188.605
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.320977
cap "a_n7047_11861#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x25.Q" 33.8683
cap "a_52_2136#" "a_309_2150#" 8.68715
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 123.549
cap "hgu_cdac_sw_buffer_1.x4.A" "a_2058_1153#" 0.0441129
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x8.X" 0.0109323
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 1.94449
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x57.CLK" 386.422
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].Q" 1663.42
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6086_6951#" 0.0119152
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0182801
cap "a_3614_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 23.1913
cap "a_18505_5036#" "a_18613_4670#" 8.11912
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.0259193
cap "a_12626_6262#" "a_12494_6078#" 25.8462
cap "hgu_cdac_sw_buffer_1.x9.A" "a_5987_1153#" 0.210551
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 7.07007
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11084_1179#" 371.104
cap "hgu_cdac_sw_buffer_1.x6.A" "a_3614_1868#" 0.00627504
cap "a_4001_14236#" "a_4001_14512#" 31.6127
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n1170_1868#" 0.00536405
cap "hgu_cdac_half_1.d<0>" "a_n6887_14037#" 0.0125707
cap "hgu_tah_0.sw" "a_1019_10793#" 330.23
cap "a_7888_8513#" "a_7285_8487#" 55.1903
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.679036
cap "hgu_cdac_sw_buffer_1.x4.A" "a_9706_1363#" 0.0334032
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4914_7824#" 0.950709
cap "a_2285_2234#" "a_1820_1868#" 3.15823
cap "a_2808_n935#" "hgu_cdac_sw_buffer_0.x4.A" 0.00144497
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_1637_6052#" 0.00431854
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.48429
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12556_8487#" 715.06
cap "a_5397_8106#" "a_4979_7798#" 2.75572
cap "a_16581_6790#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 610.211
cap "a_6300_1179#" "a_8283_1331#" 0.00612053
cap "a_19395_6968#" "a_19576_6956#" 0.0411078
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "a_16113_6590#" 1.11361
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_16287_6564#" 0.197355
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 787.553
cap "a_1676_1842#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0207359
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x69.CLK" 0.155735
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "a_n6959_14175#" 0.852074
cap "a_4977_6352#" "a_4892_6925#" 0.531959
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x1.x8.S" 0.022458
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1622_1179#" 14.9119
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18412_4670#" 0.0337483
cap "a_16000_10736#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.419625
cap "a_16020_6590#" "a_16221_6968#" 0.367362
cap "a_13636_1842#" "a_13780_1868#" 69.6746
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_8098#" 589.765
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4893_8487#" 4.21276
cap "a_9146_1842#" "a_9568_1868#" 0.0195981
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 303.129
cap "a_9989_6951#" "a_8762_8513#" 0.00475837
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19144_6232#" 6.26161
cap "hgu_cdac_half_1.d<1>" "a_n7047_11861#" 0.0867029
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x27.Q_N" 123.549
cap "a_7182_1179#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00564354
cap "a_2808_n935#" "a_2820_n241#" 3.04939
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9234_1153#" 40.602
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4654_1153#" 1.32625
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_half_1.db<1>" 24.619
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2036_7824#" 59.2703
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 635.792
cap "a_4001_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.0790112
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0497924
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.069438
cap "a_6990_6925#" "a_7071_6052#" 0.0418328
cap "a_8586_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.410838
cap "a_6754_1842#" "a_6194_1868#" 0.0115289
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 4.22043
cap "a_6286_2234#" "a_6370_2234#" 9.7173
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0404754
cap "a_6830_7824#" "a_7597_6951#" 0.215797
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n643_1347#" 0.463165
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2680.03
cap "a_4437_6078#" "a_5379_6925#" 0.840356
cap "a_9146_1842#" "a_7949_1868#" 0.0183616
cap "a_1418_14758#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 39.1768
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.d<5>" 2154.03
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_2.x12.X" 0.00730887
cap "a_2285_2234#" "a_1676_1842#" 1.89299
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18819_5676#" 38.4237
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "m1_n1268_3183#" 0.0205188
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0122647
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16752_6232#" 0.206383
cap "a_n638_n245#" "a_n643_1347#" 0.681617
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_n334_1153#" 4.85044
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_8281_2708#" 87.7016
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x1.A" 0.00423163
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_n871_7253#" 0.189485
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11914_6951#" 0.0130417
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x23.Q" 39.2438
cap "a_18505_6590#" "a_18224_5950#" 0.114499
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10638_14374#" 0.852074
cap "a_16427_6956#" "a_16799_6912#" 0.333727
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_1.x1.X" 0.219297
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_15832_6596#" 0.243014
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "a_10023_11461#" 1.2719
cap "a_10478_6444#" "a_10680_6078#" 0.893863
cap "a_1137_14764#" "a_2285_14758#" 0.213477
cap "a_13476_1179#" "a_13067_1331#" 0.0424254
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.308288
cap "a_7072_7798#" "a_7284_6925#" 0.212014
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.550121
cap "a_7072_7798#" "a_7510_7824#" 2.76336
cap "a_10550_13822#" "a_10638_13822#" 2.20314
cap "a_16020_5950#" "a_16197_6316#" 0.893863
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "a_n6887_14037#" 0.828649
cap "a_1137_14764#" "a_1526_15136#" 1.90245
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_3.x11.X" 112.21
cap "a_11507_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 5.30557
cap "a_7316_2883#" "hgu_sarlogic_flat_0.x4.x12.X" 0.0197874
cap "a_11206_7798#" "a_9762_8098#" 0.359144
cap "a_9698_7824#" "a_9464_7798#" 7.07352
cap "a_5206_8513#" "a_5292_8879#" 9.75667
cap "a_8927_6951#" "a_9676_6925#" 139.39
cap "a_8761_6951#" "a_10163_6925#" 49.2297
cap "a_n6676_7789#" "hgu_cdac_half_1.db<1>" 0.0533512
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_192_10793#" 131.054
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_10234_6262#" 0.0357833
cap "a_6006_1868#" "a_4677_2234#" 0.00363298
cap "a_4893_8487#" "hgu_sarlogic_flat_0.x3.x20.Q" 3.06896
cap "hgu_cdac_sw_buffer_1.x3.A" "a_9234_1153#" 0.0974295
cap "a_4425_8879#" "a_3978_8513#" 149.863
cap "hgu_cdac_half_1.db<0>" "a_13780_1868#" 1.20024
cap "a_4125_7798#" "a_4893_8487#" 1.79679
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 264.266
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.db<4>" 21.4463
cap "a_1716_n241#" "a_1622_1179#" 0.00795872
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.254206
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4978_6052#" 2.42189
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "a_11153_6951#" 0.107278
cap "a_n7022_10334#" "hgu_cdac_half_1.d<6>" 0.0627799
cap "a_n7022_15150#" "a_n6934_15288#" 70.3566
cap "a_9404_11849#" "a_9332_11849#" 2.2654
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 3.99124
cap "m1_n1268_3183#" "a_4450_1153#" 0.00115803
cap "hgu_cdac_sw_buffer_1.x5.A" "a_10675_1331#" 0.0230943
cap "a_9706_1363#" "a_9950_1179#" 8.06792
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.620128
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18058_4670#" 688.866
cap "a_n54284_7371#" "a_n53834_7113#" 0.712105
cap "a_18973_6790#" "a_17775_6606#" 0.0354201
cap "a_13636_1842#" "a_14101_2150#" 0.946053
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10575_15901#" 8.66384
cap "a_n595_7253#" "a_n607_7947#" 3.04939
cap "a_n7047_13623#" "hgu_cdac_half_1.d<6>" 0.0511621
cap "a_11966_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.534162
cap "a_n572_1868#" "a_n1336_1868#" 1.34244
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_1502_2234#" 0.070317
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1448_10615#" 0.034576
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.150522
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1.11451
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5291_7317#" 3.93708
cap "a_n412_n464#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0052509
cap "a_11756_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.619879
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9739_15176#" 211.014
cap "a_n54471_7113#" "a_n54567_7371#" 318.957
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.x30.Q" 199.679
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x5.A" 0.109693
cap "m1_n1268_3183#" "a_8925_1347#" 0.000496299
cap "a_13262_6951#" "a_11319_6951#" 0.00686153
cap "a_6286_2234#" "a_6460_1842#" 206.408
cap "a_6754_1842#" "a_6006_1868#" 125.515
cap "hgu_cdac_half_1.d<2>" "a_n1473_7088#" 0.0292286
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 31.3089
cap "a_11720_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.422129
cap "hgu_cdac_half_1.d<1>" "a_n6676_7789#" 0.0120144
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x25.Q" 39.5811
cap "m1_n1268_3395#" "a_n1336_1868#" 0.0353356
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1056_1868#" 0.0264446
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 255.282
cap "a_12280_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525728
cap "a_n7760_6349#" "hgu_cdac_half_1.db<1>" 0.320711
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 1308.39
cap "a_7069_2234#" "a_4836_2136#" 0.00185991
cap "a_13182_1868#" "a_14245_2234#" 33.3567
cap "a_2723_6444#" "a_2790_6052#" 0.946053
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 0.309396
cap "a_2195_1545#" "a_2057_1453#" 0.10945
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 1.02587
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_6516_6052#" 0.215183
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 0.187462
cap "a_2347_8513#" "a_1586_8513#" 0.0603549
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.155356
cap "a_12154_8098#" "a_12292_8190#" 0.10945
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0323619
cap "a_n3651_7087#" "hgu_sarlogic_flat_0.x4.x24.Q" 2.06136
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.11085
cap "a_9950_1545#" "a_9233_1453#" 0.0445002
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_52_2136#" 0.00702789
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_sw_buffer_3.x11.A" 0.272165
cap "a_19144_5310#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 6.26143
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4533_8513#" 0.099829
cap "hgu_cdac_half_1.db<0>" "a_12626_6262#" 0.0108852
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.195792
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19460_5284#" 0.615362
cap "a_12154_8098#" "a_11774_6925#" 1.49914
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12068_6925#" 0.00828091
cap "a_7772_8487#" "a_8479_8513#" 96.845
cap "a_5380_8487#" "a_4144_8513#" 26.4571
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x22.X" 4.14005
cap "a_14018_1153#" "hgu_cdac_half_0.d<0>" 0.0472035
cap "a_16752_6232#" "a_16894_5950#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n858_2530#" 66.1409
cap "a_773_1868#" "m1_n1268_3395#" 0.0166266
cap "a_18224_5316#" "a_18224_5950#" 10.8527
cap "a_14404_2136#" "a_15125_1868#" 96.7371
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0408594
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10183_2556#" 0.0397083
cap "a_4362_1842#" "a_1970_1842#" 0.00936625
cap "a_6754_1842#" "a_7228_2136#" 264.907
cap "a_11685_8879#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.11292
cap "a_7182_1179#" "a_6777_1179#" 0.00245718
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_cdac_half_1.db<1>" 27.8915
cap "a_14148_1868#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.611073
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_1161_10968#" 0.698542
cap "a_9847_7233#" "a_9382_6925#" 0.946053
cap "hgu_cdac_half_1.d<1>" "a_n7760_6349#" 0.155963
cap "hgu_cdac_sw_buffer_0.x1.A" "a_n86_n245#" 0.0135188
cap "a_14654_7525#" "hgu_sarlogic_flat_0.x1.x8.S" 0.133615
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 14.317
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8479_8513#" 0.0452757
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_half_1.d<6>" 0.310432
cap "a_12627_8008#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.185025
cap "a_16531_6232#" "a_15832_5950#" 0.245765
cap "a_16752_6232#" "a_15666_5950#" 9.07266
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n334_1153#" 158.43
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0030286
cap "a_n924_2556#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.241059
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_1.x5.X" 5.05384
cap "a_14018_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.289978
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 90.0861
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 68.381
cap "a_6842_1153#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00733891
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_n1149_11335#" 10.1574
cap "a_11763_1545#" "a_11084_1179#" 6.51542
cap "a_192_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.698564
cap "a_8283_1331#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 196.272
cap "a_n7766_6446#" "hgu_comp_flat_0.comp_outn" 0.155055
cap "a_9652_1461#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.00416417
cap "a_11830_1153#" "hgu_cdac_sw_buffer_1.x3.A" 0.0816547
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10163_6925#" 143.621
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 101.204
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0431632
cap "a_9463_6052#" "hgu_cdac_half_1.db<1>" 0.00562309
cap "a_10638_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.220722
cap "a_12287_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.260562
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0856435
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x6.X" 5.65479
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2709.97
cap "a_n7766_6446#" "hgu_cdac_sw_buffer_3.x11.A" 0.302085
cap "a_5695_7824#" "a_5451_8008#" 8.11912
cap "a_9762_6052#" "a_8288_6078#" 0.00365378
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 939.498
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0574819
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1942_n460#" 4.88274
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_8927_6951#" 0.00515109
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_13960#" 0.501859
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 92.779
cap "a_19460_4644#" "a_19460_5284#" 15.9638
cap "a_18973_4644#" "a_19286_5688#" 0.0196205
cap "a_17302_6590#" "a_17068_6564#" 9.45283
cap "a_4654_1153#" "a_3614_1868#" 0.875049
cap "a_11830_1153#" "a_12543_1179#" 0.080689
cap "a_12098_1363#" "a_12342_1545#" 9.7173
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1.31233
cap "a_9332_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.963851
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n876_1179#" 0.343528
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 29.3808
cap "m1_n1268_3183#" "a_14245_2234#" 0.00578069
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_half_0.db<1>" 0.212227
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4029_6052#" 0.013725
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.103054
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x21.Q" 0.127454
cap "hgu_sarlogic_flat_0.x4.x20.X" "a_13016_1868#" 0.0267218
cap "a_2489_15124#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.0279904
cap "hgu_cdac_half_1.d<4>" "hgu_tah_0.sw_n" 0.0452794
cap "a_13476_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.512938
cap "a_9116_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 5.44901
cap "a_8692_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.00931683
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 4.41524
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x57.CLK" 29.2393
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 8.92403
cap "a_3894_2234#" "hgu_cdac_sw_buffer_1.x3.A" 0.00014671
cap "a_7030_8106#" "hgu_sarlogic_flat_0.x3.x4.X" 0.174911
cap "a_10675_1331#" "hgu_cdac_half_1.db<1>" 81.959
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "a_n1149_14701#" 8.87454
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 5.59804
cap "a_342_11360#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.0347201
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4385_1179#" 0.0811697
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_4739_8513#" 1.32128
cap "a_11626_1153#" "a_10790_1868#" 0.127485
cap "a_11625_1453#" "a_11244_1842#" 0.450889
cap "a_7369_6352#" "a_7284_6925#" 0.531959
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x2.X" 26.2355
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x1.X" 26.1936
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 83552.8
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_2104_15080#" 4.07647
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_2444_2136#" 0.0127409
cap "a_10680_6078#" "a_10478_6078#" 0.367362
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6535_6951#" 44.5627
cap "a_1137_14764#" "a_1592_14732#" 153.051
cap "a_6006_1868#" "a_7949_1868#" 0.017939
cap "a_n1334_3698#" "m1_n1268_3395#" 0.14135
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_half_0.d<0>" 0.00160745
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x11.VPWR" 436.78
cap "a_4124_6052#" "a_4738_6951#" 0.0460462
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x4.x24.Q" 39.3574
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 2.64599
cap "a_7284_6925#" "a_7455_7233#" 6.51542
cap "a_8479_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0124576
cap "a_10680_6078#" "a_10163_6925#" 0.238265
cap "a_9463_6052#" "hgu_cdac_half_1.d<1>" 0.0182037
cap "a_12154_6052#" "a_13072_6078#" 70.8078
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x21.Q" 0.190943
cap "a_12069_8487#" "hgu_sarlogic_flat_0.x3.x36.Q" 9.1256
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 2.12418
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_5450_6262#" 0.233129
cap "a_11488_2150#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.00240475
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4001_14512#" 3.77563
cap "a_n1190_n245#" "hgu_cdac_sw_buffer_0.x3.A" 0.0856435
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x5.A" 0.145055
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 165.471
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 1.49265
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "a_342_11726#" 0.01936
cap "a_11740_1179#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.520266
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.x57.CLK" 314.225
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00431854
cap "a_n4203_7087#" "hgu_cdac_half_1.db<1>" 0.0643401
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_8928_8513#" 0.00178587
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_tah_0.tah_vn" 0.214669
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0245554
cap "a_11856_7798#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0457708
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "a_8762_8513#" 0.068992
cap "a_16113_12125#" "a_15953_12263#" 38.8042
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2285_14758#" 3.59843
cap "hgu_cdac_sw_buffer_0.x3.A" "a_n334_1153#" 0.514895
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6972_1868#" 1.24168
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x18.X" 305.426
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0128605
cap "a_1222_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00510117
cap "a_6842_1153#" "a_6460_1842#" 3.22039
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2584_1868#" 15.0792
cap "hgu_cdac_sw_buffer_1.x3.A" "a_5891_1331#" 0.037392
cap "a_5557_1868#" "hgu_cdac_sw_buffer_1.x3.A" 0.00122291
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00156187
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 98.3073
cap "a_14490_1363#" "a_14734_1179#" 8.06792
cap "a_14222_1153#" "hgu_cdac_half_0.d<0>" 0.0393766
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3695_8513#" 213.669
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16020_5310#" 118.393
cap "a_16581_4644#" "a_16427_4670#" 9.42692
cap "hgu_cdac_half_1.d<4>" "a_n7047_14175#" 0.0621683
cap "a_20464_8879#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 1.2719
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 0.0346386
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0125351
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0153766
cap "hgu_cdac_half_1.db<0>" "a_8813_6052#" 0.0100528
cap "a_n3927_7727#" "hgu_cdac_sw_buffer_2.x9.X" 0.000634192
cap "a_n595_7253#" "a_n871_7253#" 0.529752
cap "a_2262_1153#" "hgu_cdac_sw_buffer_1.x5.X" 0.0319437
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 454.237
cap "a_14148_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.99779
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "a_3929_14374#" 0.250125
cap "a_6369_6951#" "a_6370_8513#" 0.690418
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12555_6925#" 0.0672553
cap "a_7228_2136#" "a_7949_1868#" 96.7371
cap "a_n2785_7946#" "hgu_cdac_sw_buffer_2.x9.X" 0.215513
cap "a_3408_9386#" "a_3378_9360#" 223.806
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 30.6973
cap "a_n53930_7371#" "a_n53551_7113#" 0.708901
cap "a_n1189_1153#" "a_n1285_1331#" 96.7371
cap "a_8814_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 125.174
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 119.616
cap "a_1203_1153#" "hgu_cdac_half_0.db<0>" 0.255844
cap "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" "a_10550_14098#" 1.76562
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x8.S" 78.4001
cap "a_879_11334#" "a_621_10615#" 0.515779
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.836897
cap "a_2914_9360#" "a_3783_9360#" 29.5927
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6934_15288#" 9.20721
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12154_6052#" 0.00157027
cap "hgu_cdac_sw_buffer_0.x6.A" "a_14222_1153#" 0.245669
cap "a_17775_5950#" "a_17068_6564#" 0.356169
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 28.9953
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10550_14098#" 0.173845
cap "a_11614_7824#" "a_12381_6951#" 0.215797
cap "a_1203_1153#" "a_2058_1153#" 47.7234
cap "hgu_tah_0.sw" "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" 7.92956
cap "hgu_sarlogic_flat_0.x4.x11.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.210924
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7260_1461#" 0.943006
cap "a_3977_6951#" "a_4143_6951#" 637.678
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x27.Q_N" 1.18181
cap "a_3314_11461#" "a_2323_11578#" 0.00392411
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_4144_8513#" 35.1763
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x9.X" 0.174268
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.00096513
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00754397
cap "a_4922_1363#" "a_5367_1179#" 36.9161
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 0.0187349
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 5242.06
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.x4.X" 20.9709
cap "a_454_n939#" "hgu_cdac_sw_buffer_1.x11.VPWR" 2.00767
cap "a_6956_1179#" "a_6841_1453#" 2.71589
cap "a_15953_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.128416
cap "a_7369_6352#" "a_7072_7798#" 0.00474824
cap "a_7182_1179#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 1.78678
cap "a_n7022_15702#" "hgu_tah_0.sw_n" 0.775716
cap "a_3802_1868#" "a_3595_1153#" 0.332479
cap "a_18058_4670#" "a_18505_5310#" 0.0812733
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5889_2708#" 0.296306
cap "a_11625_1453#" "a_12342_1545#" 0.0445002
cap "a_n1189_1153#" "a_n422_1842#" 2.58992
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_9208_7317#" 1.10424
cap "a_7485_2150#" "a_6754_1842#" 1.60431
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6286_2234#" 0.00589688
cap "a_2057_1453#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.070132
cap "hgu_comp_flat_0.RS_p" "a_n7678_6901#" 0.00121426
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.213222
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4332_8513#" 0.00503114
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 48.5928
cap "a_7888_8513#" "a_7370_8098#" 0.00884249
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2262_1153#" 0.0980871
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7305_6078#" 0.00927666
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0074119
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_9317_2150#" 0.00394996
cap "a_2323_11578#" "a_1325_11738#" 0.00358389
cap "a_n6292_6446#" "a_n7660_7467#" 0.587445
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_2.x9.X" 0.0793098
cap "hgu_cdac_half_1.d<3>" "a_n1209_7728#" 22.6864
cap "a_3595_1153#" "a_3926_2530#" 0.00567281
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 4.52392
cap "a_7314_1363#" "hgu_cdac_half_0.d<0>" 0.0189578
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 0.020701
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.101809
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x16.X" 0.0665704
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_tah_0.sw" 0.154601
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2006_1545#" 1.67714
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 4149.68
cap "a_n1147_7253#" "hgu_cdac_half_1.db<0>" 0.2734
cap "a_10478_6444#" "hgu_sarlogic_flat_0.x3.x4.X" 0.116624
cap "a_3222_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.352866
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_4599_8487#" 0.106556
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_4144_8513#" 0.815106
cap "a_7284_6925#" "a_6369_6951#" 125.539
cap "a_8478_6951#" "a_6535_6951#" 0.0100496
cap "a_9234_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0707179
cap "a_8289_7824#" "a_7771_6925#" 0.207131
cap "a_4001_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.174332
cap "a_20167_5950#" "a_19460_5924#" 96.845
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 465.399
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.d<0>" 1217.32
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5896_6078#" 3.26306
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.0209436
cap "hgu_cdac_half_1.d<6>" "a_n1473_7088#" 0.00854027
cap "a_13476_1179#" "a_14017_1453#" 137.842
cap "a_7575_7798#" "a_7597_6951#" 0.0433273
cap "a_1940_8513#" "a_1454_6950#" 0.0409016
cap "a_6979_1545#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0276743
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_0.x11.X" 5.30822
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x7.X" 0.0161888
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_half_1.db<1>" 0.0578666
cap "a_10550_14374#" "a_10550_14650#" 31.6127
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_2586_6052#" 0.123447
cap "a_9348_1179#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.524014
cap "a_9706_1363#" "a_9574_1179#" 24.999
cap "a_n3927_7727#" "hgu_cdac_sw_buffer_3.x11.X" 1.54754
cap "hgu_cdac_sw_buffer_0.x6.A" "a_7314_1363#" 0.120552
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_14734_1179#" 0.00546653
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.210718
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 2.02112
cap "hgu_cdac_sw_buffer_1.x3.A" "a_13016_1868#" 0.0161379
cap "a_n2785_7946#" "hgu_cdac_sw_buffer_3.x11.X" 0.106203
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.0388249
cap "a_2199_15136#" "a_2285_14758#" 9.75667
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12555_6925#" 567.817
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x23.Q" 33.0902
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 373.338
cap "hgu_cdac_half_0.db<1>" "a_190_n245#" 1.00372
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x3.A" 0.00930497
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x6.A" 0.212457
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.235165
cap "a_n1145_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.32616
cap "a_9706_1363#" "hgu_cdac_half_0.d<0>" 0.0189578
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.107505
cap "a_4362_1842#" "a_4677_2234#" 129.553
cap "m1_n1268_3183#" "a_10341_1868#" 0.0245161
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_16448_15176#" 8.87454
cap "a_18679_5284#" "a_18412_5310#" 0.0698533
cap "a_18224_5316#" "a_18613_5688#" 1.90245
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n54850_7835#" 0.0618423
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.121291
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_tah_0.sw" 0.0404871
cap "a_2058_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.289978
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13524_2883#" 0.573634
cap "a_1622_1179#" "a_1676_1842#" 0.0107488
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9762_6052#" 46.9177
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.356485
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 190.038
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 0.78607
cap "a_407_11578#" "a_66_11360#" 0.124974
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 2.02112
cap "a_n412_n464#" "a_n334_1153#" 0.362796
cap "a_8379_1153#" "a_8232_1868#" 1.75801
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_11319_6951#" 35.1054
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 2.97381
cap "hgu_cdac_half_1.d<0>" "a_2586_6052#" 0.0839761
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0672257
cap "m1_n1268_3183#" "a_1749_1347#" 0.000496299
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_8798_1179#" 3.35398
cap "a_9706_1363#" "hgu_cdac_sw_buffer_0.x6.A" 0.120552
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_3.x11.X" 83.3808
cap "hgu_cdac_half_1.db<0>" "a_n871_7253#" 0.166197
cap "a_15125_1868#" "a_14746_2883#" 0.590437
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_20167_5326#" 177.677
cap "a_n399_1179#" "a_n770_1179#" 0.0419326
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1592_14732#" 322.907
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.66179
cap "a_n7678_6446#" "a_n6526_6819#" 0.0133056
cap "a_6754_1842#" "a_8232_1868#" 0.384009
cap "a_9316_6951#" "a_9208_7317#" 8.11912
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_4599_8487#" 0.0202827
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1755.11
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6536_8513#" 598.602
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0346548
cap "hgu_cdac_sw_buffer_0.x5.A" "a_9233_1453#" 0.321188
cap "a_8852_1842#" "a_8798_1179#" 0.0107488
cap "a_2268_n241#" "a_1516_1179#" 0.0165016
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_6535_6951#" 0.211558
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_half_0.db<1>" 0.17559
cap "a_11154_8513#" "a_11915_8513#" 0.0603549
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_half_0.db<0>" 196.866
cap "a_n638_n245#" "a_n1158_n1744#" 0.366153
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0362187
cap "a_4362_1842#" "a_6754_1842#" 0.00936625
cap "a_n2251_7253#" "a_n3325_7252#" 0.00119223
cap "a_11855_6052#" "a_12154_6052#" 33.3645
cap "a_n7678_6446#" "hgu_tah_0.tah_vn" 6.73611
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_309_2150#" 0.805583
cap "a_5614_8795#" "a_6370_8513#" 0.0405978
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.00228297
cap "a_14352_1868#" "a_13780_1868#" 0.00245718
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_0.x11.X" 26.3063
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 48.9816
cap "a_n4203_7087#" "a_n4429_7252#" 87.2928
cap "a_18679_5284#" "a_19286_5688#" 1.87354
cap "a_7597_6951#" "a_5379_6925#" 0.00185744
cap "a_4976_1868#" "a_4677_2234#" 25.6382
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_1516_1179#" 0.0440637
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n2773_7252#" 0.125676
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1107_1331#" 3.68342
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.011503
cap "a_9116_8513#" "a_9293_8879#" 0.893863
cap "a_9221_6078#" "hgu_cdac_half_1.d<0>" 0.064337
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x11.X" 7477.43
cap "a_11320_8513#" "a_11775_8487#" 153.051
cap "a_11154_8513#" "a_11601_8879#" 149.863
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 152.889
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x25.Q" 33.0853
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11102_2530#" 66.2089
cap "a_n1699_7253#" "hgu_cdac_sw_buffer_2.x4.X" 1.78194
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x66.CLK" 175.07
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x4.x32.Q_N" 17.1315
cap "a_3977_6951#" "a_5183_7798#" 1.95352
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.0339514
cap "a_19395_4670#" "a_19576_4670#" 0.0411078
cap "hgu_cdac_sw_buffer_0.x4.A" "a_9233_1453#" 0.555307
cap "a_2141_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 24.7975
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 0.0208976
cap "a_8398_1868#" "a_8678_2234#" 149.675
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2245_6360#" 7.36112
cap "a_14436_1461#" "a_14017_1453#" 0.245765
cap "a_14155_1545#" "a_14018_1153#" 9.07266
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7071_6052#" 7.03992
cap "hgu_cdac_sw_buffer_2.x1.A" "a_n2773_7252#" 0.00481347
cap "a_n2301_7728#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0053482
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_10023_11461#" 150.218
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.x7.X" 1.12952
cap "a_10098_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0092837
cap "a_11830_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0591283
cap "a_1586_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0593781
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6842_1153#" 40.6067
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_sarlogic_flat_0.x4.x21.Q" 7.20011
cap "a_4532_6951#" "a_4424_7317#" 8.11912
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 326.457
cap "a_n54752_6595#" "a_n54754_7113#" 3.57751
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x6.X" 0.0127294
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 47.7038
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 192.959
cap "hgu_tah_0.sw" "a_1123_11360#" 0.751281
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 59.6005
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_1836_14758#" 0.207318
cap "a_4099_1461#" "a_3595_1153#" 8.68715
cap "a_19372_6590#" "hgu_sarlogic_flat_0.x5.x3.X" 0.0694934
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 1.25067
cap "a_3595_1153#" "a_2530_1363#" 0.00800396
cap "a_n6959_13899#" "a_n7047_13899#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0513497
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.313436
cap "a_n2025_7088#" "hgu_cdac_half_1.d<2>" 0.0106341
cap "a_611_11594#" "a_n1149_11676#" 0.0295898
cap "a_7772_8487#" "a_7684_8879#" 0.0771193
cap "a_8289_7824#" "a_6830_7824#" 0.00164698
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_half_1.d<5>" 30.6756
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x24.Q" 3.00021
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.41768
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.243942
cap "a_18505_6316#" "a_18224_5950#" 155.321
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 3.37819
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12068_6925#" 0.0179872
cap "a_11830_1153#" "a_10624_1868#" 2.03913
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6959_14313#" 0.128668
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x12.X" 1.241
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4637_6360#" 5.55443
cap "a_3866_16177#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.21407
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0617831
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1454_6950#" 0.0170814
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.1329
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53834_7657#" 0.519288
cap "a_1137_14764#" "hgu_tah_0.sw_n" 0.0120622
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_2.x9.X" 5.08739
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_0.x5.A" 1.17615
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x6.X" 39.3607
cap "a_11319_6951#" "a_12381_6951#" 136.687
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_tah_0.sw_n" 81.7382
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16020_6590#" 0.0337483
cap "a_14492_2883#" "a_14490_1363#" 0.00157176
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53834_7657#" 2.00407
cap "a_12382_8513#" "a_12491_8513#" 7.07352
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7711_7824#" 32.578
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.014059
cap "a_10638_13960#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 0.852074
cap "a_4680_7798#" "a_5118_7824#" 2.76336
cap "a_4438_7824#" "a_5319_7824#" 9.42692
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13524_2883#" 1.71714
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n23_2234#" 0.466705
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_half_1.db<1>" 0.197963
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18819_5950#" 0.995995
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.544037
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_cdac_half_1.db<4>" 0.0220352
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4843_8795#" 0.154348
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12153_6352#" 0.586658
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18224_4670#" 7.23711
cap "a_4029_6052#" "a_4030_7798#" 0.0106525
cap "a_2725_6078#" "a_2586_6052#" 0.256334
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_4922_2883#" 0.0202223
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_half_0.d<1>" 0.0577061
cap "a_n7047_13899#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_19694_6232#" 0.020178
cap "a_n134_11726#" "a_1325_11738#" 0.0378806
cap "a_13065_2708#" "hgu_cdac_half_1.d<1>" 4.84241
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0234485
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10163_6925#" 115.521
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12287_8513#" 0.555003
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16020_5950#" 163.505
cap "a_16113_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.0406604
cap "a_3960_3698#" "m1_n1268_3395#" 2.97963
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18923_4952#" 0.264473
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_0.x4.A" 27.7751
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n7390_7871#" 87.0458
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3956_2883#" 0.573634
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 166300
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n220_1179#" 5.21458
cap "a_6536_8513#" "a_5496_8513#" 0.0170624
cap "a_11614_7824#" "a_12154_6052#" 0.00139519
cap "a_8232_1868#" "a_7949_1868#" 1.1093
cap "a_7176_1868#" "a_7368_1868#" 0.0419326
cap "a_11317_1347#" "a_11538_1842#" 0.345539
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14935_1179#" 14.3175
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4402_9386#" 0.0483182
cap "a_n7022_10334#" "a_n6934_10472#" 70.3566
cap "hgu_cdac_sw_buffer_1.x1.X" "a_1666_n1100#" 221.775
cap "a_5891_1331#" "hgu_cdac_sw_buffer_1.x6.A" 0.0268185
cap "a_16581_4644#" "a_18224_4670#" 0.0845443
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1647.9
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 3.89686
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.85822
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_1.d<0>" 29.2812
cap "a_16581_6790#" "a_18505_6590#" 0.0250907
cap "a_16041_12125#" "a_15953_11987#" 2.2654
cap "hgu_cdac_sw_buffer_0.x9.X" "a_n412_n464#" 0.0147307
cap "a_9967_7798#" "a_9464_7798#" 1.87354
cap "a_2199_15136#" "a_1592_14732#" 1.87354
cap "a_9763_7798#" "a_9762_8098#" 750.345
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_0.x5.A" 0.137882
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0111787
cap "a_3378_9360#" "a_3978_8513#" 0.0776014
cap "a_9116_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 0.237014
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.157359
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0118665
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11205_6052#" 0.167279
cap "a_11966_1179#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 1.78678
cap "hgu_cdac_sw_buffer_1.x7.X" "hgu_cdac_sw_buffer_1.x2.X" 20.5429
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 96.8795
cap "a_4543_6078#" "a_4913_6078#" 0.0411078
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 13.72
cap "hgu_cdac_half_0.db<1>" "a_1056_1868#" 0.0219973
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_half_0.db<1>" 0.039053
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.0160026
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9800.27
cap "a_6006_1868#" "a_6972_1868#" 0.0213612
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9627_8795#" 0.151611
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.198761
cap "a_n447_11350#" "a_n1149_11676#" 0.932543
cap "a_11508_8513#" "a_11154_8513#" 66.4856
cap "a_12382_8513#" "a_11320_8513#" 136.691
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 70.5917
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3326_3698#" 1.37333
cap "a_9421_6360#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.020178
cap "hgu_cdac_half_1.d<1>" "a_n7047_13899#" 0.0867029
cap "a_n1749_7728#" "hgu_cdac_half_1.db<1>" 0.00584669
cap "a_19460_4644#" "a_18224_4670#" 26.4377
cap "a_1056_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.797143
cap "a_n982_1868#" "hgu_sarlogic_flat_0.x3.x51.Q" 160.775
cap "a_14155_1545#" "a_14222_1153#" 0.946053
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 97.3251
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_3326_3698#" 0.425809
cap "a_6754_1842#" "a_5987_1153#" 2.58992
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_0.x4.A" 0.0630168
cap "a_n7766_6446#" "a_n7390_7871#" 308.619
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_11036_2556#" 0.240285
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_12137#" 0.185589
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 5.52759
cap "a_15666_4670#" "a_16020_4670#" 66.8947
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "a_n7047_12413#" 0.0473818
cap "a_11614_7824#" "a_12495_7824#" 9.42692
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.x11.A" 0.357169
cap "a_3497_2708#" "a_3639_2883#" 5.57222
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.146689
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_1.x3.A" 0.0789979
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 31.2137
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_6829_6078#" 0.00191668
cap "a_2914_9360#" "a_2036_7824#" 1.31539
cap "hgu_cdac_half_1.db<1>" "a_2790_6052#" 0.0128032
cap "a_3165_1868#" "a_3326_3698#" 0.00434953
cap "hgu_cdac_sw_buffer_1.x4.A" "a_10771_1153#" 0.149305
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 595.318
cap "hgu_cdac_half_1.db<0>" "a_13072_6078#" 0.00993992
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2820_n241#" 0.0606523
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 764.462
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n55391_7657#" 3.25351
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 12.4773
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11070_2234#" 149.738
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10550_14098#" 4.09158
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 590.011
cap "a_3841_14650#" "a_3841_14374#" 31.6127
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x11.X" 229.486
cap "a_11600_7317#" "a_9676_6925#" 0.0438281
cap "a_15832_5950#" "a_18058_5950#" 0.0400429
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.0651
cap "a_15666_5950#" "a_18224_5950#" 0.00290076
cap "a_3802_1868#" "a_2444_2136#" 0.00826202
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.776776
cap "a_382_1179#" "a_583_1179#" 0.380639
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12543_1179#" 158.178
cap "a_7316_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 100.87
cap "a_7369_6352#" "a_6369_6951#" 0.0601207
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.0353351
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 1005.41
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1716_n241#" 0.00013438
cap "a_14492_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 100.832
cap "a_n335_1453#" "a_583_1179#" 45.3026
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 0.804074
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.195861
cap "a_7455_7233#" "a_6369_6951#" 9.07266
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12153_6352#" 269.306
cap "a_18224_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 22.9049
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 130.152
cap "a_2501_8487#" "a_2036_7824#" 8.23532
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.0136694
cap "a_11813_6360#" "a_11300_6052#" 9.45283
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2773_7252#" 218.184
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5451_8008#" 1.11101
cap "a_2723_6444#" "a_2287_6052#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13930_1842#" 18.9486
cap "a_15666_5316#" "a_16752_5310#" 9.07266
cap "a_2057_1453#" "a_n334_1153#" 0.000802344
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 39.0091
cap "a_9676_6925#" "a_10870_6951#" 0.603924
cap "a_10163_6925#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 123.549
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2926_6078#" 0.574423
cap "hgu_cdac_half_1.d<1>" "a_2790_6052#" 0.0439788
cap "a_13163_1153#" "a_13494_2530#" 0.00567281
cap "a_11244_1842#" "hgu_cdac_half_1.db<1>" 0.625281
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 0.368261
cap "a_2262_1153#" "a_1970_1842#" 2.51067
cap "a_n1699_7253#" "a_n1473_7088#" 87.2928
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x1.x8.S" 0.0167922
cap "a_19395_4670#" "a_19460_4644#" 0.0419646
cap "a_9244_12263#" "a_9244_12539#" 31.6127
cap "hgu_cdac_half_1.db<1>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 194.518
cap "a_11855_6052#" "a_12494_6078#" 3.15823
cap "a_n7660_7467#" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 265.314
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_cdac_half_1.db<0>" 33.4435
cap "hgu_tah_0.sw" "a_n1149_14701#" 0.0950152
cap "a_15832_5316#" "a_16020_5310#" 158.196
cap "a_9221_6078#" "a_9762_6052#" 125.472
cap "a_6370_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0871715
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11132_2883#" 1.66391
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9676_6925#" 0.146385
cap "hgu_cdac_sw_buffer_1.x6.A" "a_13016_1868#" 0.00737071
cap "a_n7022_10610#" "hgu_cdac_half_1.d<2>" 0.0740432
cap "a_18505_6316#" "a_18589_6316#" 9.7173
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.174332
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12870_6444#" 4.20177
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x26.Q" 2.20781
cap "a_10164_8487#" "a_10398_8795#" 9.45283
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8761_6951#" 0.0175381
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_15832_5950#" 270.93
cap "a_19460_5924#" "a_18224_5950#" 26.4362
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.00485609
cap "a_4141_1347#" "hgu_cdac_half_0.db<1>" 0.0723091
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.242448
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_tah_0.sw" 15.3994
cap "a_18058_5316#" "a_18679_4644#" 0.0447231
cap "a_13073_7824#" "a_14566_7801#" 0.0162832
cap "a_12294_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.44954
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_3977_6951#" 0.107278
cap "hgu_cdac_half_1.db<5>" "hgu_comp_flat_0.Q" 0.00512293
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4068_1842#" 200.198
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9146_1842#" 118.798
cap "hgu_cdac_sw_buffer_1.x4.X" "a_2206_n1100#" 210.514
cap "a_3058_6262#" "a_3302_6078#" 8.11912
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16113_5310#" 39.1241
cap "hgu_cdac_sw_buffer_1.x3.A" "a_4922_1363#" 0.0396168
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x7.X" 0.0133016
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4030_7798#" 0.00204549
cap "a_18224_5316#" "a_18819_5676#" 1.18465
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4533_2150#" 3.09419
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_2814_8513#" 0.0147265
cap "a_10624_1868#" "a_13016_1868#" 0.0173984
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1422_7824#" 0.127403
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x30.Q_N" 2.90623
cap "hgu_cdac_half_1.d<1>" "a_11244_1842#" 0.0207359
cap "a_1410_1868#" "a_1970_1842#" 0.0123524
cap "a_1586_2234#" "a_1502_2234#" 9.7173
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4026.51
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.972138
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 6.68098
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 96.2169
cap "a_n7660_7467#" "a_n7766_6446#" 60.3773
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n4429_7252#" 0.0186296
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54567_7371#" 8.60859
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.148662
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n1336_1868#" 0.0328522
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 185.329
cap "a_n7047_12689#" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.055371
cap "a_17302_6232#" "a_18058_5950#" 0.0405978
cap "m1_n1268_3395#" "a_13462_2234#" 0.0185778
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x8.S" 0.016728
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "a_3314_11664#" 150.556
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.000237001
cap "hgu_cdac_sw_buffer_3.x11.X" "hgu_comp_flat_0.P" 0.00568907
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5118_7824#" 0.0309511
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.db<1>" 37.7648
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x1.x8.S" 0.199033
cap "a_9697_6444#" "hgu_sarlogic_flat_0.x3.x4.X" 0.431737
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 2.69926
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0439339
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 158.894
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4598_6925#" 313.814
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1534_2530#" 11.1666
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.191708
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.x3.x5.X" 117.267
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00272955
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_14101_2150#" 0.00197498
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x3.x3.X" 237.584
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.00670049
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x8.X" 0.00796545
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18505_5036#" 1.4409
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 8.57841
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54754_7657#" 194.164
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3595_1153#" 8.62613
cap "a_14654_8215#" "hgu_sarlogic_flat_0.x3.x5.X" 0.130563
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00616714
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 16.2168
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9708_2883#" 68.1835
cap "a_n924_2556#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.70499
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.000248041
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00649316
cap "hgu_cdac_sw_buffer_0.x5.X" "a_382_1179#" 0.0134774
cap "a_9895_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0795009
cap "a_8928_8513#" "a_9523_8513#" 1.18465
cap "a_9463_6052#" "a_9763_7798#" 0.00347385
cap "a_11763_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.4145
cap "a_9244_11987#" "a_9332_11987#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13930_1842#" 484.642
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.137837
cap "a_13636_1842#" "a_13709_1347#" 0.1006
cap "hgu_cdac_sw_buffer_0.x2.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 483.367
cap "a_4124_6052#" "a_4978_6052#" 49.2297
cap "a_773_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 72.9458
cap "a_11319_6951#" "a_12154_6052#" 0.0637976
cap "a_11774_6925#" "a_12153_6352#" 0.268129
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.102411
cap "a_n1058_3698#" "a_n1336_1868#" 0.11755
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 0.755305
cap "a_n2785_7946#" "hgu_cdac_sw_buffer_3.x7.X" 107.446
cap "hgu_cdac_sw_buffer_0.x5.X" "a_n335_1453#" 0.0462807
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7047_14175#" 3.94099
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_7771_6925#" 12.6924
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_sw_buffer_3.x11.X" 587.835
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 1.86411
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.288473
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9762_6052#" 336.187
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x29.Q" 2.95999
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0876632
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1196_n1740#" 5.1238
cap "a_n53647_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 168.757
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 784.377
cap "a_11853_2234#" "hgu_cdac_half_0.db<1>" 0.000598948
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 9.83465
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" 5107.42
cap "a_5093_2150#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.807022
cap "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x4.x19.Q" 30.3947
cap "a_2262_1153#" "a_2285_2234#" 0.186138
cap "a_2530_1363#" "a_2444_2136#" 0.000452706
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0326157
cap "a_11205_6052#" "hgu_cdac_half_1.d<1>" 0.0197807
cap "a_6829_6078#" "hgu_cdac_half_1.db<1>" 0.0103719
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11960_1868#" 0.19993
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9234_1153#" 0.0192752
cap "a_2607_14758#" "a_3841_14650#" 0.0348605
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00483979
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.821614
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_1.x6.X" 0.163895
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 40.176
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x5.x2.x10.A" 4.66277
cap "a_n685_1461#" "a_n334_1153#" 0.0448298
cap "hgu_cdac_sw_buffer_1.x3.A" "a_3448_1868#" 0.0161379
cap "a_11244_1842#" "a_11190_1179#" 0.0107488
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 1.44402
cap "a_18058_4670#" "a_19191_4670#" 0.256334
cap "a_18679_4644#" "a_19144_4952#" 0.946053
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x5.X" 831.548
cap "a_11538_1842#" "a_13462_2234#" 0.0111468
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_6935_6078#" 10.1822
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x11.X" 154.06
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0962579
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 85.3038
cap "a_13709_1347#" "hgu_cdac_half_1.db<0>" 0.46133
cap "a_11320_8513#" "a_13263_8513#" 0.00837946
cap "a_4599_8487#" "a_4424_7317#" 1.32534e-05
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6194_1868#" 1.40404
cap "a_8283_1331#" "a_8232_1868#" 0.612622
cap "hgu_cdac_half_1.d<0>" "a_1146_7824#" 0.156963
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 3.02392
cap "a_4141_1347#" "a_4449_1453#" 140.295
cap "a_3908_1179#" "a_4450_1153#" 125.365
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2585_6352#" 8.20995
cap "a_11206_7798#" "a_11205_6052#" 0.0106525
cap "a_9698_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00103178
cap "a_n7047_12689#" "hgu_cdac_half_1.d<2>" 0.0771263
cap "a_11855_6052#" "hgu_cdac_half_1.db<0>" 0.00923252
cap "a_7314_1363#" "hgu_sarlogic_flat_0.x3.x57.CLK" 9.28001
cap "a_9233_1453#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 1.19034
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.OUT" 19.5615
cap "a_18058_5316#" "a_18224_5950#" 0.0449887
cap "a_8087_8190#" "a_8289_7824#" 0.893863
cap "hgu_tah_0.vin" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 460.303
cap "a_8379_1153#" "hgu_cdac_sw_buffer_1.x5.A" 0.111349
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2814_8513#" 7.60047
cap "a_7570_2883#" "a_8281_2708#" 9.63357
cap "a_2206_n1100#" "hgu_cdac_half_0.db<0>" 0.0273612
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.781353
cap "hgu_cdac_sw_buffer_1.x9.A" "a_14018_1153#" 0.116854
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x7.X" 0.00209537
cap "a_7575_7798#" "a_8289_7824#" 0.0698533
cap "hgu_cdac_half_1.d<1>" "a_6829_6078#" 0.0564695
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x3.x7.X" 43.346
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 2827.42
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 2.76599
cap "a_8398_1868#" "a_9234_1153#" 0.127485
cap "a_8852_1842#" "a_9233_1453#" 0.450889
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.130578
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_0.x1.X" 29.5075
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.00975508
cap "hgu_cdac_sw_buffer_1.x5.A" "a_6754_1842#" 0.000293793
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 17.664
cap "a_14358_1179#" "a_14490_1363#" 24.999
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 1179.18
cap "hgu_cdac_half_1.db<0>" "a_n2301_7728#" 11.2011
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x5.X" 0.0406925
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.106779
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_n1149_11676#" 2.23745
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.db<1>" 59.3232
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_1.x6.A" 0.0718651
cap "a_19694_6232#" "a_18058_5950#" 0.124974
cap "a_19191_5950#" "a_18224_5950#" 1.25671
cap "a_13476_1179#" "hgu_cdac_sw_buffer_1.x4.A" 0.08341
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3050_3698#" 4.25863
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 2161.09
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x3.x66.CLK" 168.347
cap "a_5450_6262#" "a_5182_6052#" 205.485
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_4978_6052#" 0.107278
cap "hgu_cdac_half_1.db<2>" "hgu_comp_flat_0.Q" 0.00272508
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1554.24
cap "a_2045_6078#" "a_2926_6078#" 9.42692
cap "a_12733_1868#" "hgu_cdac_half_0.db<1>" 0.00163562
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 6.56063
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n54567_7835#" 0.0269978
cap "a_12382_8513#" "a_12359_7798#" 0.259179
cap "a_3504_6078#" "a_2586_6052#" 70.8078
cap "a_2141_2150#" "a_1676_1842#" 0.946053
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x1.x8.S" 0.0652784
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12293_6078#" 0.619879
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 205.124
cap "a_4654_1153#" "a_4790_1179#" 69.6746
cap "hgu_sarlogic_flat_0.x4.x20.X" "hgu_cdac_sw_buffer_0.x3.A" 0.482387
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7597_6951#" 161.9
cap "a_14404_2136#" "a_14492_2883#" 0.545368
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.x5.X" 214.824
cap "a_n422_1842#" "a_n251_2150#" 6.51542
cap "a_12733_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0200037
cap "a_9438_1153#" "a_9348_1179#" 0.97482
cap "hgu_cdac_sw_buffer_1.x3.A" "a_5840_1868#" 0.0161379
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6086_6951#" 4.29855
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x72.CLK" 1.32709
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.159785
cap "a_n1334_3698#" "a_n1058_3698#" 2.02485
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x10.Y" 0.595639
cap "a_5176_2883#" "a_5889_2708#" 9.56659
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_1.x6.A" 0.0470051
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6006_1868#" 53.7006
cap "hgu_cdac_sw_buffer_0.x5.A" "a_10624_1868#" 0.0246845
cap "hgu_cdac_half_0.d<1>" "a_14490_1363#" 0.0215201
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 261.486
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x17.X" 0.199599
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 258.888
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_138_1363#" 0.0643231
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x18.X" 0.0109323
cap "a_1752_8513#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.0207222
cap "hgu_cdac_sw_buffer_1.x3.A" "a_13067_1331#" 0.037392
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.215183
cap "hgu_cdac_half_0.db<0>" "a_10675_1331#" 0.0555188
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_140_2883#" 0.134763
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 2.76459
cap "a_7574_6052#" "a_8086_6444#" 0.0668742
cap "a_7305_6078#" "a_6516_6052#" 0.0419646
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53014_7459#" 9.84385
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 24.0179
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.193487
cap "a_16113_6316#" "a_16427_5950#" 25.8462
cap "a_n7766_6446#" "hgu_cdac_half_1.db<1>" 0.0272178
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x17.X" 0.687053
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_1.x6.A" 0.0524672
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_sw_buffer_3.x8.X" 0.130535
cap "a_n7047_13347#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "a_1203_1153#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.206818
cap "a_2975_1179#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.060613
cap "a_n447_11350#" "a_n542_11334#" 96.845
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x1.A" 0.269088
cap "hgu_tah_0.sw" "a_651_10968#" 0.0564811
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_2.x11.A" 0.00920415
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_1454_6950#" 0.0755798
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_6830_7824#" 0.0013242
cap "hgu_cdac_sw_buffer_1.x5.A" "a_2544_n241#" 0.171237
cap "a_2820_n241#" "hgu_cdac_sw_buffer_1.x6.A" 32.7163
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.82057
cap "a_2347_8513#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.13553
cap "hgu_cdac_sw_buffer_0.x4.A" "a_10624_1868#" 0.0316989
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n7047_13623#" 0.145594
cap "a_9244_12263#" "a_9332_12401#" 2.2654
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0140666
cap "a_1196_n1740#" "hgu_cdac_half_0.db<0>" 17.2651
cap "a_n1158_n1744#" "hgu_cdac_half_0.db<1>" 2.95744
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00943925
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x9.A" 0.0385405
cap "a_18973_5924#" "a_19372_6316#" 0.357086
cap "a_9233_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x28.Q_N" 0.0175074
cap "a_n55204_7835#" "a_n55391_7657#" 159.581
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "a_n55487_7835#" 0.653381
cap "a_7371_7798#" "a_9222_7824#" 0.0050728
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1478_10968#" 0.862752
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 1.35426
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1820_1868#" 38.8202
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0510655
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x5.A" 205.398
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x7.X" 25.3131
cap "a_3313_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.236202
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17302_5310#" 6.63487
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_10624_1868#" 137.448
cap "a_190_n245#" "hgu_cdac_sw_buffer_0.x11.VPWR" 201.159
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_2.x11.A" 35.6123
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.230635
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7228_2136#" 147.722
cap "a_12155_7798#" "a_9762_8098#" 0.00290076
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.00129906
cap "a_15666_4670#" "a_16799_4670#" 0.256334
cap "a_7597_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00697444
cap "a_n7022_10610#" "hgu_cdac_half_1.d<6>" 0.0494828
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x66.CLK" 33.4535
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5206_8513#" 1.22017
cap "a_4977_6352#" "a_5896_6078#" 159.224
cap "a_11855_6052#" "a_12291_6444#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6422_7798#" 2.64502
cap "a_11613_6078#" "a_11719_6078#" 55.1903
cap "hgu_tah_0.sw" "hgu_cdac_half_1.db<0>" 298.559
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 386.418
cap "a_12068_6925#" "a_12069_8487#" 1.20801
cap "hgu_cdac_half_1.d<1>" "a_n7766_6446#" 0.00561976
cap "a_4977_6352#" "a_2586_6052#" 0.0400429
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4002_1868#" 0.0144376
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 0.0163078
cap "hgu_cdac_half_1.d<1>" "a_n7047_13347#" 0.0867029
cap "hgu_cdac_sw_buffer_1.x9.A" "a_14222_1153#" 0.0980871
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_0.x1.X" 991.536
cap "hgu_cdac_sw_buffer_0.x4.A" "a_466_n245#" 0.0186652
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.134674
cap "a_9967_7798#" "a_9900_8190#" 0.946053
cap "a_2151_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 9.66918
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 39.0091
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5111_8513#" 5.06145
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n7216_6420#" 170.416
cap "a_12068_6925#" "a_11856_7798#" 0.212014
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_4893_8487#" 0.0344365
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.967704
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18819_4670#" 0.351516
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 527.02
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0237257
cap "a_8379_1153#" "hgu_cdac_half_1.db<1>" 0.00418297
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 746.28
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1676_1842#" 200.193
cap "a_9677_8487#" "a_10076_8879#" 1.32533
cap "a_9209_8879#" "a_9523_8513#" 25.8462
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 6.68098
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 0.972138
cap "hgu_comp_flat_0.P" "hgu_comp_flat_0.Q" 2.91176
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 402.403
cap "a_1019_10793#" "a_2323_10792#" 0.00901739
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_4402_9386#" 0.402055
cap "a_8379_1153#" "a_8710_2530#" 0.00567281
cap "a_4437_6078#" "a_2790_6052#" 0.00960072
cap "a_334_10968#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.67238
cap "hgu_cdac_half_1.db<2>" "a_n3049_7252#" 110.902
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_cdac_half_1.db<1>" 0.0211853
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x5.X" 318.227
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.753904
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.d<1>" 730.969
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_half_0.d<0>" 6.06221
cap "a_9966_6052#" "a_9989_6951#" 0.103336
cap "a_4922_1363#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00279076
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_4401_9752#" 2.61929
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3313_9386#" 6.74561
cap "a_n54471_7113#" "a_n54567_7835#" 0.465119
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_half_1.db<4>" 0.446284
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_18679_5924#" 0.0818618
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17775_4670#" 210.503
cap "a_17068_5284#" "a_18505_5310#" 0.00798209
cap "a_4922_1363#" "hgu_cdac_sw_buffer_1.x6.A" 0.0285881
cap "a_8909_7798#" "a_9523_8513#" 0.107771
cap "hgu_cdac_half_1.d<6>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.16186
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2667
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x7.X" 20.8619
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0372372
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.756548
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16581_6790#" 3.06759
cap "a_4679_6052#" "a_4913_6078#" 7.07352
cap "a_7072_7798#" "a_7306_8190#" 9.75667
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.107278
cap "a_12671_6951#" "a_12555_6925#" 39.6993
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00714323
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_comp_flat_0.Q" 5.46707
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 1194.54
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 3.07073
cap "a_10771_1153#" "hgu_cdac_half_0.d<0>" 0.0861349
cap "a_19576_5676#" "a_18973_5924#" 0.141337
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0127294
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x63.CLK" 74.7014
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.11567
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.328119
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0344303
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4761_2234#" 4.3886
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_611_11594#" 330.497
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x30.Q" 32.0031
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.663864
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 0.128759
cap "a_2207_8487#" "a_1586_8513#" 112.849
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.0401752
cap "a_13370_1868#" "a_10624_1868#" 0.00474309
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.413146
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.420341
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_19576_5950#" 0.507618
cap "a_14017_1453#" "hgu_sarlogic_flat_0.x4.x20.X" 245.043
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "a_7570_2556#" 1.94978
cap "a_2774_1545#" "a_2975_1179#" 0.898742
cap "a_12012_2136#" "a_14245_2234#" 0.00185991
cap "a_4437_6078#" "a_4913_6078#" 0.00286714
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "a_n7047_13899#" 0.0810504
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_cdac_half_1.d<1>" 13.3476
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 1930.34
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n424_3698#" 24.5229
cap "a_1516_1179#" "a_1056_1868#" 0.726589
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0277577
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1516_1179#" 0.0740607
cap "a_7707_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0110655
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12240_8795#" 17.6757
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.OUT" 127.283
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14132_1179#" 0.519341
cap "a_n3325_7252#" "hgu_cdac_half_1.db<1>" 0.586561
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_4402_9386#" 0.293143
cap "hgu_cdac_sw_buffer_1.x9.A" "a_7314_1363#" 0.0476839
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.218679
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_3408_9386#" 0.011937
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0019586
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_0.x3.A" 0.0499454
cap "a_10771_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.513606
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.137807
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6925_2150#" 0.0277187
cap "a_1920_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.0216392
cap "a_2988_8487#" "a_4144_8513#" 0.331279
cap "a_18505_6316#" "a_18819_5676#" 0.0857746
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2444_2136#" 6.40688
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12286_6951#" 3.98961
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6233.12
cap "a_n2025_7088#" "a_n1699_7253#" 24.4774
cap "a_3614_1868#" "a_3326_3698#" 0.0138317
cap "a_11488_2150#" "a_10790_1868#" 2.75572
cap "a_6516_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0736908
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_half_0.db<0>" 6986.61
cap "a_1164_n241#" "hgu_cdac_half_0.db<1>" 0.57686
cap "a_3313_9386#" "hgu_sarlogic_flat_0.x1.x8.S" 0.17092
cap "a_3841_14098#" "a_3929_14098#" 2.2654
cap "a_9382_6925#" "a_9464_7798#" 0.102491
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 435.654
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n643_1347#" 0.019273
cap "a_n6959_12551#" "a_n7047_12413#" 2.2654
cap "a_4385_1179#" "a_4790_1179#" 0.00245718
cap "a_12358_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.12607
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 6.34918
cap "a_14358_1179#" "a_13953_1179#" 0.00245718
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 0.0175809
cap "a_4654_1153#" "hgu_cdac_sw_buffer_0.x5.A" 0.189356
cap "a_3929_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.852074
cap "a_1732_6052#" "a_2586_6052#" 49.2297
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2058_1153#" 0.116854
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_10163_6925#" 0.00640449
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_4836_2136#" 8.6425
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5367_1179#" 158.382
cap "a_16287_6564#" "a_16287_5924#" 9.4727
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.134757
cap "a_8289_7824#" "a_8087_7824#" 0.367362
cap "a_2786_2883#" "a_3000_2883#" 5.57222
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n86_n245#" 205.525
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0342969
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 46226.2
cap "a_3614_1868#" "a_4580_1868#" 0.0213612
cap "a_9383_8487#" "a_9464_7798#" 0.0882577
cap "a_8928_8513#" "a_9762_8098#" 0.0723713
cap "hgu_cdac_sw_buffer_1.x9.A" "a_9706_1363#" 0.0476839
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00118043
cap "a_n7047_12689#" "hgu_cdac_half_1.d<6>" 0.0511621
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n1336_1868#" 1.20616
cap "a_6816_7317#" "a_6516_6052#" 0.0389762
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 74.5815
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 453.671
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 614.825
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.214379
cap "a_3448_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 57.8232
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4654_1153#" 0.326476
cap "a_16581_5510#" "a_18505_5310#" 0.0415222
cap "a_4173_9684#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.13733
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.d<0>" 62.3818
cap "hgu_cdac_sw_buffer_1.x6.A" "a_3448_1868#" 0.00737071
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x4.A" 0.00340725
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_sw_buffer_3.x11.X" 157.602
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4892_6925#" 0.0332418
cap "a_4868_1461#" "a_4449_1453#" 0.245765
cap "a_4587_1545#" "a_4450_1153#" 9.07266
cap "m1_n1268_3183#" "a_11070_2234#" 0.0273501
cap "m1_n1268_3395#" "a_11538_1842#" 0.028398
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 141.641
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 3.32242
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 852.023
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4978_6052#" 338.093
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7485_2150#" 0.401915
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.047383
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4599_8487#" 0.00515818
cap "a_192_1868#" "a_n107_2234#" 25.6382
cap "a_11775_8487#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0344365
cap "a_16581_6790#" "a_16894_5950#" 0.0196205
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x4.x12.X" 0.103171
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x11.X" 0.00402401
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_6925_2150#" 0.0281959
cap "a_9676_6925#" "a_10397_7233#" 1.84901
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_12827#" 0.133615
cap "hgu_cdac_half_0.d<1>" "a_4449_1453#" 0.0750145
cap "a_15666_6596#" "a_16113_6316#" 0.0812733
cap "a_2607_14758#" "a_1886_14958#" 0.760523
cap "a_2489_15124#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.653644
cap "hgu_cdac_half_1.d<6>" "hgu_sarlogic_flat_0.x1.x8.S" 0.205687
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x3.A0" 0.138642
cap "a_10673_2708#" "hgu_cdac_half_1.db<1>" 27.4205
cap "a_16581_6790#" "a_15666_5950#" 0.0863375
cap "a_4978_8098#" "a_4599_8487#" 0.392056
cap "a_4979_7798#" "a_4144_8513#" 0.117861
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "a_12068_6925#" 5.52759
cap "a_9620_2136#" "a_9234_1153#" 0.63508
cap "a_9461_2234#" "a_9233_1453#" 0.00894118
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9332_11987#" 0.852074
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 40.176
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.00863965
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_5183_7798#" 0.00440106
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.x4.X" 103.42
cap "a_2287_6052#" "hgu_cdac_half_1.db<1>" 0.00562309
cap "hgu_cdac_half_0.d<1>" "a_8692_1179#" 0.0542822
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.000840569
cap "a_n6676_7789#" "hgu_cdac_sw_buffer_3.x11.X" 0.121865
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_2323_10792#" 0.0212602
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0647752
cap "a_3898_9386#" "a_3408_9386#" 0.447357
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 0.173383
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_3.x9.X" 0.0245003
cap "a_9234_1153#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00929086
cap "a_3614_1868#" "a_4212_1868#" 0.0603549
cap "a_16799_5950#" "a_16287_5924#" 0.97482
cap "a_16221_5950#" "a_16113_6316#" 8.11912
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54850_7835#" 62.9972
cap "a_12154_6052#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0422898
cap "hgu_sarlogic_flat_0.x4.x19.Q_N" "hgu_sarlogic_flat_0.x4.x19.Q" 0.364287
cap "a_n7216_6420#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 761.972
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16287_5924#" 2.90105
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 258.372
cap "a_6830_7824#" "a_6936_7824#" 51.0298
cap "a_4173_9684#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.259593
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.148662
cap "a_4437_6078#" "a_6829_6078#" 0.00841403
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_2323_10792#" 0.293217
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0779023
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 202.418
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00214969
cap "a_2104_15080#" "a_1732_15124#" 0.333727
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1247_2556#" 0.754393
cap "a_12098_1363#" "a_12342_1179#" 8.06792
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x2.X" 0.680157
cap "a_11774_6925#" "hgu_sarlogic_flat_0.x3.x7.X" 0.481254
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0512325
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 2.02112
cap "a_4124_6052#" "a_3977_6951#" 0.834772
cap "a_5840_1868#" "hgu_cdac_sw_buffer_1.x6.A" 0.00737071
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18589_5036#" 0.301982
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_18973_5924#" 0.605991
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 1185.94
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8740_2883#" 0.573634
cap "hgu_cdac_half_1.d<0>" "a_14960_2883#" 0.532115
cap "a_9328_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0126726
cap "hgu_cdac_half_1.d<3>" "a_n7047_12413#" 0.0690466
cap "m1_n1268_3183#" "a_4068_1842#" 0.0342025
cap "a_9146_1842#" "m1_n1268_3183#" 0.0408936
cap "a_16581_5924#" "a_16113_6316#" 63.2838
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x9.Y" 1.19338
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 0.0420695
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20464_8879#" 231.06
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 9.20721
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 195.247
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_6606#" 203.429
cap "hgu_cdac_half_1.d<1>" "a_2287_6052#" 0.0182037
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12098_1363#" 4.30427
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 68.5107
cap "hgu_cdac_sw_buffer_1.x6.A" "a_13067_1331#" 0.0268185
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.00882311
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 5.16266
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 1.86765
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 241.669
cap "a_4977_6352#" "a_4913_6444#" 0.213477
cap "a_4679_6052#" "a_5115_6444#" 4.12335
cap "a_546_11738#" "a_407_11578#" 0.256334
cap "a_n7760_6349#" "hgu_cdac_sw_buffer_3.x11.X" 0.919745
cap "a_2285_2234#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0498942
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.384079
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.291031
cap "a_611_11594#" "hgu_sarlogic_flat_0.x1.x10.Y" 0.0206889
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1422_7824#" 0.00865302
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1637_6052#" 10.3693
cap "a_10680_6078#" "a_12154_6052#" 0.00365378
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16894_5688#" 2.04731
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_17184_6956#" 39.7274
cap "a_14358_1179#" "a_14404_2136#" 0.0165057
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x9.X" 50.8802
cap "a_4654_1153#" "a_4922_1363#" 206.408
cap "a_9761_6352#" "a_11719_6078#" 0.0219374
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.764586
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8232_1868#" 354.526
cap "a_3595_1153#" "hgu_cdac_half_0.db<1>" 0.315673
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.023789
cap "a_382_1179#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0694059
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5496_8513#" 1.38871
cap "a_16287_5284#" "a_16113_6316#" 0.0365823
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x14.X" 0.00920899
cap "hgu_cdac_sw_buffer_1.x3.A" "a_14017_1453#" 0.137862
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54471_7657#" 195.223
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9461_2234#" 0.0500374
cap "a_n3877_7252#" "a_n3927_7727#" 0.272419
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0858013
cap "a_n7022_10886#" "hgu_cdac_half_1.d<2>" 0.0185673
cap "a_9221_6078#" "a_9967_7798#" 0.000713601
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 118.871
cap "a_5182_6052#" "a_5205_6951#" 0.103336
cap "a_n335_1453#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 1.19034
cap "a_6533_1347#" "a_6460_1842#" 0.1006
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.734071
cap "a_4437_6078#" "a_5115_6444#" 6.51542
cap "a_1203_1153#" "a_n334_1153#" 0.198345
cap "a_n1285_1331#" "a_n1190_n245#" 0.00967484
cap "a_17068_5924#" "a_16894_5688#" 0.022292
cap "a_16581_4644#" "a_16894_5688#" 0.0196205
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11775_8487#" 0.63135
cap "a_n876_1179#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.138429
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_17302_6590#" 0.156207
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x1.x8.S" 236.061
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.00573942
cap "a_19460_5284#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 0.356037
cap "m1_n1268_3183#" "a_1534_2530#" 0.226118
cap "m1_n1268_3395#" "a_2532_2883#" 0.104233
cap "a_14017_1453#" "a_12543_1179#" 0.000558011
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 1011.83
cap "hgu_cdac_sw_buffer_1.x5.A" "a_8283_1331#" 0.0230943
cap "a_n2251_7253#" "a_n2773_7252#" 0.10577
cap "a_2058_1153#" "a_583_1179#" 0.00366824
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_382_1545#" 0.0068971
cap "a_11601_8879#" "a_11709_8513#" 8.11912
cap "a_n1285_1331#" "a_n334_1153#" 0.00986741
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2117_8879#" 0.567955
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x8.S" 5.43355
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0180847
cap "a_14404_2136#" "hgu_cdac_half_0.d<1>" 0.000410097
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_1945_11268#" 0.705242
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16287_6564#" 13.7716
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 38.7364
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 179.915
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.273965
cap "a_12352_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 4.98681
cap "a_11626_1153#" "a_11317_1347#" 32.7114
cap "a_8678_2234#" "a_8586_1868#" 36.9161
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 341.368
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.362389
cap "a_7371_7798#" "a_8479_8513#" 0.667039
cap "a_7509_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.619879
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.0931279
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0751845
cap "a_19395_5950#" "hgu_sarlogic_flat_0.x5.x1[3].Q" 0.0517278
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 27.9436
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12381_6951#" 4.81008
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 415.165
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n53834_7113#" 0.217294
cap "hgu_cdac_sw_buffer_1.x3.A" "a_9461_2234#" 0.00044922
cap "a_13476_1179#" "hgu_cdac_half_0.d<0>" 0.0479438
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6535_6951#" 0.0138108
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0575756
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x57.Q_N" 0.00828479
cap "a_10164_8487#" "a_9989_6951#" 1.32534e-05
cap "a_9847_7233#" "a_8761_6951#" 9.07266
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n130_1153#" 479.955
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4014_1179#" 0.055687
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.x20.Q" 3.19528
cap "a_12671_6951#" "a_12153_6352#" 0.00505433
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 3.04176
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x1.x8.S" 22.4951
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4976_1868#" 15.0792
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x10.Y" 123.794
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10151_1179#" 0.183107
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2323_10792#" 0.191019
cap "a_1940_8513#" "a_2207_8487#" 0.0698533
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84.9605
cap "a_8478_6951#" "a_7772_8487#" 0.0494383
cap "a_4914_8190#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.02294
cap "a_4332_8513#" "a_4425_8879#" 36.6828
cap "a_12089_6444#" "a_11855_6052#" 9.75667
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.0468477
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_12137#" 1.39746
cap "a_12155_7798#" "a_14566_7801#" 1.90118
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.227233
cap "a_11206_7798#" "a_12154_8098#" 0.00774185
cap "a_n422_1842#" "a_n334_1153#" 0.389412
cap "a_6300_1179#" "a_6956_1179#" 0.37344
cap "a_6533_1347#" "a_6777_1179#" 7.07352
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0932454
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4196_9386#" 0.303845
cap "a_13476_1179#" "hgu_cdac_sw_buffer_0.x6.A" 0.290299
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 1181.8
cap "a_11625_1453#" "a_12342_1179#" 2.0574
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 4.85044
cap "a_19576_4670#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 11.7452
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_15832_6596#" 277.406
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x36.Q" 35.2067
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x3.A" 2.35555
cap "a_9677_8487#" "a_9464_7798#" 0.37193
cap "a_1622_1179#" "a_n335_1453#" 0.108588
cap "hgu_cdac_half_1.db<0>" "a_5182_6052#" 0.0183245
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11036_2556#" 1.36396
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 1.76562
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x30.Q" 35.2023
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5495_6951#" 1.43898
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_10234_6262#" 8.25249
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x1.X" 0.0413548
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 3972.92
cap "hgu_cdac_sw_buffer_1.x6.X" "a_1666_n1100#" 0.624965
cap "hgu_cdac_sw_buffer_1.x2.X" "a_1114_n1100#" 0.0036137
cap "a_12012_2136#" "a_11084_1179#" 2.19298
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.11064
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1587_9386#" 234.353
cap "a_4654_1153#" "a_3448_1868#" 2.03913
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17184_6956#" 13.6854
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0387589
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11625_1453#" 12.6457
cap "a_9222_7824#" "a_9464_7798#" 123.933
cap "a_8909_7798#" "a_9762_8098#" 26.4449
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_sw_buffer_2.x12.X" 186.359
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.117852
cap "a_4438_7824#" "a_2036_7824#" 0.100115
cap "a_18058_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 708.061
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.00141125
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.db<1>" 1.96205
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_138_1363#" 0.00278699
cap "a_3104_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 7.30141
cap "a_7788_6360#" "hgu_sarlogic_flat_0.x3.x4.X" 0.286444
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8762_8513#" 816.717
cap "a_16113_11849#" "a_15953_11987#" 38.8042
cap "a_4332_8513#" "a_3978_8513#" 66.2402
cap "a_6535_6951#" "a_7771_6925#" 26.4431
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x66.CLK" 190.735
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.0651
cap "a_4978_6052#" "a_4979_7798#" 0.154741
cap "a_5182_6052#" "a_4978_8098#" 0.00125771
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 16.095
cap "a_9438_1153#" "a_9233_1453#" 150.434
cap "a_11600_7317#" "a_12555_6925#" 0.000469545
cap "a_8398_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.0229031
cap "hgu_cdac_sw_buffer_0.x6.A" "a_n334_1153#" 0.145182
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2521_6444#" 0.431737
cap "a_9967_7798#" "a_10479_8190#" 0.0668742
cap "a_9763_7798#" "a_10681_7824#" 66.3023
cap "a_10102_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 40.2966
cap "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.202723
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0817006
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_tah_0.sw_n" 4.7231
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 6514.87
cap "a_3595_1153#" "a_4449_1453#" 31.9221
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_cdac_sw_buffer_0.x3.A" 0.0394312
cap "m1_n1268_3183#" "a_3050_3698#" 0.0641763
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x22.X" 0.187034
cap "a_11244_1842#" "hgu_cdac_half_0.db<0>" 0.00520527
cap "a_10790_1868#" "hgu_cdac_half_0.db<1>" 0.0204547
cap "a_7574_6052#" "a_7771_6925#" 0.252137
cap "a_3639_2556#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.795654
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.0416657
cap "hgu_cdac_half_1.db<4>" "hgu_comp_flat_0.Q" 0.00464355
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x6.X" 0.0369784
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 113.355
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n716_1842#" 200.226
cap "a_11508_8513#" "a_11709_8513#" 0.367362
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "a_10550_13822#" 0.0894164
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_6564#" 506.536
cap "a_2585_6352#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.277815
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x5.X" 28.1717
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.0665474
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_sarlogic_flat_0.x4.x21.Q" 252.844
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n3651_7087#" 2.46088
cap "a_n3927_7727#" "hgu_sarlogic_flat_0.x4.x21.Q" 5.00205
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.237299
cap "a_3165_1868#" "a_1056_1868#" 0.174853
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4437_6078#" 0.00205956
cap "hgu_cdac_sw_buffer_2.x8.X" "hgu_cdac_half_1.d<2>" 0.00796545
cap "a_9990_8513#" "a_9967_7798#" 0.259179
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_8423_2556#" 0.819648
cap "a_8398_1868#" "hgu_cdac_sw_buffer_0.x4.A" 0.0292672
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5987_1153#" 178.316
cap "a_2725_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 3.97242
cap "m1_n1268_3395#" "a_6460_1842#" 0.0234172
cap "m1_n1268_3183#" "a_6006_1868#" 0.0381521
cap "a_10624_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0364066
cap "a_7284_6925#" "a_7502_6951#" 0.37344
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 135.422
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_9233_1453#" 0.277081
cap "a_192_10793#" "hgu_sarlogic_flat_0.x1.x3.X" 61.1622
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x9.Y" 460.531
cap "a_n595_7253#" "hgu_cdac_half_1.d<2>" 110.317
cap "hgu_cdac_sw_buffer_0.x9.X" "a_n1285_1331#" 0.0235941
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16531_4952#" 0.362476
cap "hgu_cdac_half_0.db<1>" "a_1502_2234#" 0.000195011
cap "hgu_cdac_half_0.db<0>" "a_1970_1842#" 0.0165676
cap "a_11830_1153#" "a_12044_1461#" 10.4326
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" 4.66277
cap "a_18058_5316#" "a_18819_5676#" 0.0603549
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 19.0834
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 4.9822
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9847_7233#" 2.03262
cap "a_6087_8513#" "a_6536_8513#" 0.406165
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "a_10575_15901#" 9.95913
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6370_8513#" 416.275
cap "a_9902_7824#" "a_9762_8098#" 1.25671
cap "a_10103_7824#" "a_9464_7798#" 3.15823
cap "a_n6676_7789#" "hgu_comp_flat_0.Q" 155.084
cap "a_10575_16177#" "a_10575_15901#" 31.6127
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.0173193
cap "a_7284_6925#" "a_7130_6951#" 9.42692
cap "a_2058_1153#" "a_1970_1842#" 0.389412
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_12555_6925#" 0.0447169
cap "a_971_14764#" "a_2373_14732#" 49.2297
cap "a_1502_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.115689
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_half_0.d<1>" 0.0643433
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.db<0>" 25.0781
cap "a_11720_7824#" "a_11775_8487#" 0.00814303
cap "a_4001_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 13.3142
cap "a_2719_8513#" "a_1752_8513#" 1.25671
cap "a_16581_4644#" "a_16531_4952#" 0.0121322
cap "hgu_sarlogic_flat_0.x3.x72.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 3.2187
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.x2.X" 300.466
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_6596#" 642.149
cap "a_4654_1153#" "a_4564_1179#" 0.97482
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_half_1.db<1>" 0.768737
cap "a_12626_6262#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.95525
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 0.416546
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.031012
cap "a_8281_2708#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.278472
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x3.A" 0.0243929
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_8813_6052#" 0.369536
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9438_1153#" 1.31871
cap "a_16581_6790#" "a_16894_6968#" 123.928
cap "a_n7022_10610#" "a_n6934_10472#" 70.3566
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.0277577
cap "hgu_cdac_sw_buffer_1.x3.A" "a_7046_1153#" 0.0816547
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_8909_7798#" 0.0052727
cap "m1_n1268_3183#" "a_7228_2136#" 0.0862369
cap "m1_n1268_3395#" "a_7069_2234#" 0.00410933
cap "a_2914_9360#" "a_2814_8513#" 1.8986
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x1.A" 0.00165107
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_0.db<1>" 0.150291
cap "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 163.97
cap "a_20464_8879#" "a_20768_8628#" 40.586
cap "a_4143_6951#" "a_4424_7317#" 152.287
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3499_1331#" 27.3487
cap "a_3898_9386#" "a_3978_8513#" 0.00145078
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1019_10793#" 0.0158797
cap "a_10478_6444#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.00604516
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12381_6951#" 0.0611902
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0038916
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_8927_6951#" 146.793
cap "a_5450_6262#" "a_5183_7798#" 0.00022246
cap "a_16799_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.50375
cap "a_9763_7798#" "a_9676_6925#" 0.161152
cap "a_n6887_14037#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 32.0043
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_5380_8487#" 0.206821
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 3134.92
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x4.x21.Q" 1.64577
cap "a_5889_2708#" "hgu_sarlogic_flat_0.x3.x57.CLK" 18.3115
cap "a_n7760_6349#" "hgu_comp_flat_0.Q" 24.6518
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6959_12551#" 0.852074
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2362.81
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x6.A1" 253.996
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 409.291
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x2.X" 0.0251642
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.000789608
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.52275
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2057_1453#" 0.137862
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_13347#" 1.33573
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0345349
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.194417
cap "a_9990_8513#" "a_11320_8513#" 0.025728
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14935_1179#" 158.229
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14018_1153#" 0.0250988
cap "a_7030_8106#" "a_6830_7824#" 1.84901
cap "a_n7047_12137#" "a_n7047_12413#" 31.6127
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.x28.Q" 0.363164
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.127771
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.17678
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00905909
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x4.X" 1.26828
cap "m1_n1268_3183#" "a_1676_1842#" 0.0342025
cap "a_n3877_7252#" "hgu_cdac_half_1.db<2>" 0.0187367
cap "a_2814_8513#" "a_2501_8487#" 124.312
cap "a_2104_15080#" "a_1886_14958#" 0.37344
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.236486
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x11.VPWR" 1465.82
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9382_6925#" 0.545992
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x11.VPWR" 436.78
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.x1.A" 0.0149396
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.405347
cap "a_n4203_7087#" "hgu_cdac_sw_buffer_3.x8.X" 107.446
cap "hgu_cdac_sw_buffer_1.x3.A" "a_9438_1153#" 0.0816547
cap "a_6956_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.21458
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.x5.X" 1.05106
cap "a_192_1868#" "a_n335_1453#" 0.00707399
cap "a_11966_1179#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00548729
cap "a_17068_5924#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 859.327
cap "a_16581_4644#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 600.972
cap "a_6535_6951#" "a_6830_7824#" 0.49024
cap "a_6990_6925#" "a_6517_7798#" 0.24518
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0914864
cap "a_7842_6262#" "hgu_cdac_half_1.db<0>" 0.0108852
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0344365
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7508_8190#" 16.2764
cap "a_11301_7798#" "a_11915_8513#" 0.107771
cap "a_3954_15763#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 1.69321
cap "a_n3049_7252#" "hgu_cdac_half_1.db<4>" 1.27033
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00115587
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.00824399
cap "a_406_11482#" "a_2323_11578#" 0.00713034
cap "hgu_cdac_half_1.db<0>" "a_13207_2556#" 0.795291
cap "a_11813_6360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.06036
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9383_8487#" 0.0207276
cap "a_407_11578#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.00717458
cap "a_n7022_10886#" "hgu_cdac_half_1.d<6>" 0.0123708
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_12413#" 0.373838
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_1222_1868#" 0.167596
cap "a_n7022_10610#" "a_n6934_10748#" 70.3566
cap "a_11614_7824#" "a_11775_8487#" 2.49842
cap "a_11301_7798#" "a_11601_8879#" 0.04898
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_sw_buffer_3.x7.X" 20.5429
cap "a_n3387_7727#" "a_n3927_7727#" 0.659501
cap "a_7784_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 6.87887
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 0.0380176
cap "a_1019_10793#" "a_621_10615#" 2.81013
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_4644#" 818.866
cap "a_n3387_7727#" "a_n2785_7946#" 15.1052
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_2.x9.X" 0.169328
cap "a_2501_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 3.14455
cap "a_7371_7798#" "a_7789_8106#" 2.75572
cap "a_1945_10648#" "a_1945_11268#" 23.1003
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 257.447
cap "a_6_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 1.78678
cap "a_18679_4644#" "a_18412_4670#" 0.0698533
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n107_2234#" 186.882
cap "a_9574_1179#" "a_9348_1179#" 0.333727
cap "a_5380_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0603846
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 52.0779
cap "a_11625_1453#" "a_11763_1545#" 0.10945
cap "a_2808_n935#" "hgu_cdac_half_0.d<0>" 1.14913
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.511443
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12154_6052#" 2.5416
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_cdac_sw_buffer_1.x6.A" 0.00303537
cap "a_1418_14758#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.0172914
cap "a_n7022_10334#" "hgu_cdac_half_1.d<3>" 0.0894431
cap "a_14017_1453#" "hgu_cdac_sw_buffer_1.x6.A" 0.0995875
cap "a_6421_6052#" "a_6829_6078#" 0.603924
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_7071_6052#" 0.271101
cap "a_2444_2136#" "hgu_cdac_half_0.db<1>" 0.0426353
cap "a_2285_2234#" "hgu_cdac_half_0.db<0>" 0.000542222
cap "a_4124_6052#" "a_2585_6352#" 0.359843
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0141589
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 282.327
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.153748
cap "hgu_cdac_half_1.d<3>" "a_n7047_13623#" 0.0690466
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x8.X" 0.0253873
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.0814991
cap "a_19694_5310#" "a_18973_5510#" 0.794737
cap "a_6723_6951#" "a_5379_6925#" 0.00826202
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.222628
cap "a_4892_6925#" "a_4599_8487#" 0.0075673
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1336_1868#" 56.5316
cap "hgu_cdac_sw_buffer_2.x12.X" "a_n1473_7088#" 107.446
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.263727
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x26.Q_N" 27.889
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 1007.34
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 172.548
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_394_2883#" 0.576091
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_12089_6078#" 0.942028
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_0.x11.VPWR" 3.47775
cap "a_16113_12401#" "a_16041_12539#" 2.2654
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.d<2>" 68.3142
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2820_11667#" 0.560029
cap "a_9421_6360#" "a_9762_6052#" 0.124974
cap "a_n86_n245#" "hgu_cdac_sw_buffer_0.x3.A" 1.74095
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_12413#" 0.227678
cap "a_9316_6951#" "a_8927_6951#" 1.90245
cap "a_2808_n935#" "hgu_cdac_sw_buffer_0.x6.A" 0.00158152
cap "a_15666_5316#" "a_16020_5310#" 66.3023
cap "a_6300_1179#" "a_6318_2530#" 0.343514
cap "a_n55391_7657#" "a_n55304_8227#" 0.071782
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 5.08508
cap "hgu_cdac_half_1.db<5>" "a_n7022_10334#" 0.00603139
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x11.VPWR" 1465.82
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x1.x4.OUT" 2.58656
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0159807
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_19286_6968#" 0.108107
cap "a_n1170_1868#" "hgu_sarlogic_flat_0.x4.x2.A" 0.539997
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x10.Y" 3.60431
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9652_1461#" 0.71294
cap "a_10771_1153#" "a_10675_1331#" 96.7371
cap "a_13073_7824#" "a_12556_8487#" 0.422868
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_4450_1153#" 0.00048323
cap "a_14654_7801#" "a_14566_7801#" 2.2654
cap "a_4654_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 13.6434
cap "a_6517_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 20.2092
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_12468_8879#" 0.17806
cap "hgu_cdac_sw_buffer_2.x9.X" "a_n1749_7728#" 0.145091
cap "a_n422_1842#" "a_309_2150#" 1.60431
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00393125
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12495_7824#" 3.09496
cap "hgu_sarlogic_flat_0.x3.x30.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 0.765744
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14935_1179#" 109.168
cap "a_17068_5924#" "a_16980_6316#" 0.0771193
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10638_14788#" 2.2654
cap "a_16581_5924#" "a_16427_5950#" 9.42692
cap "a_3497_2708#" "hgu_sarlogic_flat_0.x4.x19.Q" 4.87122
cap "hgu_cdac_half_1.db<5>" "a_n3387_7727#" 10.8734
cap "a_1622_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.477347
cap "a_13073_7824#" "a_12154_8098#" 163.229
cap "a_3960_3698#" "hgu_cdac_half_1.d<0>" 0.328205
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14222_1153#" 0.251008
cap "a_n7022_15702#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.102077
cap "a_9404_12125#" "a_9404_12401#" 31.6127
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0728731
cap "hgu_cdac_sw_buffer_1.x4.A" "a_9233_1453#" 0.116308
cap "a_6829_6078#" "a_7597_6951#" 0.217103
cap "a_6536_8513#" "a_5206_8513#" 0.0302241
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_10163_6925#" 0.0331207
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8692_1179#" 2.57841
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.x5.X" 9.00351
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x3.x66.CLK" 272.533
cap "a_3960_3698#" "a_3926_2530#" 0.0682644
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x13.X" 0.250131
cap "a_12090_7824#" "a_11301_7798#" 0.0419646
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.031012
cap "a_9461_2234#" "a_10624_1868#" 0.0746361
cap "a_14155_1545#" "a_13476_1179#" 6.51542
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18679_6564#" 29.5334
cap "a_n1749_7728#" "a_n1209_7728#" 0.659501
cap "a_3841_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.074661
cap "a_4125_7798#" "a_4638_8106#" 9.45283
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 87.8855
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 427.973
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_10098_6951#" 0.0128674
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_2.x4.X" 120.491
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.0143
cap "hgu_cdac_half_1.db<0>" "a_13966_1545#" 0.0822501
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.862125
cap "a_n6887_13761#" "hgu_cdac_half_1.d<5>" 0.00763072
cap "a_9221_6078#" "a_10102_6078#" 9.42692
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0229563
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19144_5310#" 0.398366
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_10478_6078#" 0.00363524
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.664929
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x11.X" 0.310432
cap "a_11508_8513#" "a_11301_7798#" 0.343584
cap "a_12382_8513#" "a_11614_7824#" 0.376306
cap "a_9848_8795#" "a_8762_8513#" 9.07266
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 800.124
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x13.X" 0.421207
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_2585_6352#" 0.148166
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x57.Q_N" 177.677
cap "a_1468_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 5.0686
cap "a_7071_6052#" "a_6935_6078#" 28.1914
cap "a_n3877_7252#" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 0.203
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4424_7317#" 18.0261
cap "a_10075_7317#" "a_10163_6925#" 0.0771193
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.440343
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.00164748
cap "hgu_sarlogic_flat_0.x4.x22.X" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00601612
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 380.811
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54567_7835#" 53.614
cap "a_16894_4670#" "a_17184_4670#" 28.1914
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13494_2530#" 66.168
cap "hgu_cdac_sw_buffer_0.x1.A" "a_190_n245#" 0.00698779
cap "a_18224_4670#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 0.00449653
cap "a_18058_4670#" "a_20167_4670#" 0.103437
cap "hgu_cdac_half_0.db<1>" "a_4836_2136#" 0.0426353
cap "hgu_cdac_half_0.db<0>" "a_4677_2234#" 0.000542222
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "a_14591_9328#" 0.276178
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.db<1>" 182.465
cap "a_18973_6790#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.0226709
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_1.x5.A" 0.170101
cap "a_9708_2883#" "a_9760_1868#" 0.019156
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_15953_11987#" 16.5639
cap "a_9620_2136#" "hgu_cdac_sw_buffer_0.x5.A" 0.0475135
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12269_2150#" 4.39394
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16221_5688#" 1.79192
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 1277.44
cap "a_3977_6951#" "a_4331_6951#" 66.2402
cap "a_4143_6951#" "a_5205_6951#" 136.685
cap "hgu_tah_0.sw" "a_1732_15124#" 0.0824996
cap "a_1137_14764#" "a_2057_14758#" 0.10945
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 57.406
cap "a_4836_2136#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.240884
cap "a_6460_1842#" "hgu_sarlogic_flat_0.x3.x36.Q" 2.62584
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5118_7824#" 0.0506909
cap "a_8379_1153#" "a_7314_1363#" 0.00800396
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18819_6956#" 0.995995
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 32.6722
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x4.x5.Q" 22.6512
cap "a_11830_1153#" "hgu_cdac_half_1.db<0>" 0.084117
cap "a_6460_1842#" "a_6370_2234#" 0.0668742
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 0.653381
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.125586
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_2489_15124#" 9.73667
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_12153_6352#" 0.432559
cap "a_2914_9360#" "a_3313_9386#" 0.0296529
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 937.983
cap "a_6754_1842#" "a_7314_1363#" 0.269695
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12626_6262#" 0.11805
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n55204_7835#" 2.14568
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 0.755305
cap "a_8379_1153#" "hgu_cdac_half_0.db<0>" 0.255844
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_1.x4.A" 0.09378
cap "a_7888_8513#" "a_7598_8513#" 28.1914
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_12125#" 0.79321
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 78.0941
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53930_7835#" 173.062
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18589_6590#" 2.24069
cap "a_8398_1868#" "a_5840_1868#" 0.0107734
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6516_6052#" 561.406
cap "hgu_cdac_sw_buffer_0.x4.A" "a_9620_2136#" 0.0600246
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 10.3112
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x1.A" 50.1056
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x11.A" 0.140969
cap "a_6286_2234#" "hgu_cdac_half_0.db<1>" 0.000195011
cap "a_6754_1842#" "hgu_cdac_half_0.db<0>" 0.0165676
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.x21.Q" 6.77022
cap "a_n134_11726#" "a_406_11482#" 139.383
cap "a_9233_1453#" "a_9950_1179#" 2.0574
cap "a_9234_1153#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 4.87203
cap "a_14654_8077#" "hgu_sarlogic_flat_0.x1.x8.S" 0.504618
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.095615
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.215682
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.d<1>" 1.03275
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.188362
cap "a_4362_1842#" "a_4761_2234#" 0.940588
cap "a_3894_2234#" "a_4212_1868#" 24.999
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_9620_2136#" 0.217126
cap "a_9221_6078#" "a_8813_6052#" 0.603924
cap "a_n53647_7835#" "a_n53551_7657#" 318.957
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0950858
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_20768_8628#" 166.695
cap "a_11301_7798#" "a_9762_8098#" 0.151875
cap "a_3595_1153#" "a_1516_1179#" 0.00512572
cap "a_2398_1179#" "a_1749_1347#" 3.15823
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 147.322
cap "a_8379_1153#" "a_9706_1363#" 0.000459044
cap "hgu_sarlogic_flat_0.x4.x1.X" "m1_n1268_3183#" 0.0874707
cap "a_n1058_3698#" "m1_n1268_3395#" 0.678742
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12154_6052#" 271.522
cap "a_7069_2234#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.228431
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.0318234
cap "a_n424_3698#" "hgu_sarlogic_flat_0.x4.x24.Q" 2.42445
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.00651409
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 511.546
cap "a_16020_4670#" "a_16197_5036#" 0.893863
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 5.89744
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x51.Q" 41.121
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x11.X" 57.0454
cap "a_n2251_7253#" "hgu_cdac_sw_buffer_2.x11.A" 0.320323
cap "a_7842_6262#" "a_7710_6078#" 25.8462
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.215183
cap "m1_n1268_3183#" "a_8232_1868#" 0.0519391
cap "a_n412_n464#" "a_n86_n245#" 24.4774
cap "a_342_11360#" "hgu_tah_0.sw_n" 0.0141329
cap "a_n422_1842#" "a_n982_1868#" 0.0123524
cap "a_n890_2234#" "a_n806_2234#" 9.7173
cap "a_9890_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525595
cap "a_10102_6078#" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.0900348
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x4.A" 6389.72
cap "a_1942_n460#" "a_2268_n241#" 24.4774
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 2.61914
cap "a_10102_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.440145
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_18973_4644#" 0.570505
cap "a_3504_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 1.56406
cap "a_n7022_10334#" "hgu_cdac_half_1.db<2>" 0.00860876
cap "a_4362_1842#" "m1_n1268_3183#" 0.0412239
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6421_6052#" 28.1898
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0190793
cap "hgu_cdac_sw_buffer_1.x9.A" "a_10771_1153#" 0.210551
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5397_8106#" 0.00858223
cap "a_16020_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 19.678
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 0.454753
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13546_2234#" 0.530863
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6318_2530#" 193.102
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.000731619
cap "a_9222_7824#" "a_9900_8190#" 6.51542
cap "a_12155_7798#" "a_10681_7824#" 0.00365378
cap "hgu_cdac_sw_buffer_1.x6.A" "a_7046_1153#" 0.0591283
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6925_2150#" 16.7606
cap "a_19286_4670#" "a_18819_4670#" 3.15823
cap "a_8927_6951#" "a_8762_8513#" 0.816154
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n53551_7113#" 0.23607
cap "a_19286_6968#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.212698
cap "a_20167_6606#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 177.677
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.0292913
cap "a_9221_6078#" "a_9382_6925#" 1.39504
cap "a_8908_6052#" "a_9208_7317#" 0.0389762
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0280874
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x1.x8.S" 295.697
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 527.87
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2262_1153#" 3.71209
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_1.x5.X" 123.126
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 211.163
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13494_2530#" 222.428
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7305_6444#" 3.71287
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 28.2203
cap "a_4978_6052#" "a_5379_6925#" 0.872162
cap "a_5182_6052#" "a_4892_6925#" 1.43883
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_5694_6444#" 0.00598008
cap "a_19576_5676#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0873784
cap "a_15953_12263#" "a_16113_12401#" 38.8042
cap "hgu_cdac_half_0.db<0>" "a_2544_n241#" 0.126238
cap "a_4438_7824#" "a_4599_8487#" 2.49842
cap "a_n3387_7727#" "hgu_cdac_half_1.db<2>" 2.23946
cap "a_1637_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 78.6187
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x8.X" 0.0253873
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7678_6901#" 0.0528022
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[2].Q" 116.858
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.0523267
cap "a_84_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.85719
cap "hgu_cdac_sw_buffer_1.x8.X" "a_1716_n241#" 2.5343
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1390_n460#" 4.68858
cap "a_2141_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.600358
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.x24.Q" 87.1688
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "a_n643_1347#" 0.52275
cap "a_4868_1461#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0156965
cap "a_2057_1453#" "hgu_cdac_sw_buffer_1.x6.A" 0.0780765
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9847_7233#" 0.998569
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9950_1179#" 0.522424
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x6.A1" 0.384257
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4141_1347#" 0.526364
cap "a_3929_14236#" "a_3841_14098#" 2.2654
cap "a_3977_6951#" "a_4979_7798#" 0.0653847
cap "a_4143_6951#" "a_4978_8098#" 0.0411475
cap "a_8398_1868#" "a_8852_1842#" 116.99
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q_N" 4.10106
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10790_1868#" 0.167596
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0339514
cap "hgu_cdac_sw_buffer_3.x11.X" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 304.316
cap "a_3978_8513#" "a_4030_7798#" 0.60413
cap "hgu_cdac_half_1.d<5>" "a_n4397_8367#" 0.613536
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.157948
cap "a_4449_1453#" "a_4836_2136#" 1.64589
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.d<0>" 0.441364
cap "a_7707_8513#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.0112804
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 13.2415
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6887_12551#" 3.03926
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 129.756
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 7.36462
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x4.x21.Q" 0.128721
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_0.d<1>" 0.0389876
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x3.A0" 120.33
cap "a_9438_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0591283
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_17068_5924#" 4.49308
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_1.db<1>" 77.8663
cap "hgu_cdac_half_1.d<0>" "a_13462_2234#" 0.00417484
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x24.Q" 118.609
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_15666_6596#" 0.410015
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x1.x8.S" 0.0233444
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00930497
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_sw_buffer_1.x6.A" 0.0574042
cap "hgu_cdac_half_1.d<2>" "a_n1149_11335#" 0.00393997
cap "a_9332_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.173856
cap "a_7069_2234#" "a_6460_1842#" 1.89299
cap "hgu_sarlogic_flat_0.x3.x2.X" "a_1587_9386#" 128.703
cap "hgu_tah_0.sw" "hgu_tah_0.tah_vn" 417.574
cap "a_7046_1153#" "a_7368_1868#" 0.0732459
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8710_2530#" 11.2473
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_11861#" 0.108204
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_3378_9360#" 0.000138988
cap "hgu_cdac_sw_buffer_0.x8.X" "a_n876_1179#" 0.0305847
cap "a_4332_8513#" "a_3378_9360#" 0.157332
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 1.39934
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x21.Q" 0.154214
cap "a_11685_8879#" "a_11320_8513#" 0.0445002
cap "a_8813_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 27.1673
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_cdac_sw_buffer_0.x3.A" 0.00326904
cap "a_16581_6790#" "a_16980_6590#" 1.32533
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.209659
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.925925
cap "a_14726_7663#" "a_14566_7525#" 38.8042
cap "hgu_cdac_half_0.db<0>" "a_7949_1868#" 0.00147905
cap "a_7502_6951#" "a_6369_6951#" 0.256334
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.261656
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.714137
cap "a_7369_6352#" "hgu_cdac_half_1.d<0>" 0.0612707
cap "a_16448_15176#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 1.2719
cap "a_16581_5924#" "a_15666_6596#" 0.0863375
cap "a_1056_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.595819
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_621_10615#" 232.098
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7370_6052#" 27.1973
cap "a_17068_4644#" "a_17775_4670#" 96.845
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_2.x4.X" 0.0278345
cap "a_13636_1842#" "a_13016_1868#" 149.185
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "a_n7022_10610#" 0.0997931
cap "a_454_n939#" "a_466_n245#" 3.04939
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.d<6>" 6781.11
cap "a_5116_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.155295
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 136.19
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 0.197019
cap "a_12491_8513#" "a_12069_8487#" 0.00286714
cap "a_12672_8513#" "a_12556_8487#" 39.6993
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 351.098
cap "hgu_sarlogic_flat_0.x4.x19.Q" "a_n1209_7728#" 0.0265882
cap "a_5183_7798#" "a_5205_6951#" 0.0433273
cap "a_n828_2883#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.571776
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_1325_11738#" 0.197893
cap "hgu_cdac_sw_buffer_1.x11.A" "a_1666_n1100#" 10.6534
cap "a_2923_8513#" "a_2814_8513#" 7.07352
cap "a_7130_6951#" "a_6369_6951#" 0.0603549
cap "a_11154_2234#" "a_10624_1868#" 0.0445002
cap "a_3614_1868#" "a_1056_1868#" 0.0108817
cap "a_11625_1453#" "m1_n1268_3183#" 0.00676899
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 24.6527
cap "a_7371_7798#" "a_6990_6925#" 0.504446
cap "a_7575_7798#" "a_6535_6951#" 0.290111
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12044_1461#" 0.71146
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7507_6444#" 0.981454
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3408_9386#" 176.021
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_1.d<1>" 32.7114
cap "a_2398_1179#" "hgu_cdac_sw_buffer_1.x6.X" 0.0111866
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7306_7824#" 0.35612
cap "hgu_cdac_half_0.db<1>" "a_6842_1153#" 0.176523
cap "a_n54567_7371#" "a_n54752_8227#" 0.10227
cap "a_16113_5310#" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.64325
cap "a_12672_8513#" "a_12154_8098#" 0.00884249
cap "a_16894_4670#" "a_16752_4952#" 4.12335
cap "hgu_cdac_sw_buffer_1.x5.A" "a_13930_1842#" 0.000293793
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2207_8487#" 0.131837
cap "a_3695_8513#" "a_1752_8513#" 0.175738
cap "a_6991_8487#" "a_6901_8879#" 0.0668742
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.x4.X" 2.18803
cap "a_1863_9386#" "a_2033_8879#" 0.338341
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5205_6951#" 5.89644
cap "a_10023_11664#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 10.4149
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0147917
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x33.Q_N" 842.638
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0565033
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 239.435
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 5.1043
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_138_1363#" 0.043868
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x4.A" 4.70188
cap "a_8398_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0335208
cap "a_6842_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00562507
cap "a_12382_8513#" "a_11319_6951#" 0.00675286
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.675704
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_9962_2883#" 195.246
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_10624_1868#" 86.5306
cap "a_15125_1868#" "a_13016_1868#" 0.174853
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 4.09158
cap "a_n204_1868#" "a_n1336_1868#" 2.71589
cap "a_4543_6078#" "a_4598_6925#" 0.00570859
cap "a_n220_1179#" "a_n335_1453#" 2.71589
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.558072
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x15.X" 85.4747
cap "a_2057_14758#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.3958
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0104503
cap "a_n2773_7252#" "hgu_cdac_half_1.db<1>" 9.07644
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 4.22043
cap "a_9761_6352#" "a_9762_8098#" 0.013157
cap "m1_n1268_3183#" "a_n716_1842#" 0.0342025
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.265306
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0592551
cap "hgu_cdac_half_1.db<0>" "a_13016_1868#" 56.4175
cap "a_14358_1179#" "a_13709_1347#" 3.15823
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 29.7129
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5897_7824#" 2.55764
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15832_5316#" 20.9892
cap "a_11320_8513#" "a_12069_8487#" 139.352
cap "a_11154_8513#" "a_12556_8487#" 49.222
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2501_8487#" 97.9001
cap "a_18058_4670#" "a_19286_5688#" 0.0598242
cap "a_1516_1179#" "a_1502_2234#" 0.262985
cap "hgu_sarlogic_flat_0.x4.x27.X" "hgu_sarlogic_flat_0.x4.x24.Q" 44.6703
cap "a_n6292_6446#" "hgu_comp_flat_0.Q" 0.343593
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_half_1.d<6>" 0.00340022
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0.99029
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n335_1453#" 12.8371
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7022_10334#" 0.745284
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 2.09755
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x51.CLK" 29.1142
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n1170_1868#" 0.0112863
cap "a_2057_1453#" "a_2774_1545#" 0.0445002
cap "a_11154_8513#" "a_12154_8098#" 0.098589
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_13623#" 13.7822
cap "hgu_sarlogic_flat_0.x3.x36.Q" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.0355296
cap "a_7131_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 33.4065
cap "a_3783_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 41.4479
cap "a_3898_9386#" "a_3378_9360#" 394.167
cap "a_1716_n241#" "a_1666_n1100#" 0.272419
cap "a_16287_5284#" "a_16581_5924#" 0.06093
cap "a_16113_5036#" "a_16287_5284#" 0.129418
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.53773
cap "hgu_cdac_half_1.d<1>" "a_12153_6352#" 0.283395
cap "a_11626_1153#" "a_11538_1842#" 0.389412
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.x1.X" 124.502
cap "a_6990_6925#" "a_4892_6925#" 0.0452705
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 6.11296
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 5.44458
cap "a_6535_6951#" "a_5379_6925#" 0.357318
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6369_6951#" 7.81762
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.00139383
cap "hgu_cdac_half_0.db<1>" "a_3499_1331#" 0.0693835
cap "a_9990_8513#" "a_9383_8487#" 1.87354
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_5183_7798#" 0.00186597
cap "a_13709_1347#" "hgu_cdac_half_0.d<1>" 0.0212377
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7371_7798#" 0.242193
cap "a_18819_6956#" "a_18058_6596#" 0.0603549
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x3.x63.CLK" 160.753
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_2786_2556#" 0.0177577
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3007_2556#" 1.45485
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 671.645
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 260.832
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x4.X" 0.108068
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_2585_6352#" 0.0471713
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x11.X" 4.57409
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1749_1347#" 0.876212
cap "a_16221_6968#" "a_16113_6590#" 8.11912
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12358_6052#" 0.0737794
cap "a_6604_1868#" "a_6754_1842#" 9.25861
cap "a_3222_8795#" "a_2988_8487#" 9.45283
cap "a_9463_6052#" "a_9327_6078#" 28.1914
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x13.X" 0.0267218
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.db<1>" 39.3067
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11190_1179#" 0.0525306
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_10103_7824#" 0.05599
cap "a_n876_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.522115
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 0.578351
cap "a_11937_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.8412
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x75.SET_B" 70.0219
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6517_7798#" 100.443
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_5166_1179#" 0.0693189
cap "a_4978_8098#" "a_5183_7798#" 153.051
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 143.638
cap "hgu_cdac_sw_buffer_0.x1.A" "a_n876_1179#" 0.0245191
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12494_6078#" 0.116204
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 0.445236
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n7047_12689#" 0.0142741
cap "a_n1699_7253#" "hgu_cdac_sw_buffer_2.x8.X" 2.5343
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2786_2556#" 1.94978
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 42.7178
cap "hgu_cdac_half_1.d<1>" "a_12870_6444#" 0.0054875
cap "a_12068_6925#" "a_11153_6951#" 125.539
cap "a_3908_1179#" "a_4068_1842#" 2.59686
cap "hgu_sarlogic_flat_0.x4.x20.X" "hgu_cdac_half_0.d<0>" 0.0479255
cap "hgu_tah_0.sw" "a_1886_14958#" 0.282062
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x25.Q" 29.1473
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4978_8098#" 48.292
cap "a_7503_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.141298
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6790_1545#" 1.6642
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_sw_buffer_3.x11.X" 139.321
cap "a_15832_5950#" "a_16113_6316#" 145.688
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1554.24
cap "a_7598_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 346.778
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.65421
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "a_n7047_12689#" 0.031012
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q_N" 421.038
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_3802_1868#" 0.323261
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6460_1842#" 0.0213969
cap "a_13073_7824#" "a_12555_6925#" 0.207131
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5451_8008#" 0.57022
cap "a_6841_1453#" "a_4450_1153#" 0.00049239
cap "a_6842_1153#" "a_4449_1453#" 0.00547824
cap "a_1146_7824#" "a_1178_6950#" 0.651429
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 9.01064
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 3.45184
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6723_6951#" 0.073701
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_19191_5632#" 0.122727
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.02244
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.d<1>" 37.9532
cap "a_11763_1545#" "hgu_cdac_half_1.db<1>" 0.0197366
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x8.S" 0.255304
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2308_15136#" 0.0735026
cap "a_3504_6078#" "a_3302_6078#" 0.367362
cap "a_1161_10641#" "a_1019_10793#" 7.83272
cap "a_n6526_6819#" "hgu_cdac_sw_buffer_3.x9.X" 2.45432
cap "a_n55304_6595#" "a_n55204_7835#" 0.192394
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.270027
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13476_1179#" 0.117963
cap "a_9676_6925#" "a_8928_8513#" 0.00204546
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5315_8513#" 0.238894
cap "a_n6887_13761#" "hgu_cdac_half_1.d<0>" 0.0125707
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x2.x1.x4.Y" 6.20736
cap "a_9574_1179#" "a_9233_1453#" 1.34244
cap "hgu_tah_0.sw" "a_342_11726#" 0.0298484
cap "a_3866_16177#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 5.78093
cap "a_n7047_14175#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 2713.79
cap "a_8925_1347#" "a_6841_1453#" 0.0586219
cap "a_8692_1179#" "a_6842_1153#" 0.00455589
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3595_1153#" 0.525629
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_10076_8879#" 0.105688
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00495488
cap "a_4144_8513#" "a_5292_8879#" 0.213477
cap "a_10550_14650#" "a_10638_14788#" 2.2654
cap "a_2199_15136#" "a_2057_14758#" 4.12335
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_3.x9.X" 18.9814
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 506.395
cap "a_n53551_7657#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 36.9503
cap "a_13636_1842#" "hgu_cdac_sw_buffer_0.x5.A" 0.00630575
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0536126
cap "a_n55204_7371#" "a_n54754_7113#" 0.712105
cap "a_7370_6052#" "hgu_cdac_half_1.db<1>" 0.0205714
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4654_1153#" 5.46787
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00428096
cap "a_2206_n1100#" "a_2808_n935#" 15.1052
cap "a_9233_1453#" "hgu_cdac_half_0.d<0>" 0.0660977
cap "a_9221_6078#" "a_9222_7824#" 0.179934
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x4.x29.Q_N" 17.0824
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13163_1153#" 0.320503
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 12.0315
cap "a_n7766_6446#" "hgu_cdac_sw_buffer_3.x11.X" 0.0578153
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18058_6596#" 0.131807
cap "a_2444_2136#" "a_1516_1179#" 2.19298
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1178_6950#" 0.139709
cap "a_9739_15176#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 2.08202
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x14.X" 3.12173
cap "m1_n1268_3183#" "a_n107_2234#" 0.00578069
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x7.X" 0.00892889
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7069_2234#" 0.0562654
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x3.x7.X" 1.10336
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0425965
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x1.x8.S" 0.000626284
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.014043
cap "a_9461_2234#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.278033
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0501322
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_4001_14512#" 9.59031
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.x6.A" 6367.69
cap "a_11244_1842#" "a_10771_1153#" 0.436887
cap "hgu_cdac_half_1.d<1>" "a_13930_1842#" 0.0254579
cap "hgu_cdac_half_1.db<2>" "a_n1473_7088#" 0.00567114
cap "a_n55487_7371#" "a_n55487_7835#" 12.5796
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6936_7824#" 45.4881
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18505_6590#" 3.82204
cap "a_13636_1842#" "hgu_cdac_sw_buffer_0.x4.A" 0.00779117
cap "a_8379_1153#" "a_8883_1461#" 8.68715
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6777_1179#" 0.0810423
cap "a_7369_6352#" "a_9762_6052#" 0.00290076
cap "a_9233_1453#" "hgu_cdac_sw_buffer_0.x6.A" 0.417174
cap "a_16221_4670#" "a_15832_4670#" 1.16467
cap "a_15125_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.00182101
cap "hgu_cdac_half_1.d<1>" "a_n7047_14175#" 0.0867029
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.0652093
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x27.Q" 35.2064
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12291_6444#" 0.981454
cap "a_3499_1331#" "a_4449_1453#" 0.0166283
cap "a_825_11360#" "a_406_11482#" 0.245765
cap "a_1146_7824#" "a_n607_7947#" 2.8463
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.19361
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_52_2136#" 6.59181
cap "m1_n1268_3183#" "a_394_2883#" 0.196931
cap "m1_n1268_3395#" "a_1105_2708#" 0.083516
cap "hgu_cdac_sw_buffer_2.x9.X" "a_n3325_7252#" 0.00477345
cap "a_16531_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 11.6091
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1203_1153#" 0.0713518
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.247557
cap "a_9739_15176#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 13.2415
cap "a_7370_6052#" "hgu_cdac_half_1.d<1>" 0.0735198
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_0.x5.A" 0.117463
cap "a_n7022_10886#" "a_n6934_10748#" 70.3566
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x3.X" 2.71515
cap "a_2141_2150#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00703643
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_1418_14758#" 151.718
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.767318
cap "hgu_cdac_sw_buffer_1.x4.A" "a_10624_1868#" 0.0109611
cap "a_13182_1868#" "hgu_cdac_sw_buffer_1.x5.A" 0.00572897
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.d<0>" 22.7147
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 0.828649
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_10870_6951#" 1.06335
cap "a_2369_2234#" "a_1056_1868#" 0.213477
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_5205_6951#" 0.00957561
cap "a_6318_2530#" "a_6006_1868#" 3.22666
cap "a_6925_2150#" "a_6006_1868#" 9.07266
cap "a_6704_2150#" "a_6460_1842#" 10.4326
cap "a_407_11578#" "a_544_11360#" 9.07266
cap "a_n7216_6420#" "a_n7390_7871#" 11.1304
cap "a_9463_6052#" "a_9761_6352#" 136.691
cap "a_8398_1868#" "a_9461_2234#" 33.3567
cap "hgu_cdac_sw_buffer_0.x4.A" "a_15125_1868#" 0.00229484
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9574_1179#" 1.79149
cap "a_9115_6951#" "a_9382_6925#" 0.0698533
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4425_8879#" 326.697
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_12154_6052#" 0.146689
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_sarlogic_flat_0.x4.x29.Q" 7.49905
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 162.906
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18679_5924#" 0.0881944
cap "a_16581_6790#" "a_16799_6912#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x7.X" 25.6673
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" 0.00517387
cap "a_9221_6078#" "a_10103_7824#" 0.0125654
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_half_0.d<1>" 0.0447497
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 27.8772
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5614_8795#" 0.00584203
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 181.942
cap "hgu_cdac_half_0.db<0>" "a_8283_1331#" 0.0555188
cap "a_773_1868#" "hgu_cdac_half_0.db<1>" 0.00163562
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_half_1.db<0>" 0.176001
cap "a_6724_8513#" "a_6901_8879#" 0.893863
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 56.5152
cap "a_8814_7798#" "hgu_sarlogic_flat_0.x3.x30.Q" 2.75154
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.622552
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_5896_6078#" 0.0112421
cap "a_16799_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 3.59608
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.x6.A" 5.0411
cap "a_9169_1179#" "a_8798_1179#" 0.0419326
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n607_7947#" 0.479733
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0175809
cap "hgu_cdac_half_1.d<0>" "m1_n1268_3395#" 32.4793
cap "a_4029_6052#" "hgu_cdac_half_1.db<1>" 0.00785337
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_half_0.d<0>" 0.0368208
cap "a_20464_8538#" "a_20768_8628#" 31.3839
cap "a_14132_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 7.13323
cap "a_2808_n935#" "a_1196_n1740#" 3.28854
cap "a_2586_6052#" "a_2036_7824#" 1.5501
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_2586_6052#" 0.0129556
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3860_2556#" 0.319202
cap "a_773_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0200037
cap "a_n53364_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 4.46448
cap "a_11774_6925#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.535581
cap "m1_n1268_3395#" "a_3926_2530#" 0.104233
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_cdac_sw_buffer_0.x3.A" 0.568618
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0397629
cap "a_4437_6078#" "a_4637_6360#" 1.84901
cap "a_3978_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.314
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2268_n241#" 0.0251516
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 163.55
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_half_1.db<0>" 40.0603
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.0149711
cap "hgu_cdac_half_1.d<4>" "a_n6887_12551#" 0.00835257
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_10023_11664#" 157.196
cap "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 139.37
cap "a_1056_1868#" "a_1222_1868#" 785.621
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.19406
cap "a_4587_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 22.7074
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.588182
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.237167
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 9.21304
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 3.99124
cap "a_n447_11350#" "a_342_11360#" 0.0771193
cap "a_2199_15136#" "a_2308_15136#" 7.07352
cap "a_n1699_7253#" "hgu_cdac_half_1.db<0>" 0.726131
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3978_8513#" 846.313
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_0.x5.X" 236.896
cap "a_18973_6790#" "a_19395_6968#" 0.00286714
cap "a_11740_1179#" "a_11317_1347#" 3.85505
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.79819
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "a_16448_14835#" 0.0339514
cap "a_5380_8487#" "a_5205_6951#" 1.32534e-05
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4922_2883#" 224.856
cap "a_11775_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 3.24047
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 50.1912
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2268_n241#" 0.0188111
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x6.X" 0.0414439
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x4.x25.Q" 1.56381
cap "a_9990_8513#" "a_9677_8487#" 124.312
cap "a_18412_6590#" "a_17068_6564#" 0.00826202
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14967_2556#" 0.0132629
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18224_5316#" 13.4179
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_half_0.d<0>" 0.0649755
cap "hgu_cdac_half_1.d<1>" "a_4029_6052#" 0.0197807
cap "a_4099_1461#" "hgu_sarlogic_flat_0.x4.x24.Q_N" 0.0533393
cap "a_5206_8513#" "a_5111_8513#" 2.76336
cap "a_11720_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 45.1213
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 1011.83
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0344365
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2530_1363#" 0.0109169
cap "hgu_cdac_half_1.d<0>" "a_n4397_8367#" 0.312202
cap "a_12154_8098#" "a_12358_6052#" 0.00125771
cap "a_4893_8487#" "a_4599_8487#" 198.527
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.400105
cap "a_1586_8513#" "a_2036_7824#" 3.51313
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 19.533
cap "a_13182_1868#" "a_13546_2234#" 1.80337
cap "a_13636_1842#" "a_13370_1868#" 0.080689
cap "a_9620_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.000626284
cap "hgu_sarlogic_flat_0.x2.x3.Y" "a_1448_10615#" 0.0488591
cap "a_9990_8513#" "a_9222_7824#" 0.376306
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.394357
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 1.07594
cap "a_n3325_7252#" "hgu_cdac_sw_buffer_3.x11.X" 0.00867349
cap "a_5116_8190#" "a_5183_7798#" 0.946053
cap "a_19576_5676#" "a_18973_5510#" 54.9008
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.730484
cap "a_6817_8879#" "a_6535_6951#" 0.00165213
cap "a_6991_8487#" "a_6990_6925#" 0.259422
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.23936
cap "a_9697_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0313257
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x5.X" 14.9371
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_0.x6.A" 0.0945306
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0443532
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12018_7233#" 1.35998
cap "a_108_11334#" "a_n1149_11335#" 0.121414
cap "a_4143_6951#" "a_4892_6925#" 139.277
cap "a_3977_6951#" "a_5379_6925#" 49.2297
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x1.A" 5.0704
cap "a_12155_7798#" "a_12556_8487#" 1.69106
cap "a_12359_7798#" "a_12069_8487#" 2.68298
cap "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_cdac_half_1.d<2>" 0.194573
cap "a_n1145_2556#" "hgu_sarlogic_flat_0.x4.x5.Q" 0.795291
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0927591
cap "a_14654_7525#" "a_14566_7525#" 2.20314
cap "a_5116_8190#" "hgu_sarlogic_flat_0.x3.x4.X" 1.13894
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9316_6951#" 0.127156
cap "a_10103_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0376486
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53647_7371#" 1.94178
cap "a_4124_6052#" "a_5450_6262#" 0.000469545
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_13761#" 1.1291
cap "a_9463_6052#" "a_9697_6078#" 7.07352
cap "a_n54752_6595#" "a_n55304_6595#" 0.60488
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 3.05427
cap "a_4784_1868#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.200341
cap "a_18679_5284#" "a_18973_4644#" 0.0494487
cap "a_12359_7798#" "a_11856_7798#" 1.87354
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1467.65
cap "a_12155_7798#" "a_12154_8098#" 781.705
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 1.18379
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11561_1179#" 0.0366928
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54567_7371#" 8.5765
cap "a_3929_14512#" "a_3841_14374#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7706_6951#" 0.104803
cap "a_583_1179#" "a_n334_1153#" 188.605
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_12413#" 1.1291
cap "a_n7216_6420#" "a_n7660_7467#" 0.590003
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.176798
cap "hgu_cdac_half_1.db<0>" "a_13370_1868#" 5.94786
cap "a_3841_14098#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.116889
cap "a_n4203_7087#" "a_n3877_7252#" 24.4774
cap "a_10398_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.58274
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5314_6951#" 0.104803
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9698_8190#" 3.71287
cap "a_3448_1868#" "a_3326_3698#" 0.375563
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 0.131684
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x3.A" 0.00930497
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_comp_flat_0.Q" 61.1839
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6086_6951#" 7.4777
cap "a_9096_2150#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0216392
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x33.Q" 46.1762
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 22.815
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 4.09158
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 10.199
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 117.021
cap "a_n7022_10334#" "hgu_cdac_half_1.db<4>" 0.00674821
cap "a_3866_16177#" "a_3954_16039#" 70.3566
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 27.788
cap "a_3302_6444#" "a_2790_6052#" 0.0668742
cap "a_2923_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 1.23935
cap "a_1137_14764#" "a_1836_14758#" 0.245765
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14245_2234#" 0.0560993
cap "hgu_cdac_half_1.d<4>" "a_n2219_8368#" 16.1314
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x3.x5.X" 1.82424
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2926_6078#" 6.30563
cap "a_8909_7798#" "a_9676_6925#" 0.883483
cap "a_9438_1153#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.202058
cap "a_7130_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00013022
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "a_2036_7824#" 0.000590854
cap "a_3448_1868#" "a_4580_1868#" 2.71589
cap "a_3978_2234#" "a_4068_1842#" 0.0668742
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 93.2646
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 163.109
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2808_n935#" 0.00269907
cap "a_n130_1153#" "a_n107_2234#" 0.186138
cap "a_19286_6968#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.00921202
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9379_10322#" 0.0510655
cap "a_15666_5316#" "a_17302_5310#" 0.124974
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17003_5950#" 0.417271
cap "hgu_cdac_half_1.db<3>" "a_n6526_6819#" 0.127469
cap "a_407_11578#" "a_192_10793#" 0.136319
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 47.4689
cap "a_18679_6564#" "a_18973_6790#" 198.527
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0145139
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.521996
cap "a_4978_8098#" "a_5380_8487#" 0.617294
cap "a_13182_1868#" "hgu_cdac_half_1.d<1>" 0.924597
cap "a_4654_1153#" "hgu_cdac_sw_buffer_1.x4.A" 0.0689734
cap "a_615_2556#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.388596
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 1.41302
cap "a_2584_1868#" "hgu_sarlogic_flat_0.x3.x51.CLK" 4.31299
cap "a_n3387_7727#" "hgu_cdac_half_1.db<4>" 223.206
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 12.8819
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 3.13914
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_9962_2883#" 84.6979
cap "hgu_cdac_half_1.db<3>" "hgu_tah_0.tah_vn" 0.0745437
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_14654_8353#" 0.130563
cap "a_16581_5510#" "a_16531_5310#" 0.0121322
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 0.107278
cap "a_7558_1545#" "a_6842_1153#" 1.80337
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14018_1153#" 20.5648
cap "a_7759_1179#" "a_6841_1453#" 45.3026
cap "a_8379_1153#" "a_8281_2708#" 0.0687266
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.107682
cap "a_1164_n241#" "a_1390_n460#" 87.2928
cap "hgu_cdac_half_0.d<1>" "a_3614_1868#" 0.000888543
cap "a_n7766_6446#" "hgu_comp_flat_0.Q" 9.32253
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 229.053
cap "hgu_cdac_half_1.db<3>" "a_n6994_7879#" 0.0747828
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18973_5924#" 0.0773583
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_cdac_half_1.db<1>" 0.0635555
cap "a_n890_2234#" "a_n1170_1868#" 149.675
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_3058_6262#" 0.0357833
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x4.x14.X" 110.083
cap "a_5380_8487#" "a_5315_8513#" 0.0419646
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x28.Q" 38.503
cap "a_4398_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.0216
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 6.84514
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17068_4644#" 11.0524
cap "a_8398_1868#" "a_9438_1153#" 0.875049
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5206_8513#" 0.503906
cap "a_879_11334#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.000139766
cap "hgu_tah_0.sw" "a_1945_11268#" 123.471
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54754_7657#" 26.7222
cap "a_7772_8487#" "a_7771_6925#" 2.37166
cap "m1_n1268_3183#" "hgu_cdac_half_1.db<1>" 32.9662
cap "a_1161_10641#" "hgu_sarlogic_flat_0.x1.x8.S" 0.415596
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 46.7232
cap "a_18224_6596#" "a_18679_6564#" 153.051
cap "a_18058_6596#" "a_18505_6590#" 139.612
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.38298
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 1.3155
cap "a_18679_5924#" "a_18505_5310#" 0.0365823
cap "a_12280_2883#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.573634
cap "a_18224_4670#" "a_18923_4952#" 0.245765
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0417479
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 0.0137692
cap "m1_n1268_3183#" "a_8710_2530#" 0.226118
cap "m1_n1268_3395#" "a_9708_2883#" 0.104233
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6704_2150#" 0.00360712
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n782_1868#" 0.393963
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_19460_5284#" 4.74281
cap "a_17068_4644#" "a_16581_4644#" 272.159
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" "hgu_tah_0.tah_vn" 442.206
cap "a_n6959_13485#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.852074
cap "hgu_tah_0.sw_n" "a_1752_8513#" 0.0166734
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n55304_8227#" 3.42994
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_3595_1153#" 0.323325
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_16041_12401#" 1.11118
cap "a_2521_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.153057
cap "a_3448_1868#" "a_4212_1868#" 1.34244
cap "a_18058_5316#" "a_17302_5310#" 0.0405978
cap "a_4679_6052#" "a_4598_6925#" 0.0418328
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.105255
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_1637_6052#" 0.0173732
cap "a_n53647_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0328849
cap "a_19460_6564#" "a_19576_6956#" 39.6993
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 2.00704
cap "hgu_cdac_half_1.d<0>" "a_3058_6262#" 0.0242391
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x7.X" 0.0928173
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 72.9218
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0195818
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_2501_8487#" 0.467393
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_2988_8487#" 0.0530144
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9464_7798#" 28.7228
cap "a_10235_8008#" "a_9762_8098#" 155.321
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.060285
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_cdac_half_1.db<1>" 0.0303491
cap "a_1105_2708#" "hgu_sarlogic_flat_0.x3.x30.Q" 318.317
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_9464_7798#" 1.14701
cap "hgu_cdac_sw_buffer_0.x5.X" "a_n1190_n245#" 0.00794062
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16894_5688#" 0.11791
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12627_8008#" 317.022
cap "a_7030_8106#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.020178
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4913_6444#" 0.0412072
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_2199_15136#" 6.20769
cap "m1_n1268_3183#" "hgu_cdac_half_1.d<1>" 33.0853
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17068_5284#" 0.0887895
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_1.x6.X" 170.219
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14726_7939#" 0.106635
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x4.x29.Q" 251.123
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11319_6951#" 0.0379485
cap "hgu_cdac_sw_buffer_2.x11.A" "hgu_cdac_half_1.db<1>" 1.13766
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x8.S" 35.7862
cap "a_5183_7798#" "a_4892_6925#" 1.40342
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x1.x8.S" 0.172804
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n54284_7835#" 0.24182
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 304.37
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6535_6951#" 346.216
cap "a_4437_6078#" "a_4598_6925#" 1.39504
cap "a_4124_6052#" "a_4424_7317#" 0.0389762
cap "a_3165_1868#" "a_2444_2136#" 96.7371
cap "a_12287_8513#" "a_11915_8513#" 0.333727
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 35.0811
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.01517
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1942_n460#" 2.46088
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.00204549
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 137.255
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00418297
cap "a_n4203_7087#" "hgu_sarlogic_flat_0.x4.x21.Q" 2.05116
cap "a_9760_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0529622
cap "a_15832_5950#" "a_16427_5950#" 1.18465
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_14490_1363#" 0.715059
cap "a_2398_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 32.133
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_6841_1453#" 0.277081
cap "a_18224_6596#" "a_18589_6590#" 0.0445002
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0163078
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x36.Q" 786.477
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.11064
cap "a_6_1179#" "a_52_2136#" 0.0165057
cap "a_3408_9386#" "a_3309_9708#" 1.33615
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.0242155
cap "a_14566_7801#" "a_14654_7939#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4892_6925#" 111.721
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 96.5751
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x30.Q" 33.4405
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.0139524
cap "a_9620_2136#" "a_9461_2234#" 207.493
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 39.3712
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_3326_3698#" 0.0451993
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 0.983413
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 7.07007
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_8762_8513#" 0.0198857
cap "hgu_sarlogic_flat_0.x5.x2.x2.floating" "a_20768_8628#" 1.19161
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.0663939
cap "a_n447_11350#" "hgu_cdac_half_1.d<1>" 0.00903143
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_15953_11987#" 2.77871
cap "a_3926_2530#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00414616
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x3.x5.X" 0.127861
cap "a_n6526_6819#" "hgu_cdac_half_1.d<2>" 0.0466765
cap "a_11205_6052#" "a_11613_6078#" 0.603924
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11855_6052#" 0.287765
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0740853
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14222_1153#" 3.67774
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.0695587
cap "a_16197_6590#" "a_15666_6596#" 1.80337
cap "a_4438_7824#" "a_4143_6951#" 0.49024
cap "m1_n1268_3183#" "a_n335_1453#" 0.00676899
cap "a_19191_5632#" "a_18973_5510#" 0.37344
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_2988_8487#" 0.0762304
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_2501_8487#" 0.1723
cap "a_12089_6444#" "hgu_sarlogic_flat_0.x3.x4.X" 0.431737
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_2.x11.A" 0.132859
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "a_138_1363#" 0.0507774
cap "a_15832_4670#" "a_17775_4670#" 0.0076966
cap "a_8678_2234#" "a_8786_1868#" 8.06792
cap "a_9901_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 4.73083
cap "a_10279_6951#" "a_9967_7798#" 0.00548025
cap "a_3499_1331#" "a_1516_1179#" 0.00612053
cap "a_2544_n241#" "hgu_cdac_sw_buffer_1.x11.VPWR" 201.159
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x2.X" 1.44024
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_sw_buffer_0.x1.X" 17.2878
cap "a_n638_n245#" "a_n770_1179#" 0.00393449
cap "hgu_cdac_half_1.db<0>" "a_13067_1331#" 81.8949
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x4.x21.Q_N" 17.1934
cap "a_9221_6078#" "a_10180_6360#" 0.0121322
cap "hgu_cdac_half_1.d<2>" "a_n6994_7879#" 0.0215635
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 5.78093
cap "a_6604_1868#" "a_6972_1868#" 0.333727
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16287_6564#" 1.03423
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.114419
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 5.09349
cap "a_342_11360#" "hgu_sarlogic_flat_0.x1.x9.Y" 0.369775
cap "a_3302_6444#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00171649
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.00641753
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x4.x9.X" 17.2598
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x22.X" 0.0205716
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 185.329
cap "hgu_cdac_half_0.db<1>" "a_11317_1347#" 0.0723091
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x1.x8.S" 5.15051
cap "a_11853_2234#" "a_12098_2883#" 1.81443
cap "hgu_cdac_half_1.d<3>" "a_n7022_10610#" 0.0664288
cap "hgu_tah_0.sw" "a_1586_8513#" 0.00430811
cap "a_16752_4952#" "a_16287_4644#" 0.946053
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4836_2136#" 2.17852
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x11.X" 0.0252846
cap "a_5166_1545#" "a_5367_1179#" 0.898742
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x12.X" 0.0647258
cap "a_7772_8487#" "a_6830_7824#" 1.60951
cap "a_7370_8098#" "a_9763_7798#" 0.00290076
cap "a_8478_6951#" "a_7371_7798#" 0.471572
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7843_8008#" 0.0845853
cap "a_n1287_2708#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 87.6293
cap "a_20167_6606#" "a_19460_5924#" 0.356169
cap "a_6925_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.284288
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_5315_8513#" 0.0664229
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_4836_2136#" 0.00702789
cap "hgu_cdac_half_1.db<2>" "a_n2025_7088#" 0.0150661
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1836_14758#" 11.2488
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x3.x5.X" 0.639784
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5694_6444#" 4.36271
cap "a_7842_6262#" "a_8288_6078#" 36.6828
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 13.458
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.193389
cap "hgu_tah_0.vip" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 463.701
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16581_5510#" 0.0829359
cap "hgu_cdac_half_0.d<0>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.032027
cap "hgu_tah_0.sw" "a_1123_11726#" 0.166378
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x5.x1[6].Q" 43.5433
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_cdac_half_0.d<0>" 0.212665
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 17.5606
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 1011.83
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 0.461724
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_13347#" 0.133615
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_6830_7824#" 0.017397
cap "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_cdac_half_1.d<6>" 0.106387
cap "a_8479_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 16.9041
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_13207_2883#" 0.863679
cap "a_13163_1153#" "a_11084_1179#" 0.00512572
cap "a_11966_1179#" "a_11317_1347#" 3.15823
cap "a_2530_1363#" "a_2532_2883#" 0.00157176
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 3.02392
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_15832_6596#" 160.829
cap "a_14018_1153#" "a_13930_1842#" 0.389412
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2988_8487#" 5.69945
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6_1179#" 0.24499
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 348.094
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x51.CLK" 44.931
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_half_0.db<1>" 0.550143
cap "a_6956_1179#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.524014
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n572_1868#" 1.20024
cap "a_11614_7824#" "a_11814_8106#" 1.84901
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.129132
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x51.Q" 27.8917
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16113_11849#" 38.0397
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0236213
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_cdac_sw_buffer_0.x6.A" 0.0573286
cap "a_4437_6078#" "a_4029_6052#" 0.603924
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 178.299
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7314_1363#" 4.2872
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6286_2234#" 2.99113
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 561.406
cap "a_12870_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0508714
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.146407
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7046_1153#" 0.180581
cap "a_11205_6052#" "a_11301_7798#" 0.0297321
cap "a_5840_1868#" "a_8586_1868#" 0.00474309
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x5.Q" 29.4256
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x5.X" 0.0299568
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00319496
cap "a_n3877_7252#" "hgu_cdac_sw_buffer_3.x4.X" 1.78194
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.0163078
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_0.db<0>" 0.466912
cap "a_3595_1153#" "a_3614_1868#" 0.490884
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 5.52759
cap "a_3894_2234#" "a_4141_1347#" 0.049645
cap "a_4362_1842#" "a_3908_1179#" 0.0373688
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.x3.X" 100.806
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11775_8487#" 0.944798
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x2.X" 53.864
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 597.089
cap "a_13016_1868#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.597133
cap "a_6724_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 5.4063
cap "a_n964_n464#" "a_n1240_n1104#" 1.79489
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 16.1348
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 92.8353
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_11861#" 1.68316
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 42.9221
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2058_1153#" 20.7087
cap "a_9233_1453#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0288925
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18505_6316#" 4.39504
cap "a_n1170_1868#" "a_1056_1868#" 0.0157596
cap "a_13636_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.00874349
cap "hgu_sarlogic_flat_0.x1.x27.Q_N" "a_n1149_11676#" 0.464283
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x6.A1" 1720.76
cap "hgu_cdac_sw_buffer_0.x6.A" "a_10624_1868#" 0.0278414
cap "a_1146_7824#" "a_2036_7824#" 0.27615
cap "a_11301_7798#" "a_10681_7824#" 0.00826202
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10180_6360#" 0.0421534
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "a_n7047_14175#" 1.78728
cap "a_10771_1153#" "a_10673_2708#" 0.0687266
cap "hgu_cdac_half_1.d<0>" "a_16113_5036#" 0.527528
cap "a_16531_4952#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.193064
cap "hgu_comp_flat_0.RS_p" "hgu_sarlogic_flat_0.x3.x6.A" 75.9105
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9706_1363#" 4.30084
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x9.X" 0.0131221
cap "a_747_11682#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.68855
cap "a_n6887_14037#" "hgu_cdac_half_1.d<2>" 0.0101408
cap "a_12098_2883#" "hgu_sarlogic_flat_0.x4.x17.X" 0.137032
cap "a_8398_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.00689275
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0643843
cap "a_17068_5924#" "a_18505_6316#" 0.00798209
cap "a_18412_5310#" "a_17068_5284#" 0.00826202
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_n424_3698#" 1.44779
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 33.4469
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 595.153
cap "a_12358_6052#" "a_12555_6925#" 0.252137
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x3.x51.Q" 85.4564
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 19.4496
cap "a_15666_5950#" "a_16287_6564#" 0.0447231
cap "a_3908_1179#" "a_4014_1179#" 52.6208
cap "a_n3049_7252#" "a_n3325_7252#" 0.529752
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0768954
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n4397_8367#" 0.0855305
cap "a_15125_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "hgu_tah_0.sw_n" "a_n6934_15288#" 0.148674
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 25.8584
cap "hgu_cdac_sw_buffer_0.x5.A" "a_190_n245#" 0.171237
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x6.A" 32.6528
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 339.951
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.362389
cap "a_1863_9386#" "a_1752_8513#" 2.58446
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n2219_8368#" 0.0134229
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_11719_6078#" 2.41795
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_7046_1153#" 0.0880574
cap "a_13428_2556#" "hgu_sarlogic_flat_0.x4.x18.X" 0.235453
cap "a_n53930_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.120042
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 0.490463
cap "a_4438_7824#" "a_5183_7798#" 198.527
cap "a_12069_8487#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0218098
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_0.x3.A" 0.223496
cap "a_9233_1453#" "a_10675_1331#" 1.01101
cap "a_12098_1363#" "a_12012_2136#" 0.000452706
cap "a_11830_1153#" "a_11853_2234#" 0.186138
cap "a_10163_6925#" "a_9762_8098#" 0.377816
cap "a_2774_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.521501
cap "a_6318_2530#" "a_5987_1153#" 0.00567281
cap "a_16020_5950#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0477195
cap "a_8586_1868#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.581761
cap "a_16894_5950#" "a_15832_6596#" 0.0812733
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_9676_6925#" 0.00828091
cap "hgu_cdac_half_1.d<3>" "a_n7047_12689#" 0.0690466
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17003_5688#" 0.0787817
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 3.21087
cap "a_17068_5284#" "a_19286_5688#" 0.00185744
cap "a_n2219_8368#" "hgu_cdac_sw_buffer_2.x1.A" 5.0704
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 2.71456
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.CLK" 1853.66
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 112.294
cap "a_14222_1153#" "a_13930_1842#" 2.51067
cap "a_8398_1868#" "a_8762_2234#" 1.80337
cap "a_8852_1842#" "a_8586_1868#" 0.080689
cap "hgu_cdac_sw_buffer_0.x4.A" "a_190_n245#" 32.6265
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0186574
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 82.4733
cap "a_12155_7798#" "a_12555_6925#" 0.793816
cap "a_9620_2136#" "a_9438_1153#" 0.425504
cap "a_13953_1179#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.168306
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3378_9360#" 433.787
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3497_2708#" 0.287227
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 1194.54
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_4892_6925#" 5.52759
cap "a_15832_6596#" "a_15666_5950#" 0.138832
cap "a_15666_6596#" "a_15832_5950#" 0.138832
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.104997
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9169_1179#" 0.0811697
cap "a_3639_2883#" "hgu_sarlogic_flat_0.x4.x24.Q" 1.0471
cap "hgu_cdac_sw_buffer_1.x9.X" "a_466_n245#" 18.2227
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000728481
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0158159
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_12154_6052#" 0.263069
cap "a_9438_1153#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00992074
cap "a_16799_5950#" "a_16894_5950#" 2.76336
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.0231664
cap "a_11684_7317#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.848035
cap "a_n53647_7835#" "a_n53834_7657#" 159.568
cap "a_n53551_7657#" "a_n53930_7835#" 0.708901
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7071_6052#" 1.80206
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x29.Q" 27.8854
cap "a_n335_1453#" "a_n130_1153#" 150.434
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 37.6309
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.40777
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16894_5950#" 0.662455
cap "a_2268_n241#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "a_4893_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 0.458856
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 341.368
cap "a_7285_8487#" "a_8928_8513#" 0.155205
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13582_1179#" 0.0525306
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x8.S" 0.0396953
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_10815_2883#" 0.863679
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_8761_6951#" 0.278102
cap "a_12671_6951#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 3.41106
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9371_1545#" 3.34163
cap "a_9966_6052#" "a_10234_6262#" 205.485
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.107278
cap "a_16799_5950#" "a_15666_5950#" 0.256334
cap "a_16221_5950#" "a_15832_5950#" 1.16467
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 3.16431
cap "a_n55304_6595#" "a_n55304_8227#" 1.01947
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 215.929
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_cdac_sw_buffer_0.x3.A" 0.540199
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13476_1179#" 0.0132328
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4679_6052#" 1.09008
cap "a_3314_11664#" "a_1945_11268#" 0.0878784
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x4.x28.Q" 3.56125
cap "a_n55204_7835#" "a_n55304_8227#" 4.1557
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_2.x12.X" 0.000228781
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x4.X" 0.939395
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x4.A" 5.0369
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2206_n1100#" 0.0338518
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15666_5950#" 276.175
cap "a_14746_2883#" "a_14960_2883#" 5.57222
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 726.324
cap "a_n876_1179#" "a_n1170_1868#" 0.238048
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.0790112
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6842_1153#" 0.00929086
cap "a_5116_8190#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.611143
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_0.x6.X" 1.50323
cap "a_17068_5924#" "a_16894_5950#" 196.703
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.091591
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6887_12551#" 0.457983
cap "a_2607_14758#" "a_971_14764#" 0.124974
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_11613_6078#" 0.0936655
cap "a_18412_5310#" "a_16581_5510#" 0.0326841
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0278513
cap "a_4124_6052#" "hgu_cdac_half_1.db<0>" 0.0441938
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 8326.29
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 0.205668
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_sarlogic_flat_0.x4.x21.Q" 2.34413
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.21407
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10675_1331#" 3.45933
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14329_2234#" 0.466705
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54850_7835#" 2.04343
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0403763
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x1.x8.S" 0.016728
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_1752_8513#" 0.000204684
cap "a_3908_1179#" "a_5987_1153#" 0.00307543
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10710_13960#" 0.080526
cap "a_4141_1347#" "a_4790_1179#" 3.15823
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.0874858
cap "a_9404_12125#" "a_9332_12125#" 2.2654
cap "a_1502_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00819785
cap "a_9761_6352#" "a_11205_6052#" 0.683305
cap "hgu_tah_0.sw_n" "a_1382_10641#" 0.315709
cap "a_n6526_6819#" "hgu_cdac_half_1.d<6>" 0.0724796
cap "a_16581_5924#" "a_15832_5950#" 139.387
cap "a_17068_5924#" "a_15666_5950#" 49.2297
cap "a_5380_8487#" "a_4892_6925#" 0.000107966
cap "hgu_sarlogic_flat_0.x4.x2.A" "a_n424_3698#" 618.781
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.274824
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 6.83655
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_583_1179#" 0.060853
cap "a_9234_1153#" "hgu_cdac_half_0.d<1>" 0.0534804
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53364_7371#" 0.00213892
cap "a_4599_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0588523
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 248.269
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n386_1545#" 1.67064
cap "a_0_1868#" "a_n107_2234#" 7.07352
cap "a_2141_8513#" "a_2033_8879#" 8.11912
cap "a_1056_1868#" "a_52_2136#" 0.685667
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53364_7371#" 5.09709e-18
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 2.02833
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5318_6078#" 0.44151
cap "a_n7678_6901#" "a_n7390_7871#" 0.00157611
cap "a_4654_1153#" "hgu_cdac_half_0.d<0>" 0.0393766
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 202.14
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0199241
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x4.x17.X" 0.180581
cap "a_9221_6078#" "a_9901_6078#" 0.37344
cap "a_n86_n245#" "hgu_cdac_sw_buffer_0.x6.A" 0.150211
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.750593
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.113515
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.705224
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.db<0>" 0.00390151
cap "a_8283_1331#" "a_8281_2708#" 0.100453
cap "hgu_cdac_half_1.d<6>" "a_n6994_7879#" 0.0431361
cap "a_13182_1868#" "a_14018_1153#" 0.127485
cap "a_13636_1842#" "a_14017_1453#" 0.450889
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12069_8487#" 3.02179
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 36.9819
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4679_6052#" 160.251
cap "a_16287_5284#" "a_15832_5950#" 0.0236887
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.00900828
cap "a_3518_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.44434
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_4068_1842#" 0.0269701
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 1.17616
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_1105_2708#" 4.86596
cap "hgu_cdac_half_0.db<1>" "a_13462_2234#" 0.000195011
cap "hgu_cdac_half_0.db<0>" "a_13930_1842#" 0.0165676
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7570_2556#" 0.232446
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x11.X" 9.22675
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3499_1331#" 0.0249548
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 182.21
cap "hgu_cdac_sw_buffer_1.x3.A" "a_10675_1331#" 0.037392
cap "a_11625_1453#" "a_12012_2136#" 1.64589
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19460_5924#" 0.100051
cap "a_4654_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.245669
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_9989_6951#" 0.0517822
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9464_7798#" 7.31308
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 22264.9
cap "a_7260_1461#" "a_6841_1453#" 0.245765
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0343443
cap "a_6979_1545#" "a_6842_1153#" 9.07266
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.228297
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.516727
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.0102881
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "a_n7047_13899#" 4.09158
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 55.8399
cap "hgu_sarlogic_flat_0.x4.x12.X" "hgu_sarlogic_flat_0.x3.x36.Q" 9.0314
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2841
cap "a_13462_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0895048
cap "a_8398_1868#" "a_8996_1868#" 0.0603549
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_1.x5.X" 24.1357
cap "a_9404_12125#" "a_9244_11987#" 38.8042
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x30.Q_N" 1.14207
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2680.03
cap "a_7789_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00690951
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_140_2883#" 0.00979392
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1196_n1740#" 0.277547
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1247_2883#" 1.04653
cap "a_4544_7824#" "a_4424_7317#" 0.011182
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4437_6078#" 92.8002
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 27.7751
cap "a_n148_n1104#" "a_454_n939#" 15.1052
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11319_6951#" 0.0152866
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8678_2234#" 8.8422
cap "a_12490_6951#" "a_12068_6925#" 0.00286714
cap "a_9328_7824#" "a_9464_7798#" 28.1914
cap "a_15125_1868#" "a_14017_1453#" 0.662528
cap "hgu_comp_flat_0.RS_p" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 536.033
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.db<0>" 0.077907
cap "a_18679_5924#" "a_18973_6790#" 0.0494487
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13880_2150#" 1.37535
cap "a_5182_6052#" "a_5896_6078#" 0.0698533
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x3.x27.Q" 3.76115
cap "a_11709_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.4382
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.282161
cap "hgu_cdac_sw_buffer_1.x9.A" "a_9233_1453#" 0.16581
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0033054
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1056_1868#" 0.0246845
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2532_2883#" 0.133915
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x5.A" 0.028113
cap "hgu_cdac_half_1.db<0>" "a_14017_1453#" 0.00118043
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x31.Q_N" 452.591
cap "a_6604_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 38.8238
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1.31503
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4836_2136#" 128.7
cap "hgu_tah_0.sw_n" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 1357.97
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x33.Q_N" 3.95459
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.235079
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 1.13092
cap "a_9900_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.730367
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_1454_6950#" 0.0052971
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_66_11360#" 0.373686
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "a_20768_8628#" 0.526623
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x3.X" 0.658088
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x3.x4.X" 0.00651244
cap "a_10163_6925#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0258779
cap "a_8086_6078#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.00327295
cap "a_3518_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 2.10274
cap "a_7370_6052#" "a_6421_6052#" 0.103437
cap "a_9966_6052#" "a_8927_6951#" 1.53521
cap "a_8908_6052#" "a_10234_6262#" 0.000469545
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1472.84
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.146063
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1247_2556#" 1.79644
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x3.x51.CLK" 66.0829
cap "a_6829_6078#" "a_6936_7824#" 0.00837873
cap "a_n54752_8227#" "a_n54567_7835#" 4.4919
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54471_7657#" 9.04681
cap "a_18058_6596#" "a_18505_6316#" 0.0812733
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1056_1868#" 0.0316989
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10341_1868#" 28.5949
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x4.A" 0.0190444
cap "a_16581_5924#" "a_17302_6232#" 1.84901
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 20.1676
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.313563
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.148166
cap "m1_n1268_3183#" "a_14018_1153#" 0.00115803
cap "a_4001_13960#" "a_3929_14098#" 2.2654
cap "a_825_11360#" "a_n134_11726#" 0.0121322
cap "a_11853_2234#" "a_13016_1868#" 0.075637
cap "a_9761_6352#" "a_9676_6925#" 0.531959
cap "a_9901_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.332506
cap "a_n7047_13623#" "a_n7047_13899#" 31.6127
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n3387_7727#" 210.514
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15666_5316#" 270.935
cap "a_11488_2150#" "a_11538_1842#" 0.0121322
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_cdac_half_1.d<2>" 0.0839098
cap "a_11830_1153#" "hgu_cdac_half_0.d<1>" 0.0446413
cap "a_17068_5284#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 123.549
cap "a_11153_6951#" "a_12286_6951#" 0.256334
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x6.X" 0.00300338
cap "a_3058_6262#" "a_3504_6078#" 36.6828
cap "a_n6887_14037#" "a_n6959_14175#" 2.2654
cap "a_7575_7798#" "a_7772_8487#" 0.443727
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x13.X" 0.0972275
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6286_2234#" 0.00818229
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10710_14512#" 32.0043
cap "hgu_cdac_half_1.d<0>" "a_n134_11726#" 0.00770866
cap "a_3004_6360#" "a_2585_6352#" 0.245765
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_6460_1842#" 0.0269701
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7022_10610#" 0.741363
cap "a_n876_1179#" "a_52_2136#" 2.19298
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.d<5>" 17.9444
cap "a_1942_n460#" "hgu_cdac_half_0.d<1>" 0.29611
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x5.X" 0.0451208
cap "a_n572_1868#" "a_n204_1868#" 0.333727
cap "hgu_cdac_sw_buffer_1.x1.A" "a_2820_n241#" 0.00423163
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.200019
cap "a_10680_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 31.9828
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 404.546
cap "a_140_2883#" "a_138_1363#" 0.00157176
cap "a_16894_6968#" "a_17184_6956#" 28.1914
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_7570_2883#" 0.161857
cap "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_cdac_half_1.db<4>" 1.43753
cap "a_12358_6052#" "a_12153_6352#" 152.989
cap "a_13182_1868#" "a_14222_1153#" 0.875049
cap "a_6300_1179#" "a_6841_1453#" 137.769
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.00440106
cap "a_15666_5316#" "a_16581_4644#" 0.0863375
cap "a_n1190_n245#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 205.904
cap "a_6925_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0845843
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x3.x30.Q" 9.66727
cap "a_4362_1842#" "a_4922_2883#" 2.62966
cap "a_2444_2136#" "a_3614_1868#" 0.280073
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x3.x4.X" 21.0783
cap "a_18679_4644#" "a_18505_5036#" 205.485
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_1.x9.A" 0.191708
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.83097
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.00869456
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9989_6951#" 180.461
cap "a_n334_1153#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.758738
cap "a_3314_11461#" "hgu_tah_0.sw" 0.000820193
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x8.S" 0.016728
cap "a_3518_9386#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0961663
cap "a_10978_1868#" "a_11154_2234#" 0.898742
cap "a_3000_2883#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.538061
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.213299
cap "a_17775_5950#" "a_18058_5950#" 0.818116
cap "a_4331_6951#" "a_4424_7317#" 36.6828
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 1.4931
cap "a_7684_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.192435
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5064_8795#" 0.00143421
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5284#" 830.419
cap "a_9620_2136#" "hgu_cdac_sw_buffer_1.x4.A" 0.0247092
cap "a_8586_1868#" "hgu_sarlogic_flat_0.x4.x14.X" 0.607391
cap "a_16088_10322#" "a_16088_10598#" 31.6127
cap "a_16894_6968#" "a_16287_6564#" 1.87354
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.0706126
cap "a_13370_1868#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0093301
cap "a_15953_12263#" "a_16041_12263#" 2.2654
cap "a_6533_1347#" "hgu_cdac_half_0.db<1>" 0.0723091
cap "a_12870_6444#" "a_12358_6052#" 0.0668742
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9096_2150#" 9.84049
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 5791.53
cap "a_13930_1842#" "a_14329_2234#" 0.940588
cap "a_13462_2234#" "a_13780_1868#" 24.999
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_11999#" 1.29601
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18058_5316#" 270.097
cap "a_18679_5924#" "a_19286_5950#" 1.87354
cap "a_12155_7798#" "a_12153_6352#" 0.702104
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0587703
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0610944
cap "a_7284_6925#" "a_9382_6925#" 0.0452705
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x1.X" 59.4142
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x22.X" 0.0996422
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8883_1461#" 2.78779
cap "a_12733_1868#" "a_13016_1868#" 1.1093
cap "a_12152_1868#" "a_11960_1868#" 0.0419326
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x27.Q_N" 177.677
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_10234_6262#" 0.0498461
cap "hgu_cdac_half_0.d<1>" "a_5891_1331#" 0.0200869
cap "a_n6887_13485#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 3.03926
cap "a_4976_1868#" "a_4922_2883#" 0.019156
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15832_4670#" 14.718
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" "a_16448_14835#" 10.4149
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x3.A" 6667.43
cap "a_11613_6078#" "a_12154_8098#" 0.00019266
cap "a_4141_1347#" "hgu_cdac_sw_buffer_0.x5.A" 0.0924132
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 4130.87
cap "hgu_tah_0.sw" "a_1325_11738#" 5.85228
cap "a_9383_8487#" "a_9895_8513#" 0.97482
cap "hgu_cdac_sw_buffer_1.x12.X" "a_2268_n241#" 2.5343
cap "a_4438_7824#" "a_5380_8487#" 1.60951
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 6.46897
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0321485
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6724_8513#" 0.229554
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_13263_8513#" 2.61522
cap "hgu_cdac_sw_buffer_2.x9.X" "a_n2773_7252#" 28.033
cap "a_n2785_7946#" "hgu_sarlogic_flat_0.x4.x29.Q" 1.00554
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19191_5950#" 0.245293
cap "a_11720_7824#" "a_11856_7798#" 28.1914
cap "a_n595_7253#" "hgu_sarlogic_flat_0.x4.x28.Q" 205.601
cap "a_7130_6951#" "a_7502_6951#" 0.333727
cap "a_5064_8795#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.00301056
cap "a_4843_8795#" "a_3978_8513#" 2.75572
cap "a_13016_1868#" "hgu_sarlogic_flat_0.x4.x17.X" 2.95487
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3050_3698#" 19.1573
cap "a_9574_1179#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0872266
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8288_6078#" 0.086767
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_16113_5310#" 0.0221292
cap "hgu_sarlogic_flat_0.x5.x1[4].Q_N" "a_16581_5510#" 5.52759
cap "a_16113_5036#" "a_16287_4644#" 205.485
cap "a_16581_4644#" "a_15832_4670#" 139.351
cap "a_15832_6596#" "a_16894_6968#" 136.672
cap "a_15666_6596#" "a_17775_6606#" 0.103437
cap "a_19576_5950#" "a_19286_5950#" 28.1914
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n876_1179#" 2.13704
cap "hgu_tah_0.sw" "a_1325_14758#" 0.429377
cap "a_11300_6052#" "a_12089_6078#" 0.0419646
cap "a_8908_6052#" "a_8927_6951#" 0.373065
cap "a_9221_6078#" "a_8761_6951#" 0.188965
cap "a_4141_1347#" "hgu_cdac_sw_buffer_0.x4.A" 0.160699
cap "a_11320_8513#" "a_11153_6951#" 0.903643
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_half_0.db<1>" 0.550143
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17775_5950#" 43.3451
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 449.644
cap "a_9291_10736#" "hgu_sarlogic_flat_0.x1.x8.S" 0.069602
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18923_6590#" 2.91531
cap "a_n1749_7728#" "hgu_cdac_sw_buffer_2.x4.X" 25.4201
cap "a_12155_7798#" "a_12294_7824#" 0.256334
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.214934
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53834_7657#" 6.08547
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 2109.48
cap "a_13182_1868#" "hgu_cdac_half_0.db<0>" 0.0184057
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0903648
cap "a_n7022_15702#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.328119
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x4.x29.Q" 0.501801
cap "a_18973_6790#" "a_18973_5924#" 10.6184
cap "a_16287_5284#" "a_16287_4644#" 9.4727
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6723_6951#" 6.20654
cap "a_6516_6052#" "hgu_cdac_half_1.db<1>" 0.0298585
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x3.x51.Q" 8.84276
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4144_8513#" 1.49238
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 370.892
cap "hgu_tah_0.sw_n" "a_407_11578#" 17.2935
cap "a_3908_1179#" "hgu_cdac_sw_buffer_1.x5.A" 0.0620758
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 0.484498
cap "a_4978_6052#" "a_6829_6078#" 0.315928
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5205_6951#" 0.00760711
cap "a_4977_6352#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.386231
cap "a_3614_1868#" "a_4836_2136#" 49.3794
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2195_1545#" 3.38487
cap "a_13880_2150#" "a_13930_1842#" 0.0121322
cap "a_8379_1153#" "a_8798_1179#" 38.2644
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_4892_6925#" 0.0018238
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4580_1868#" 0.61337
cap "hgu_cdac_half_1.db<0>" "a_n424_3698#" 0.942239
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16894_6968#" 2.13241
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_17775_6606#" 0.116266
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 163.531
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16427_4670#" 20.7188
cap "hgu_cdac_half_1.d<1>" "a_12269_2150#" 0.0211533
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n54284_7835#" 0.0718148
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_3326_3698#" 0.0946586
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6842_1153#" 0.00243528
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_12689#" 0.227678
cap "a_1586_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.00660984
cap "a_7842_6262#" "a_9221_6078#" 0.00605637
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0574704
cap "a_16894_4670#" "hgu_cdac_half_1.d<0>" 0.0512004
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.d<2>" 0.43862
cap "a_9292_7317#" "a_9115_6951#" 0.893863
cap "a_2489_15124#" "a_1886_14958#" 55.1903
cap "a_11614_7824#" "a_12069_8487#" 0.0567435
cap "a_17068_5924#" "a_16894_6968#" 0.0577266
cap "a_13163_1153#" "hgu_sarlogic_flat_0.x3.x66.CLK" 5.07639
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n53010_7683#" 9.89307
cap "a_5183_7798#" "a_4893_8487#" 2.68298
cap "a_3866_16177#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 8.32117
cap "a_18224_4670#" "a_18589_5036#" 0.0445002
cap "a_1502_2234#" "a_1222_1868#" 149.675
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 1.9203
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x4.x23.Q" 1.46942
cap "a_11853_2234#" "hgu_cdac_sw_buffer_0.x5.A" 0.000665994
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_sarlogic_flat_0.x4.x5.Q_N" 5.38572
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6394_1868#" 0.379031
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.d<1>" 6.44219
cap "hgu_cdac_half_1.d<1>" "a_6516_6052#" 0.0939045
cap "a_11154_8513#" "a_12240_8795#" 9.07266
cap "a_11614_7824#" "a_11856_7798#" 123.893
cap "a_11301_7798#" "a_12154_8098#" 26.4404
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19144_4952#" 0.126113
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6936_7824#" 0.409312
cap "a_17003_4670#" "a_17184_4670#" 0.0411078
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_1676_1842#" 0.0198114
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2036_7824#" 40.7369
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.00863708
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0122268
cap "a_18819_6956#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.00915773
cap "a_6533_1347#" "a_4449_1453#" 0.0596228
cap "a_9146_1842#" "a_9096_2150#" 0.0121322
cap "a_8398_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.0257717
cap "a_6300_1179#" "a_4450_1153#" 0.00455589
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "a_n134_11726#" 0.170555
cap "a_11507_6951#" "a_9676_6925#" 0.0341697
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4893_8487#" 101.197
cap "a_n7022_10886#" "hgu_cdac_half_1.d<3>" 0.0166424
cap "a_9463_6052#" "a_9697_6444#" 9.75667
cap "a_342_11726#" "a_108_11334#" 7.07352
cap "a_4978_6052#" "a_5115_6444#" 9.07266
cap "a_2104_15080#" "a_971_14764#" 0.256334
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6841_1453#" 712.219
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n424_3698#" 0.23689
cap "a_3448_1868#" "a_1056_1868#" 0.0163442
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_1.x11.X" 0.00328728
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.00231859
cap "hgu_cdac_half_0.d<1>" "a_13016_1868#" 0.000934109
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0693313
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_8927_6951#" 0.00730803
cap "a_11853_2234#" "hgu_cdac_sw_buffer_0.x4.A" 0.00083683
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.0175809
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 6.68098
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.00303537
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "a_16041_12401#" 0.852074
cap "a_5110_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.11881
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x3.A0" 2.59502
cap "a_1732_6052#" "a_3058_6262#" 0.000469545
cap "a_3954_15763#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 19.4496
cap "a_2814_8513#" "a_1586_8513#" 33.3645
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 44.4344
cap "a_3326_3698#" "hgu_sarlogic_flat_0.x4.x27.X" 235.99
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1676_1842#" 5.83332
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "a_7368_1868#" 4.31299
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_half_1.db<0>" 32.3262
cap "a_11244_1842#" "a_11102_2530#" 0.0876016
cap "hgu_cdac_sw_buffer_1.x6.A" "a_10675_1331#" 0.0268185
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x3.x51.CLK" 1.33132
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.x3.x66.CLK" 453.564
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x3.x63.CLK" 6.07631
cap "a_9461_2234#" "a_9545_2234#" 8.57416
cap "m1_n1268_3183#" "a_2058_1153#" 0.00115803
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9221_6078#" 0.064083
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x6.A1" 6119.73
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.456925
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.00314945
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 0.784926
cap "a_12012_2136#" "hgu_cdac_sw_buffer_1.x5.A" 0.00264414
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x12.X" 0.143435
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 31.1229
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_1056_1868#" 0.07677
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00569118
cap "a_2672_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 19.9499
cap "a_10624_1868#" "hgu_sarlogic_flat_0.x4.x18.X" 1.13154
cap "a_16581_6790#" "a_16752_6590#" 6.51542
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x6.A" 1.56493
cap "a_4544_7824#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.178864
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x57.Q_N" 0.294089
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8996_1868#" 1.20024
cap "a_18973_4644#" "a_19372_5036#" 0.422713
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 2.49953
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x4.x25.Q" 1.94318
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4449_1453#" 1.18595
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.872316
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_sw_buffer_3.x9.X" 6.72555
cap "a_12358_6052#" "a_12293_6078#" 0.97482
cap "a_18679_4644#" "a_18819_4670#" 69.9631
cap "a_10624_1868#" "a_10675_1331#" 0.612622
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.0510655
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_13067_1331#" 3.44567
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.011503
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x28.Q" 320.18
cap "a_3894_2234#" "a_3595_1153#" 0.0870745
cap "a_1586_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 265.343
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.00167953
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 33.4451
cap "a_18973_5924#" "a_19286_5950#" 119.521
cap "a_1418_14758#" "a_1732_15124#" 25.8462
cap "a_18589_5310#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 2.22808
cap "a_12733_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.00182101
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1287_2708#" 153.201
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 37.5912
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n251_2150#" 3.09193
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_cdac_half_1.d<6>" 0.0441093
cap "hgu_tah_0.sw_n" "hgu_cdac_sw_buffer_3.x11.X" 119.881
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x27.Q_N" 76.3731
cap "a_190_n245#" "hgu_cdac_sw_buffer_0.x3.A" 0.0312958
cap "a_14566_8077#" "a_14654_8077#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 5874.2
cap "hgu_sarlogic_flat_0.x3.x2.X" "a_3378_9360#" 0.0166667
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.d<0>" 75.6451
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 5.09229
cap "a_16197_5310#" "a_16020_5310#" 0.893863
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_12275#" 0.504618
cap "a_9221_6078#" "a_10680_6078#" 0.00494094
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.250131
cap "a_13163_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 722.513
cap "a_16113_12677#" "a_16113_12401#" 31.6127
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00127576
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_1105_2708#" 0.15444
cap "hgu_cdac_sw_buffer_0.x4.A" "a_12733_1868#" 0.00229484
cap "a_4508_7317#" "a_4143_6951#" 0.0445002
cap "a_10638_13960#" "a_10550_13822#" 2.2654
cap "a_2914_9360#" "a_2988_8487#" 2.24968
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6421_6052#" 0.178822
cap "hgu_cdac_half_0.db<1>" "a_11538_1842#" 0.0182897
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14967_2556#" 1.19997
cap "a_7369_6352#" "a_8813_6052#" 0.657971
cap "a_6535_6951#" "a_6829_6078#" 0.5938
cap "a_11601_8879#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0139237
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 0.465119
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_7597_6951#" 0.193102
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.db<4>" 3.78917
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8281_2708#" 0.287765
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x3.x6.X" 10.0795
cap "a_14654_8215#" "a_14726_8215#" 2.2654
cap "a_12098_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 257.414
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12733_1868#" 2.3758
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 2.184
cap "a_4124_6052#" "a_4892_6925#" 0.90566
cap "a_10234_6262#" "a_9989_6951#" 0.018454
cap "a_n7047_12689#" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0168732
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x6.X" 23857.8
cap "a_2444_2136#" "a_1222_1868#" 49.3794
cap "a_9677_8487#" "a_9895_8513#" 0.37344
cap "m1_n1268_3183#" "a_3497_2708#" 0.196931
cap "a_11538_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 1.03068
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.504741
cap "a_84_1461#" "a_n335_1453#" 0.245765
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x27.X" 0.334904
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7570_2883#" 84.2638
cap "hgu_cdac_sw_buffer_0.x5.A" "a_n1158_n1744#" 0.109693
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_1.x6.A" 39.3805
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.421207
cap "a_18679_6564#" "a_18058_5950#" 0.0447231
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16531_6590#" 0.146354
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 4.09158
cap "a_7574_6052#" "a_6829_6078#" 198.527
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "a_138_1363#" 4.44572
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "a_15666_6596#" 0.180072
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 11.1401
cap "a_1502_14758#" "hgu_tah_0.sw" 0.03007
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x3.A" 2.34591
cap "a_11814_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.440995
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n643_1347#" 0.873998
cap "hgu_sarlogic_flat_0.x1.x4.OUT" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.000547447
cap "a_4587_1545#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.0098881
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11244_1842#" 0.0222133
cap "a_2501_8487#" "a_2988_8487#" 271.161
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5889_2708#" 0.291899
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x27.Q" 1237.42
cap "a_3866_16177#" "a_3866_15901#" 31.6127
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9234_1153#" 158.603
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x33.Q_N" 421.387
cap "a_4141_1347#" "a_3448_1868#" 0.00387848
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9900_8190#" 1.13894
cap "a_n7022_15426#" "hgu_cdac_half_1.db<0>" 1.45862
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x17.X" 85.3941
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 256.273
cap "a_6087_8513#" "a_3978_8513#" 0.103437
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.00347986
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x4.x29.Q" 5.05384
cap "a_19395_5950#" "a_19286_5950#" 7.07352
cap "a_n1749_7728#" "a_n1473_7088#" 1.79489
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_sarlogic_flat_0.x4.x19.Q" 2.36306
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 23.9162
cap "a_6817_8879#" "a_7772_8487#" 0.000469545
cap "a_16088_10598#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.638094
cap "a_3309_9708#" "a_3378_9360#" 1.04864
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 767.318
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 0.342993
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 155.927
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14674_2883#" 0.573634
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4978_6052#" 7.12493
cap "a_16894_6968#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.00404703
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54567_7835#" 11.9307
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.220403
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4331_6951#" 11.2216
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 443.188
cap "a_7370_8098#" "a_8289_7824#" 161.833
cap "a_9328_7824#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.000288543
cap "a_10235_8008#" "a_10681_7824#" 36.6828
cap "a_9438_1153#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0503982
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 0.0766013
cap "a_10479_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.164213
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0502378
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.10209
cap "a_13182_1868#" "a_13880_2150#" 2.75572
cap "a_n876_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.0108634
cap "a_11830_1153#" "a_10790_1868#" 0.875049
cap "hgu_cdac_half_1.d<3>" "a_n595_7253#" 0.0349859
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_1056_1868#" 0.0997852
cap "a_9877_2150#" "hgu_sarlogic_flat_0.x4.x28.Q_N" 0.0340278
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_2285_14758#" 2.18107
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "a_16448_14835#" 0.309396
cap "a_6724_8513#" "a_5380_8487#" 0.00826202
cap "a_3314_11461#" "a_3314_11664#" 12.1079
cap "a_n7047_13347#" "a_n7047_13623#" 31.6127
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4450_1153#" 714.134
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0656843
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_7570_2883#" 0.0044464
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 1.16526
cap "a_9763_7798#" "a_8762_8513#" 0.115165
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x6.A" 0.219966
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 1066.44
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10771_1153#" 177.578
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x20.Q" 2.92216
cap "a_14245_2234#" "hgu_sarlogic_flat_0.x3.x66.CLK" 6.06074
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_half_0.d<1>" 0.0199028
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x5.Q" 17.7021
cap "a_10550_13822#" "a_10550_14098#" 31.6127
cap "a_16020_5310#" "a_16113_5310#" 36.6828
cap "a_11856_7798#" "a_12090_8190#" 9.75667
cap "a_18058_6596#" "a_16894_6968#" 0.0637992
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8925_1347#" 355.701
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n3325_7252#" 1.73714
cap "a_19372_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.7314
cap "a_5450_6262#" "a_5379_6925#" 0.00166248
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_cdac_half_1.d<5>" 0.00470132
cap "hgu_cdac_half_1.d<4>" "a_n6887_13485#" 0.00835257
cap "hgu_cdac_sw_buffer_0.x3.A" "a_n643_1347#" 0.0406186
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2667
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14967_2556#" 0.348397
cap "a_12359_7798#" "a_11153_6951#" 1.95352
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1970_1842#" 0.0137412
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x4.x11.X" 2.00425
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x66.CLK" 2.18532
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_19191_4670#" 0.116866
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.0196592
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 70.2434
cap "a_11856_7798#" "a_11319_6951#" 0.0106684
cap "hgu_cdac_sw_buffer_1.x9.A" "a_10624_1868#" 0.0178097
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n197_1545#" 0.0197045
cap "a_n964_n464#" "a_n638_n245#" 24.4774
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 7.66087
cap "a_10550_14650#" "a_10710_14512#" 38.8042
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_cdac_half_0.d<0>" 0.0572178
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_half_0.d<1>" 0.012598
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_cdac_half_1.d<5>" 0.00195324
cap "a_14017_1453#" "a_14734_1179#" 2.0574
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.000547447
cap "a_20464_8879#" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 13.2415
cap "a_12012_2136#" "hgu_cdac_half_1.d<1>" 3.56125
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18412_6590#" 14.1513
cap "hgu_comp_flat_0.RS_p" "hgu_comp_flat_0.comp_outn" 0.00863328
cap "a_3929_14512#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.181159
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.00417532
cap "a_4141_1347#" "a_4564_1179#" 3.85505
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x11.X" 1.54754
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0139237
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_14726_8215#" 13.458
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9762_8098#" 163.306
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12358_6052#" 5.92964
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 2710.8
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18505_5310#" 1.50179
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_half_0.d<1>" 0.0397183
cap "a_7370_8098#" "a_8909_7798#" 0.215586
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9895_8513#" 0.00979077
cap "a_8761_6951#" "a_9115_6951#" 70.8078
cap "a_8927_6951#" "a_9989_6951#" 136.689
cap "a_18819_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 37.6166
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_7284_6925#" 0.0248159
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 100.849
cap "a_n53930_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0328849
cap "a_15125_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.00111896
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_19286_4670#" 34.7631
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x10.X" 0.0499979
cap "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0255469
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_4670#" 634.855
cap "a_6517_7798#" "a_6830_7824#" 272.268
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_cdac_sw_buffer_0.x6.A" 0.319852
cap "a_2820_n241#" "hgu_cdac_half_0.d<1>" 7.30611
cap "a_3954_15763#" "a_3954_16039#" 31.6127
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.0130284
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.015218
cap "a_9620_2136#" "a_9574_1179#" 0.0165057
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 42.4463
cap "hgu_sarlogic_flat_0.x1.x27.Q_N" "hgu_sarlogic_flat_0.x1.x10.Y" 34.8386
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_7710_6078#" 0.0781558
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x69.Q_N" 20.0201
cap "a_10235_8008#" "a_9676_6925#" 0.170747
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x39.Q_N" 252.822
cap "a_1056_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0364066
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x3.A" 0.0170923
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14674_2883#" 0.862752
cap "a_12789_7233#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.06036
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_1.x4.A" 0.0550477
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12871_7824#" 0.638056
cap "hgu_cdac_sw_buffer_1.x9.A" "a_466_n245#" 0.0046043
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18923_4952#" 10.5584
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x5.A" 6.63982
cap "a_611_11594#" "a_407_11578#" 116.949
cap "a_n982_1868#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0735833
cap "a_11613_6078#" "a_12555_6925#" 0.840356
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.82198
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n54752_8227#" 0.0130284
cap "a_615_2556#" "a_394_2883#" 7.83272
cap "hgu_cdac_sw_buffer_0.x7.X" "a_454_n939#" 107.446
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0262853
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10183_2556#" 1.19815
cap "a_4978_8098#" "a_6830_7824#" 0.0895932
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.841711
cap "a_4979_7798#" "a_6517_7798#" 0.298059
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0501007
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00267383
cap "a_11154_8513#" "a_8762_8513#" 1.75954
cap "m1_n1268_3395#" "a_14404_2136#" 0.0585969
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_half_0.db<0>" 0.307048
cap "a_4893_8487#" "a_5380_8487#" 272.731
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0299907
cap "a_4508_7317#" "hgu_sarlogic_flat_0.x3.x4.X" 1.0255
cap "a_16980_6590#" "a_15832_6596#" 0.213477
cap "hgu_cdac_half_1.db<0>" "a_n2785_7946#" 1.759
cap "a_4977_6352#" "a_5318_6078#" 1.18465
cap "a_4679_6052#" "a_6516_6052#" 0.00185744
cap "a_6300_1179#" "a_7759_1179#" 0.0378806
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_half_0.d<0>" 0.0374921
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7030_8106#" 0.0941564
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x1.X" 10.8734
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x2.X" 1.88489
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x4.A" 0.0188541
cap "hgu_cdac_sw_buffer_0.x4.X" "a_n412_n464#" 5.52331
cap "a_108_11334#" "a_1945_11268#" 0.0138049
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x3.x33.Q" 50.8028
cap "a_n876_1179#" "hgu_sarlogic_flat_0.x3.x51.Q" 2.57286
cap "a_4978_8098#" "a_4979_7798#" 750.427
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0886135
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_20167_5950#" 74.8851
cap "a_9620_2136#" "hgu_cdac_sw_buffer_0.x6.A" 0.053182
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x23.Q" 81.0439
cap "a_12342_1545#" "a_12543_1179#" 0.898742
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6535_6951#" 25.1767
cap "a_14245_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 196.853
cap "a_2268_n241#" "hgu_cdac_sw_buffer_1.x4.A" 205.708
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x6.X" 213.712
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x3.x36.Q" 402.286
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5314_6951#" 0.0180307
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x26.Q" 2.05719
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.db<1>" 120.186
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_14566_7525#" 0.0076179
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 27.8894
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x3.x30.Q" 412.407
cap "a_1940_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 3.67468
cap "a_4068_1842#" "a_4450_1153#" 3.22039
cap "a_1749_1347#" "a_2006_1545#" 8.57416
cap "a_14018_1153#" "a_14935_1179#" 188.605
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_0.x6.A" 0.152032
cap "a_18679_5924#" "a_18923_6232#" 10.4326
cap "a_4437_6078#" "a_6516_6052#" 0.0114648
cap "a_4438_7824#" "a_4124_6052#" 0.00504898
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16980_6590#" 0.262389
cap "a_7710_6078#" "a_7771_6925#" 0.0119714
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_sw_buffer_2.x1.A" 0.00516433
cap "hgu_sarlogic_flat_0.x3.x48.Q_N" "a_4030_7798#" 177.677
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.d<3>" 74.9542
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.500791
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 2127.1
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 5483.9
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.109087
cap "a_1945_11268#" "a_2323_10792#" 0.0931238
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 561.406
cap "a_16894_4670#" "a_16287_4644#" 1.87354
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x20.X" 9.64824
cap "a_5206_8513#" "a_3978_8513#" 33.3645
cap "a_6841_1453#" "a_6006_1868#" 0.102133
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9950_1545#" 0.839156
cap "a_19395_4670#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.786839
cap "a_n6959_12137#" "a_n6887_11999#" 2.2654
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x4.x8.X" 110.054
cap "a_n447_11350#" "a_407_11578#" 49.2297
cap "a_4922_1363#" "hgu_cdac_half_0.d<1>" 0.0215201
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_sarlogic_flat_0.x4.x24.Q" 5.0369
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 449.08
cap "a_n3387_7727#" "a_n3325_7252#" 0.494922
cap "a_9146_1842#" "a_8925_1347#" 0.345539
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.00288364
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_9208_7317#" 0.003234
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 190.038
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1222_1868#" 0.0105594
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2476_1461#" 0.00396239
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n3927_7727#" 211.39
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_cdac_half_1.db<4>" 0.016728
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19144_6590#" 0.398366
cap "a_19694_5310#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 2.58467
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.358139
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n2785_7946#" 0.00299051
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2285_2234#" 0.00044922
cap "hgu_sarlogic_flat_0.x4.x19.Q" "a_n1473_7088#" 4.86357
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_2.x8.X" 0.00649868
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_1592_14732#" 32.5865
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 21.6946
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x10.A" 4.66277
cap "a_6829_6078#" "a_7071_6052#" 124.312
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.db<0>" 24.4311
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3956_2883#" 0.262134
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 10.2415
cap "a_2451_8795#" "hgu_sarlogic_flat_0.x1.x8.S" 1.70526
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 6.51872
cap "hgu_sarlogic_flat_0.x4.x22.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.12463
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9115_6951#" 0.0875753
cap "a_19372_6316#" "a_18224_5950#" 0.213477
cap "a_1418_14758#" "a_1886_14958#" 63.2838
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5896_6078#" 0.0827976
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7022_10886#" 0.392437
cap "a_18505_6590#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.377062
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x25.Q" 91.2193
cap "a_8379_1153#" "a_9233_1453#" 31.9221
cap "a_7771_6925#" "a_7706_6951#" 0.0419646
cap "a_3894_2234#" "a_2444_2136#" 0.00800396
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" "a_10550_14098#" 0.0473818
cap "a_5379_6925#" "a_4424_7317#" 0.000469545
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 9.95913
cap "a_773_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 185.454
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2586_6052#" 4.57555
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_2.x11.A" 32.7858
cap "a_10790_1868#" "a_13016_1868#" 0.0157596
cap "hgu_cdac_half_0.db<1>" "a_6460_1842#" 0.00571238
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6959_11861#" 0.128668
cap "a_n412_n464#" "a_n643_1347#" 0.00909696
cap "a_n876_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.279505
cap "hgu_cdac_sw_buffer_1.x9.A" "a_n86_n245#" 0.00165341
cap "a_6536_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.103971
cap "a_6370_8513#" "a_8479_8513#" 0.103437
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.x2.A" 0.638435
cap "a_4141_1347#" "hgu_cdac_sw_buffer_0.x3.A" 0.215988
cap "a_14017_1453#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.000459218
cap "a_4654_1153#" "a_5166_1545#" 0.0668742
cap "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" "hgu_tah_0.tah_vn" 5791.67
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_tah_0.vin" 4.07752
cap "a_7228_2136#" "a_6841_1453#" 1.64589
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53834_7113#" 200.661
cap "a_n3049_7252#" "a_n2773_7252#" 0.529752
cap "a_n2251_7253#" "a_n2219_8368#" 0.0191688
cap "a_6460_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0280518
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_sarlogic_flat_0.x4.x25.Q" 0.00272955
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "a_11319_6951#" 0.00385417
cap "a_2347_8513#" "a_2207_8487#" 69.9631
cap "a_2141_8513#" "a_1752_8513#" 1.90245
cap "a_10681_7824#" "a_10163_6925#" 0.207131
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_1516_1179#" 0.0108744
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54754_7113#" 201.503
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0982745
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 31.5473
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4332_8513#" 117.389
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 599.089
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 112.006
cap "hgu_cdac_half_1.d<0>" "a_9762_6052#" 0.0839761
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18973_5510#" 0.0653353
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4654_1153#" 0.0980871
cap "hgu_cdac_sw_buffer_2.x11.A" "a_n1209_7728#" 0.0244968
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9966_6052#" 0.349786
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4599_8487#" 0.0863451
cap "a_3695_8513#" "a_4144_8513#" 0.623652
cap "a_8586_1868#" "a_8762_2234#" 0.898742
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x57.CLK" 50.1469
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1194.54
cap "hgu_cdac_sw_buffer_0.x5.A" "a_3595_1153#" 0.398889
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 5.78093
cap "a_13709_1347#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 3.21627
cap "a_16894_5950#" "a_17003_5950#" 7.07352
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8644_2556#" 2.01999
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x1.A" 29.5525
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1586_8513#" 13.0558
cap "a_9328_7824#" "a_9221_6078#" 0.00837873
cap "a_17068_4644#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0700618
cap "hgu_cdac_half_0.db<1>" "a_7069_2234#" 0.000598948
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_8928_8513#" 0.00289684
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x3.x63.CLK" 60.7344
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16427_5676#" 0.117263
cap "a_13067_1331#" "hgu_sarlogic_flat_0.x4.x17.X" 27.3261
cap "a_1586_8513#" "a_2117_8879#" 1.80337
cap "a_16020_4670#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0337483
cap "a_14935_1179#" "a_14222_1153#" 0.080689
cap "a_14734_1545#" "a_14490_1363#" 9.7173
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x15.X" 0.0131911
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 387.25
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.68613
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.215284
cap "a_7069_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00483979
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13476_1179#" 370.899
cap "a_4893_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.69763
cap "hgu_cdac_half_0.d<1>" "a_3448_1868#" 0.000934109
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_8379_1153#" 0.321452
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_half_1.d<2>" 28.3249
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_18973_5924#" 5.52759
cap "hgu_cdac_sw_buffer_0.x4.A" "a_3595_1153#" 0.67795
cap "a_n542_11334#" "a_n1149_11676#" 1.14796
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_9332_11987#" 1.54393
cap "a_7371_7798#" "a_7771_6925#" 0.793816
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9208_7317#" 176.026
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.x5.X" 8.89038
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "a_7071_6052#" 0.00957561
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 6988.45
cap "a_11300_6052#" "a_11774_6925#" 0.250162
cap "hgu_cdac_sw_buffer_1.x3.A" "a_4677_2234#" 0.00044922
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00513615
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x3.x6.A" 0.017202
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_1586_8513#" 3.531
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_18058_4670#" 0.103817
cap "a_n220_1179#" "a_n334_1153#" 0.0213612
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 418.193
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4892_6925#" 0.00886699
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7316_2883#" 0.00950774
cap "a_n7022_15150#" "hgu_cdac_half_1.db<0>" 0.00483196
cap "a_1586_8513#" "a_2323_10792#" 0.00975458
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n858_2530#" 11.2422
cap "a_7759_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 111.821
cap "a_3595_1153#" "a_2975_1179#" 0.00826202
cap "a_n806_2234#" "a_n1336_1868#" 0.0445002
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.49923
cap "a_4509_8879#" "a_4599_8487#" 0.0668742
cap "a_9221_6078#" "a_9899_6444#" 6.51542
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18505_5036#" 0.0134505
cap "a_2923_8513#" "a_2988_8487#" 0.0419646
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "a_20768_8628#" 0.248348
cap "a_11853_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "a_14017_1453#" "a_14492_2883#" 0.00138877
cap "hgu_cdac_sw_buffer_2.x11.A" "hgu_cdac_sw_buffer_3.x11.X" 13.7212
cap "a_5183_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00401131
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 0.805868
cap "a_1732_6052#" "a_1454_6950#" 3.45716
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12352_2556#" 1.94666
cap "hgu_tah_0.sw" "a_971_14764#" 1.95537
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.x1.A" 0.0212187
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11814_8106#" 0.174911
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n334_1153#" 21.3381
cap "a_9676_6925#" "a_10163_6925#" 272.731
cap "a_8379_1153#" "hgu_cdac_sw_buffer_1.x3.A" 0.176077
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 81.7818
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 3.71001
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 688.916
cap "a_18973_5924#" "a_18923_6232#" 0.0121322
cap "hgu_cdac_sw_buffer_1.x3.A" "a_6754_1842#" 0.0137412
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3898_9386#" 361.633
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 262.127
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x4.X" 0.745665
cap "a_16287_6564#" "a_16799_6912#" 0.97482
cap "a_16113_6590#" "a_16427_6956#" 25.8462
cap "a_7285_8487#" "a_8006_8795#" 1.84901
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.174332
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10341_1868#" 222.248
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 635.792
cap "a_9522_6951#" "a_9382_6925#" 69.9631
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 258.888
cap "a_11244_1842#" "a_10624_1868#" 149.185
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_1.x9.X" 0.0198325
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x8.X" 0.0253873
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x1.A" 1.241
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_11070_2234#" 0.102861
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_11538_1842#" 0.00402401
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x4.X" 0.0139806
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0288875
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.589003
cap "a_10235_8008#" "a_10280_8513#" 0.0190167
cap "a_5116_8190#" "a_4979_7798#" 9.07266
cap "hgu_cdac_sw_buffer_1.x6.A" "a_1970_1842#" 0.000321797
cap "a_12626_6262#" "hgu_sarlogic_flat_0.x3.x36.Q" 1.02725
cap "a_11685_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 0.420729
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.875194
cap "a_11317_1347#" "a_11574_1545#" 8.57416
cap "a_5840_1868#" "hgu_cdac_half_0.d<1>" 0.000934109
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_4922_2883#" 0.130131
cap "a_1502_2234#" "a_52_2136#" 0.00800396
cap "a_8232_1868#" "a_9096_2150#" 0.245765
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10479_8190#" 0.914511
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.db<0>" 27.1653
cap "a_11613_6078#" "a_12153_6352#" 139.354
cap "a_11626_1153#" "a_11740_1179#" 0.0213612
cap "a_n53930_7835#" "a_n53834_7657#" 322.134
cap "a_2585_6352#" "a_2790_6052#" 152.97
cap "a_9234_1153#" "a_6842_1153#" 0.133004
cap "a_9328_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.426343
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x5.Q" 36.7965
cap "a_2900_8879#" "a_2814_8513#" 9.75667
cap "a_18224_5316#" "a_19460_5284#" 26.4294
cap "a_5557_1868#" "a_4836_2136#" 96.7371
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1749_1347#" 368.763
cap "a_2045_6078#" "a_2723_6444#" 6.51542
cap "a_1732_6052#" "a_2151_6078#" 39.6993
cap "a_3841_14098#" "a_3841_14374#" 31.6127
cap "hgu_cdac_half_0.d<1>" "a_13067_1331#" 0.0200869
cap "a_1942_n460#" "hgu_cdac_sw_buffer_1.x11.X" 0.00854027
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 171.772
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" 29.8706
cap "a_2323_11578#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.734799
cap "hgu_cdac_half_1.d<0>" "a_16287_4644#" 0.133618
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14436_1461#" 0.957569
cap "a_16894_5950#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.00957561
cap "a_12381_6951#" "a_12467_7317#" 9.75667
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 12.4479
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_8908_6052#" 1.98071
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.0179294
cap "a_12090_7824#" "a_12495_7824#" 0.00245718
cap "a_5390_2883#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.530112
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 3.21121
cap "m1_n1268_3395#" "a_14746_2883#" 0.083516
cap "hgu_cdac_sw_buffer_0.x5.A" "a_10790_1868#" 0.0229031
cap "a_14734_1545#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00814705
cap "a_15832_6596#" "a_16799_6912#" 1.25671
cap "a_407_11578#" "a_1587_9386#" 0.00931321
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7071_6052#" 1.07283
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_n7022_10610#" 0.276178
cap "a_18973_6790#" "a_18923_6590#" 0.0121322
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "a_n6934_10472#" 0.148662
cap "a_4922_1363#" "a_3595_1153#" 0.000459044
cap "a_15666_5950#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.107278
cap "a_12733_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "a_4738_6951#" "a_4598_6925#" 69.9631
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x5.X" 110.317
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x25.Q" 797.567
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 10.6734
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_3977_6951#" 0.00297717
cap "a_2900_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 0.15831
cap "a_546_11738#" "hgu_sarlogic_flat_0.x1.x8.S" 1.38268
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.807495
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2544_n241#" 0.0675552
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x5.Q" 0.0420624
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 32.6688
cap "a_2398_1179#" "a_2262_1153#" 69.6746
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.00815432
cap "a_18224_6596#" "a_18613_6968#" 1.90245
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x1.x8.S" 0.101915
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" 0.00868546
cap "a_4680_7798#" "a_4424_7317#" 0.0170009
cap "a_5205_6951#" "a_5379_6925#" 196.703
cap "a_7788_6360#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0328341
cap "a_8086_6444#" "a_8288_6078#" 0.893863
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 428.359
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 4.92669
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4401_9752#" 0.225531
cap "a_14544_1868#" "a_14352_1868#" 0.0419326
cap "a_11084_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 344.364
cap "hgu_cdac_sw_buffer_0.x4.A" "a_10790_1868#" 0.0292672
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0477166
cap "a_7285_8487#" "a_7456_8795#" 6.51542
cap "hgu_sarlogic_flat_0.x4.x17.X" "hgu_cdac_sw_buffer_0.x3.A" 0.568894
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.00842078
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x1.A" 0.0195198
cap "a_18679_5924#" "a_18058_5950#" 110.76
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1502_2234#" 0.000216573
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11275_1461#" 2.79766
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_6422_7798#" 76.3832
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_394_2883#" 0.169442
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x16.X" 1.23869
cap "a_7371_7798#" "a_6830_7824#" 125.465
cap "a_1716_n241#" "a_1749_1347#" 0.263024
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16799_6912#" 0.348148
cap "a_12069_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 1.55425
cap "hgu_tah_0.sw_n" "a_1448_10615#" 67.1392
cap "a_9966_6052#" "hgu_cdac_half_1.db<1>" 0.0128032
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_cdac_half_0.d<1>" 0.0478647
cap "a_18224_6596#" "a_18923_6590#" 0.245765
cap "a_18058_6596#" "a_19144_6590#" 5.71291
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 13.3149
cap "a_11300_6052#" "a_10234_6262#" 0.00798209
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9317_8513#" 0.0663939
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_half_0.db<1>" 0.544031
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0344303
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_10790_1868#" 168.42
cap "hgu_cdac_half_1.db<0>" "a_n7047_12137#" 0.046721
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 176.026
cap "m1_n1268_3183#" "a_8281_2708#" 0.196931
cap "a_5093_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.398596
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_3960_3698#" 0.010738
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.0846311
cap "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 425.76
cap "a_11856_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.888334
cap "a_1056_1868#" "a_n424_3698#" 0.247851
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x3.A" 0.279352
cap "hgu_cdac_sw_buffer_3.x12.X" "a_n4397_8367#" 0.124985
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.017198
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4913_6444#" 0.431737
cap "a_7371_7798#" "a_4979_7798#" 0.137382
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 79.9778
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1502_2234#" 0.00027135
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_10870_6951#" 0.00116908
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x9.Y" 13.6693
cap "a_16581_6790#" "a_16020_6590#" 0.00494094
cap "a_n1336_1868#" "a_1222_1868#" 0.0114824
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_10163_6925#" 0.00278437
cap "hgu_cdac_sw_buffer_1.x3.A" "a_7949_1868#" 0.00122291
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_18224_5950#" 0.0460158
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "a_n6934_10748#" 0.419625
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 160.258
cap "m1_n1268_3183#" "a_5889_2708#" 0.196931
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4068_1842#" 0.0207359
cap "a_6370_8513#" "a_6901_8879#" 1.80337
cap "a_4790_1179#" "a_4836_2136#" 0.0165057
cap "a_11084_1179#" "a_11070_2234#" 0.262985
cap "a_13709_1347#" "a_13462_2234#" 0.049645
cap "a_13476_1179#" "a_13930_1842#" 0.0373688
cap "a_3929_14098#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.552436
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4533_2150#" 0.0281959
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4402_9386#" 7.87081
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_0.x5.A" 0.190107
cap "a_9146_1842#" "a_10341_1868#" 0.572601
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x51.CLK" 17.0985
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 190.038
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_cdac_half_1.d<5>" 0.00469476
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1149_11676#" 235.219
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 0.0292962
cap "a_454_n939#" "hgu_cdac_sw_buffer_1.x1.A" 0.00295834
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 0.0760352
cap "hgu_comp_flat_0.RS_p" "a_n7390_7871#" 158.256
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 3.10811
cap "hgu_cdac_half_1.d<1>" "a_9966_6052#" 0.0439788
cap "a_18505_5310#" "a_18973_5510#" 63.2838
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 8.62098
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x6.X" 0.169962
cap "a_13636_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.00698494
cap "a_8813_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0285745
cap "a_2285_2234#" "hgu_cdac_sw_buffer_1.x6.A" 0.0110516
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.463165
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x1.x8.S" 13.5546
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_half_0.db<0>" 0.41352
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18679_5924#" 0.288118
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_10023_11664#" 0.728659
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1666_n1100#" 25.4201
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.688023
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 0.607522
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6369_6951#" 0.0305358
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 612.278
cap "a_1920_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00209695
cap "a_773_1868#" "a_1222_1868#" 0.539343
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 32.9099
cap "a_2057_1453#" "a_1056_1868#" 0.0699309
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 86.4714
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 141.327
cap "a_3595_1153#" "a_3448_1868#" 1.75801
cap "a_10183_2556#" "a_9962_2883#" 7.83272
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_0.x4.A" 0.32959
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x48.Q_N" 81.16
cap "a_18973_4644#" "a_18058_4670#" 124.397
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00128296
cap "a_10164_8487#" "a_10870_6951#" 0.0494383
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 1.94183
cap "a_6421_6052#" "a_6516_6052#" 96.845
cap "a_n55304_8227#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.00888285
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_5379_6925#" 141.743
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4977_6352#" 32.8895
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_0.d<0>" 0.0351394
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1940_8513#" 0.00922654
cap "a_3866_16177#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.0510655
cap "a_8813_6052#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 177.677
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 5.42372
cap "a_4438_7824#" "a_4544_7824#" 55.1903
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x51.Q" 0.103054
cap "a_7316_2883#" "a_7046_1153#" 0.46292
cap "a_8398_1868#" "hgu_cdac_sw_buffer_1.x9.A" 0.0166258
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 1554.24
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.db<0>" 31.3007
cap "a_1940_8513#" "a_2117_8879#" 0.893863
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x63.CLK" 1700.82
cap "hgu_cdac_sw_buffer_0.x5.X" "a_n86_n245#" 0.0778497
cap "a_4001_13960#" "a_3841_14098#" 38.8042
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 548.759
cap "a_15125_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.00203599
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 3.42609
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_1056_1868#" 0.011923
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x24.Q_N" 0.0208076
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_0.x3.A" 0.0103522
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.775712
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_19576_5950#" 0.0735011
cap "a_n1149_11335#" "a_66_11360#" 0.0876558
cap "a_4979_7798#" "a_4892_6925#" 0.161152
cap "a_4978_8098#" "a_5379_6925#" 0.377816
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0254579
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.260327
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54850_7371#" 181.454
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_0.x6.A" 0.142134
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18412_4670#" 2.74616
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 4.28555
cap "a_10790_1868#" "a_13370_1868#" 0.00366824
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.x8.X" 0.0154543
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.125767
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11153_6951#" 6.55176
cap "hgu_sarlogic_flat_0.x4.x1.X" "a_n1287_2708#" 0.0266204
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x6.A1" 2.13573
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 1166.86
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 85.0627
cap "a_2585_6352#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.116003
cap "a_1534_2530#" "a_1749_1347#" 0.00530255
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_half_1.d<6>" 29.0141
cap "a_6300_1179#" "a_7260_1461#" 0.0121322
cap "a_6533_1347#" "a_6979_1545#" 4.12335
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 0.0374298
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00116908
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "a_4001_14512#" 2.77871
cap "a_9383_8487#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.694187
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3929_14650#" 1.63264
cap "a_8928_8513#" "a_8762_8513#" 750.702
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 0.10634
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16799_5632#" 0.0432248
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 0.471391
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 300.343
cap "hgu_cdac_half_1.d<0>" "a_4977_6352#" 0.0612707
cap "a_5891_1331#" "a_6842_1153#" 0.00986741
cap "a_12098_1363#" "a_13163_1153#" 0.00800396
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 2.09872
cap "hgu_tah_0.sw_n" "a_879_11334#" 1.94366
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2444_2136#" 0.0475135
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.x2.x3.Y" 0.00269896
cap "a_n7047_13347#" "a_n6959_13347#" 2.20314
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9894_6951#" 0.403501
cap "a_16581_4644#" "a_18412_4670#" 0.0341697
cap "a_n6887_13485#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.457983
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1622_1179#" 0.0698888
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9115_6951#" 6.19764
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n1170_1868#" 0.00675792
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.831648
cap "a_8908_6052#" "hgu_cdac_half_1.db<1>" 0.0298585
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.00270237
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1801.99
cap "a_8398_1868#" "a_9364_1868#" 0.0213612
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 46.348
cap "a_n399_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0810423
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_sw_buffer_3.x1.A" 0.554522
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x3.Y" 211.077
cap "a_2268_n241#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6194_1868#" 0.0610944
cap "a_6536_8513#" "a_7456_8795#" 0.10945
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x8.S" 0.239135
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_10099_8513#" 0.00727073
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x4.x19.Q" 2.05116
cap "a_2207_8487#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0026682
cap "a_1752_8513#" "a_3978_8513#" 0.052429
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8798_1179#" 0.055687
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2444_2136#" 0.0600246
cap "a_14017_1453#" "hgu_sarlogic_flat_0.x4.x17.X" 0.00167953
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 0.00352159
cap "a_11613_6078#" "a_12293_6078#" 0.37344
cap "a_n55204_7371#" "a_n55304_6595#" 4.1557
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "a_n55204_7371#" "a_n55204_7835#" 12.5796
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_cdac_sw_buffer_0.x6.A" 0.303579
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2530_1363#" 0.277074
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x3.x5.X" 0.00391014
cap "a_16894_4670#" "a_16980_5036#" 9.75667
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 787.553
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.sw" 0.060498
cap "a_6031_2556#" "hgu_sarlogic_flat_0.x4.x12.X" 0.833855
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 8316.3
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 164.067
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_309_2150#" 0.401915
cap "a_12154_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.210926
cap "a_8283_1331#" "a_9233_1453#" 0.0166283
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 3.08269
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0987485
cap "a_18973_5924#" "a_18058_5950#" 124.339
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 33.8525
cap "a_3841_14374#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.116889
cap "a_17068_5284#" "a_16980_5310#" 0.0771193
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.180037
cap "hgu_comp_flat_0.RS_p" "a_n7660_7467#" 0.241131
cap "a_3908_1179#" "hgu_cdac_half_0.db<0>" 0.1436
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 192.959
cap "a_8908_6052#" "hgu_cdac_half_1.d<1>" 0.0939045
cap "a_2444_2136#" "a_2975_1179#" 0.40551
cap "a_n7022_15702#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 125.067
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.014269
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9404_11849#" 21.6946
cap "a_n1158_n1744#" "a_n412_n464#" 0.583515
cap "a_3960_3698#" "a_3614_1868#" 0.731633
cap "a_5380_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.173371
cap "a_4141_1347#" "a_2057_1453#" 0.0586219
cap "a_3908_1179#" "a_2058_1153#" 0.00455589
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x3.x51.CLK" 5.45789
cap "hgu_sarlogic_flat_0.x3.x33.Q" "m1_n1268_3395#" 35.2041
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_11708_6951#" 0.0674417
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_3050_3698#" 0.0262365
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.156079
cap "hgu_cdac_half_0.db<0>" "a_1666_n1100#" 0.0164515
cap "hgu_cdac_half_0.db<1>" "a_1114_n1100#" 1.87934
cap "a_8379_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.128407
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7791_2556#" 0.0265258
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.00355363
cap "a_19395_5688#" "a_19576_5676#" 0.0411078
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "a_n54752_8227#" 0.00343029
cap "a_2323_11578#" "a_1945_10648#" 0.0931238
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_2.x1.A" 0.104183
cap "a_10279_6951#" "a_11319_6951#" 0.00974993
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x26.Q" 28.3304
cap "a_6754_1842#" "hgu_cdac_sw_buffer_1.x6.A" 0.000321797
cap "a_5396_6360#" "a_4977_6352#" 0.245765
cap "a_11626_1153#" "hgu_cdac_half_0.db<1>" 0.176523
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.876924
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_cdac_half_0.d<0>" 0.0396121
cap "hgu_sarlogic_flat_0.x3.x1.X" "a_1422_7824#" 300.466
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x3.x3.X" 0.666125
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x1.X" 0.00209537
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 1.98815
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_comp_flat_0.RS_n" 79.5578
cap "a_14132_1179#" "a_14018_1153#" 0.0213612
cap "hgu_sarlogic_flat_0.x1.x10.Y" "a_n1149_11676#" 3.59474
cap "a_14358_1179#" "a_14017_1453#" 1.34244
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.0874858
cap "a_3080_14774#" "a_4001_14512#" 0.00138994
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6006_1868#" 0.924597
cap "a_12790_8795#" "a_12069_8487#" 1.84901
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2814_8513#" 0.878755
cap "a_6841_1453#" "a_5987_1153#" 31.9221
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_108_11334#" 0.304504
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_cdac_half_1.db<1>" 27.895
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00674937
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 1.14957
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00389655
cap "m1_n1268_3395#" "a_3165_1868#" 0.0166266
cap "hgu_cdac_sw_buffer_0.x2.X" "hgu_cdac_sw_buffer_0.x1.X" 18083.4
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4030_7798#" 211.6
cap "hgu_cdac_sw_buffer_0.x5.A" "a_4836_2136#" 0.0475135
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_382_1545#" 0.838057
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18973_5924#" 0.280229
cap "a_1970_1842#" "a_2392_1868#" 0.0195981
cap "a_16041_12539#" "a_15953_12539#" 2.2654
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 4.00101
cap "a_1732_6052#" "hgu_cdac_half_1.d<0>" 0.107039
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x3.x51.CLK" 160.775
cap "a_7759_1179#" "a_7228_2136#" 0.40551
cap "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 702.644
cap "a_12672_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.379724
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 0.0339514
cap "a_4362_1842#" "a_4450_1153#" 0.389412
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0483962
cap "a_13182_1868#" "a_13476_1179#" 0.238048
cap "a_16041_11849#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.66523
cap "a_11626_1153#" "a_11966_1179#" 0.0603549
cap "a_11625_1453#" "a_13163_1153#" 0.614623
cap "a_8927_6951#" "a_9208_7317#" 155.312
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x2.x3.Y" 11.0625
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53551_7113#" 202.983
cap "a_n6934_15288#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.419625
cap "a_8232_1868#" "a_8925_1347#" 0.00387848
cap "a_18412_6590#" "a_18973_6790#" 0.0378806
cap "a_14017_1453#" "hgu_cdac_half_0.d<1>" 0.0750145
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_n4397_8367#" 1.56347
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_19460_6564#" 85.7756
cap "a_6754_1842#" "a_7368_1868#" 52.6208
cap "a_2584_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.33064
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_1586_8513#" 0.00413563
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_3050_3698#" 0.0225097
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 4.33829
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4836_2136#" 0.0600246
cap "a_n3325_7252#" "hgu_sarlogic_flat_0.x4.x24.Q" 205.569
cap "a_4978_6052#" "a_4637_6360#" 0.124974
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9989_6951#" 0.0372324
cap "a_4143_6951#" "a_5063_7233#" 0.10945
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 0.0665792
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_7228_2136#" 0.0127409
cap "a_2544_n241#" "hgu_cdac_sw_buffer_1.x6.A" 205.45
cap "a_12012_2136#" "hgu_cdac_half_0.db<0>" 0.0385227
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x51.CLK" 29.2761
cap "hgu_cdac_sw_buffer_0.x5.A" "a_6286_2234#" 0.000216573
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 0.359572
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 1.76114
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.09378
cap "a_4680_7798#" "a_6517_7798#" 0.00185744
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_52_2136#" 0.00322513
cap "a_16581_5510#" "a_16980_5310#" 1.32533
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 0.0716814
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_14654_7663#" 0.179953
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7234_7233#" 9.83667
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_6006_1868#" 0.0184995
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 483.266
cap "a_7888_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.4293
cap "a_12068_6925#" "a_12286_6951#" 0.37344
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_5924#" 507.356
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5367_1179#" 0.182875
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_19694_4952#" 2.58247
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3954_16039#" 0.148662
cap "hgu_cdac_sw_buffer_1.x3.A" "a_8283_1331#" 0.037392
cap "a_7260_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 11.7015
cap "a_18412_6590#" "a_18224_6596#" 158.443
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.d<1>" 0.0071865
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.122114
cap "a_4144_8513#" "a_4598_6925#" 0.00318275
cap "a_5613_7233#" "hgu_sarlogic_flat_0.x3.x4.X" 1.20134
cap "a_4680_7798#" "a_4978_8098#" 136.691
cap "a_4438_7824#" "a_4979_7798#" 125.465
cap "a_11153_6951#" "a_12018_7233#" 2.75572
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6286_2234#" 0.00027135
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18589_5036#" 4.43433
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n982_1868#" 1.38854
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_2586_6052#" 0.331683
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.x51.CLK" 15.8381
cap "a_3595_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.90571
cap "a_14544_1868#" "a_14492_2883#" 0.019156
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "a_n6959_14313#" 0.852074
cap "a_19395_5950#" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.0266266
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 13.458
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_3302_6444#" 0.810733
cap "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 29.3615
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4738_6951#" 0.610526
cap "a_18224_5316#" "a_18224_4670#" 9.90262
cap "a_18679_5284#" "a_18058_4670#" 0.0447231
cap "hgu_tah_0.sw_n" "a_n1149_14360#" 0.643158
cap "a_6817_8879#" "a_6517_7798#" 0.04898
cap "a_6991_8487#" "a_6830_7824#" 2.49842
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1586_8513#" 0.0466385
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x4.A" 0.00516433
cap "a_1164_n241#" "a_n412_n464#" 0.00199397
cap "a_19576_5950#" "a_19286_5688#" 0.0609154
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x13.X" 0.135269
cap "a_4001_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.747457
cap "hgu_cdac_half_1.d<1>" "a_n6887_12551#" 0.0112582
cap "a_7371_7798#" "a_8087_8190#" 1.80337
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0654348
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 7.16257
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_5688#" 364.097
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x21.Q" 180.006
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_tah_0.vip" 45.743
cap "a_9244_12263#" "a_9404_12401#" 38.8042
cap "a_7371_7798#" "a_7575_7798#" 116.949
cap "a_9761_6352#" "a_7370_6052#" 0.0400429
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x3.x30.Q" 3.05995
cap "a_14132_1179#" "a_14222_1153#" 0.97482
cap "a_5314_6951#" "a_5379_6925#" 0.0419646
cap "a_9209_8879#" "a_8762_8513#" 149.863
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1056_1868#" 236.228
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 4.09158
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 787.553
cap "a_7228_2136#" "hgu_sarlogic_flat_0.x4.x25.Q" 3.56125
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 18.1213
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2790_6052#" 0.0902883
cap "a_1749_1347#" "a_1676_1842#" 0.1006
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_half_0.d<1>" 0.146435
cap "a_n685_1461#" "a_n876_1179#" 0.324014
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" 677.271
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.010756
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 51.1709
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.11085
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.167403
cap "a_6535_6951#" "a_6536_8513#" 0.138629
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 1.94819
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6422_7798#" 4.54387
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 331844
cap "a_13073_7824#" "a_12627_8008#" 36.6828
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12069_8487#" 104.536
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x1.x8.S" 0.0328493
cap "a_1920_2150#" "a_1222_1868#" 2.75572
cap "a_52_2136#" "a_138_1363#" 0.000452706
cap "a_13073_7824#" "a_14726_7939#" 0.00467107
cap "a_7843_8008#" "a_7771_6925#" 0.0374098
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2006_1545#" 2.98472
cap "a_8909_7798#" "a_8762_8513#" 1.59293
cap "hgu_cdac_half_1.db<0>" "a_n7047_11861#" 0.046721
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3954_15763#" 9.20721
cap "m1_n1268_3183#" "a_n858_2530#" 0.226118
cap "m1_n1268_3395#" "a_140_2883#" 0.104233
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_5840_1868#" 0.0126682
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 4232.06
cap "a_11614_7824#" "a_11153_6951#" 0.220769
cap "a_1178_6950#" "a_1454_6950#" 2.02485
cap "a_2285_2234#" "a_2392_1868#" 7.07352
cap "a_6991_8487#" "a_7235_8795#" 10.4326
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11856_7798#" 7.0613
cap "a_2444_2136#" "a_3448_1868#" 0.685667
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 303.136
cap "hgu_cdac_sw_buffer_1.x9.A" "a_9620_2136#" 0.0349268
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 945.215
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n607_7947#" 0.0160437
cap "a_4654_1153#" "a_4677_2234#" 0.186138
cap "a_4922_1363#" "a_4836_2136#" 0.000452706
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.0538708
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x3.Y" 3.94127
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 32.1767
cap "hgu_cdac_sw_buffer_0.x2.X" "hgu_cdac_half_0.d<0>" 22.7668
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 2.184
cap "a_19286_4670#" "a_19191_4670#" 2.76336
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 209.285
cap "m1_n1268_3183#" "a_n334_1153#" 0.00115803
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6841_1453#" 1.19034
cap "a_2398_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 1.78678
cap "a_5695_8190#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.36256
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17775_5326#" 0.00957482
cap "a_10624_1868#" "a_10673_2708#" 0.532119
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "a_13263_8513#" 0.0248305
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.077081
cap "a_12573_8106#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.83667
cap "a_2451_8795#" "a_2501_8487#" 0.0121322
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_15832_4670#" 168.619
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n6887_14037#" 2.77871
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_2532_2883#" 0.00616714
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 338.192
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 0.0315067
cap "a_5987_1153#" "a_4450_1153#" 0.198345
cap "a_n2219_8368#" "hgu_cdac_half_1.db<1>" 1.16444
cap "a_11320_8513#" "a_12068_6925#" 0.00204546
cap "a_454_n939#" "a_n1158_n1744#" 3.28854
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x1.A" 546.329
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x30.Q_N" 273.503
cap "a_7284_6925#" "a_8761_6951#" 0.340948
cap "a_13072_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 3.22568
cap "a_14155_1545#" "hgu_cdac_half_1.db<0>" 0.0197045
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00813937
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5205_6951#" 0.00173626
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 582.956
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.0179314
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.972138
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 27.5147
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_sw_buffer_0.x2.X" 1.9012
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "a_n55487_7835#" 0.00352159
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00462182
cap "a_n2773_7252#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0205869
cap "a_n1336_1868#" "a_n1170_1868#" 785.621
cap "a_8398_1868#" "a_9877_2150#" 0.0717278
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.db<4>" 24.7248
cap "a_11709_2150#" "hgu_cdac_half_1.d<1>" 0.0281959
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12239_7233#" 16.2764
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x72.CLK" 216.309
cap "a_n6934_15564#" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1.54065
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10681_7824#" 164.666
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.362355
cap "a_3058_6262#" "a_2036_7824#" 0.653107
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00431854
cap "hgu_cdac_sw_buffer_0.x5.A" "a_6842_1153#" 0.224098
cap "a_7771_6925#" "a_8288_6078#" 0.238265
cap "a_2045_6078#" "hgu_cdac_half_1.db<1>" 0.0103719
cap "hgu_cdac_half_1.d<5>" "a_n607_7947#" 0.134605
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_1.x9.X" 0.00696514
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 1.69738
cap "a_6370_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 269.935
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 2.19706
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 1.96483
cap "a_7284_6925#" "a_6990_6925#" 198.527
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 411.712
cap "a_5166_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00569601
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "a_3929_14788#" 0.106168
cap "a_15953_12263#" "a_15953_12539#" 31.6127
cap "hgu_tah_0.sw" "a_406_11482#" 24.6666
cap "a_879_11334#" "a_611_11594#" 205.485
cap "a_5111_8513#" "a_4739_8513#" 0.333727
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.532434
cap "a_1105_2708#" "hgu_sarlogic_flat_0.x4.x6.A1" 196.772
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.69923
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 23.8666
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 37.422
cap "a_4141_1347#" "hgu_cdac_sw_buffer_1.x4.A" 0.0330642
cap "hgu_cdac_half_1.d<1>" "a_n2219_8368#" 2.14196
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 2.02112
cap "a_10790_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0335208
cap "a_773_1868#" "a_n1170_1868#" 0.0219748
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.0344365
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x3.x60.CLK" 5.83382
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x1.X" 41.3607
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x2.X" 0.361898
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1107_1331#" 198.648
cap "a_7842_6262#" "a_7284_6925#" 0.162482
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5063_7233#" 2.11017
cap "hgu_cdac_sw_buffer_0.x4.A" "a_138_1363#" 0.160601
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55391_7657#" 204.075
cap "a_17068_4644#" "a_18224_4670#" 0.0224406
cap "a_16894_4670#" "a_18058_4670#" 0.0637992
cap "hgu_cdac_half_1.db<0>" "a_n6676_7789#" 0.0468027
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.022988
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6842_1153#" 0.384544
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "a_1945_11268#" 0.0887916
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 6.07337
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1873.19
cap "a_10871_8513#" "a_8762_8513#" 0.103437
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 810.261
cap "a_2287_6052#" "a_2585_6352#" 136.685
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.410838
cap "hgu_cdac_half_0.d<1>" "a_7046_1153#" 0.0446413
cap "a_16894_4670#" "a_17003_4670#" 7.07352
cap "a_19460_5924#" "a_19460_5284#" 17.1868
cap "a_4124_6052#" "a_2586_6052#" 1.16178
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 36.6993
cap "a_n890_2234#" "a_n422_1842#" 63.3099
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_9962_2883#" 0.173108
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x21.Q" 42.4192
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0847545
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_half_1.db<4>" 0.0254166
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 28.662
cap "a_825_11360#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.0605282
cap "a_2045_6078#" "hgu_cdac_half_1.d<1>" 0.0564695
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x6.A1" 32.302
cap "a_1502_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00030703
cap "a_3448_1868#" "a_4836_2136#" 32.1353
cap "hgu_cdac_sw_buffer_1.x5.A" "a_6841_1453#" 0.0860154
cap "a_6900_7317#" "a_6369_6951#" 1.80337
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 368.189
cap "a_4892_6925#" "a_5379_6925#" 272.731
cap "a_1637_6052#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0123057
cap "a_2057_1453#" "hgu_cdac_half_0.d<1>" 0.0477118
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.0138018
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_3926_2530#" 104.56
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.0281545
cap "a_11317_1347#" "a_9234_1153#" 0.00166562
cap "a_4868_1461#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.71294
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "m1_n1268_3395#" 0.0195359
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 7246.97
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.000127318
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6517_7798#" 154.129
cap "a_7843_8008#" "a_6830_7824#" 63.2838
cap "hgu_cdac_sw_buffer_0.x5.A" "a_3499_1331#" 0.0889424
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n4479_7727#" 0.0329437
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 229.053
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.276178
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3860_2556#" 0.241059
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 28.2214
cap "a_4978_6052#" "a_4598_6925#" 1.98912
cap "a_1137_14764#" "a_2199_15136#" 136.691
cap "hgu_cdac_half_1.db<0>" "a_n7760_6349#" 0.284506
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 0.368261
cap "a_9438_1153#" "hgu_cdac_half_0.d<1>" 0.0446413
cap "a_n3927_7727#" "hgu_tah_0.tah_vn" 0.00510134
cap "a_16531_4952#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 13.5456
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_8232_1868#" 1.1698
cap "a_n447_11350#" "a_879_11334#" 0.000469545
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x20.X" 0.154583
cap "a_7485_2150#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0211533
cap "a_3866_15901#" "a_3954_15763#" 70.3566
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_half_0.d<1>" 0.0435047
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x63.Q_N" 12.0659
cap "a_5613_7233#" "hgu_sarlogic_flat_0.x3.x75.Q_N" 0.020178
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.410575
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7284_6925#" 0.033003
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7510_7824#" 0.0195633
cap "a_5116_8190#" "a_4680_7798#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_9895_8513#" 0.259392
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_4978_8098#" 0.204562
cap "a_4144_8513#" "a_5111_8513#" 1.25671
cap "a_n55487_7835#" "a_n55674_7657#" 159.568
cap "a_n55391_7657#" "a_n55770_7835#" 0.708901
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9676_6925#" 0.0482966
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.116005
cap "a_n23_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.84202
cap "hgu_cdac_sw_buffer_0.x4.A" "a_3499_1331#" 0.155627
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_0.x3.A" 0.455329
cap "hgu_cdac_sw_buffer_0.x3.A" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00297186
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1564_2883#" 0.26159
cap "a_13262_6951#" "a_12556_8487#" 0.0494383
cap "a_11154_8513#" "a_10398_8795#" 0.0405978
cap "a_7072_7798#" "a_6990_6925#" 0.102491
cap "a_7370_8098#" "a_6535_6951#" 0.0411475
cap "a_16581_5510#" "a_16427_5950#" 0.157868
cap "a_n6526_6819#" "hgu_cdac_half_1.d<3>" 0.0516944
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11102_2530#" 11.2331
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x66.Q_N" 4.61667
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_3.x11.A" 0.198729
cap "a_11853_2234#" "hgu_cdac_sw_buffer_1.x4.A" 0.000275943
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.0722463
cap "a_8813_6052#" "a_8814_7798#" 0.0106525
cap "a_12358_6052#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 179.497
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10710_14236#" 0.174332
cap "a_11774_6925#" "a_12239_7233#" 0.946053
cap "a_7370_6052#" "a_4978_6052#" 1.75954
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0239734
cap "a_11756_1868#" "a_10624_1868#" 2.71589
cap "a_16020_5310#" "a_16221_5688#" 0.367362
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 441.107
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 50.6018
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x4.x22.X" 0.161454
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6460_1842#" 0.625328
cap "a_7574_6052#" "a_7370_8098#" 0.00125771
cap "a_5166_1179#" "a_4449_1453#" 2.0574
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 125.631
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x57.CLK" 32.9782
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_4450_1153#" 4.86038
cap "a_8232_1868#" "a_10341_1868#" 0.174853
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x10.Y" 65.9936
cap "a_16581_6790#" "a_17068_6564#" 272.14
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.179134
cap "a_4784_1868#" "a_4677_2234#" 7.07352
cap "a_9990_8513#" "a_10099_8513#" 7.07352
cap "a_5840_1868#" "a_4836_2136#" 0.685667
cap "hgu_cdac_half_1.d<0>" "a_14661_2150#" 0.0211533
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n871_7253#" 0.0281545
cap "hgu_cdac_sw_buffer_1.x5.A" "a_13163_1153#" 0.111349
cap "a_n1336_1868#" "a_52_2136#" 32.1353
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 9.24709
cap "hgu_cdac_half_1.d<3>" "a_n6994_7879#" 0.0310461
cap "a_10550_14374#" "a_10638_14374#" 2.2654
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9233_1453#" 12.8361
cap "a_n770_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.477347
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_2586_6052#" 0.294089
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_4679_6052#" 0.888671
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13428_2556#" 0.319859
cap "hgu_cdac_sw_buffer_0.x1.A" "a_n770_1179#" 0.0270419
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.72334
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_3614_1868#" 0.0402513
cap "hgu_cdac_half_1.db<5>" "a_n6526_6819#" 0.181604
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4739_8513#" 0.145112
cap "a_9463_6052#" "hgu_cdac_half_1.db<0>" 0.00923252
cap "a_190_n245#" "hgu_cdac_sw_buffer_0.x6.A" 205.635
cap "a_16581_4644#" "a_17302_4952#" 1.84901
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_3.x12.X" 0.00103766
cap "a_n7047_14175#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 4.09158
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 163.55
cap "a_13570_1868#" "a_13016_1868#" 2.0574
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x1.X" 0.00630188
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16287_5924#" 0.0774508
cap "hgu_cdac_half_1.db<5>" "hgu_tah_0.tah_vn" 0.0957183
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10279_6951#" 9.69364
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.190642
cap "a_11153_6951#" "a_11319_6951#" 782.337
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_11774_6925#" 0.0925639
cap "hgu_comp_flat_0.RS_n" "a_n6676_7789#" 0.134042
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0373361
cap "a_2206_n1100#" "a_2268_n241#" 0.494922
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6934_10472#" 51.3446
cap "a_n130_1153#" "a_n334_1153#" 116.99
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 25.5166
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x7.X" 108.192
cap "a_2188_1868#" "a_1056_1868#" 2.71589
cap "a_n7047_13347#" "a_n7047_12689#" 4.72482
cap "a_8283_1331#" "hgu_cdac_sw_buffer_1.x6.A" 0.0268185
cap "hgu_cdac_half_1.db<5>" "a_n6994_7879#" 0.10573
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_5183_7798#" 0.0219216
cap "a_6723_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 157.624
cap "a_1203_1153#" "a_n643_1347#" 0.00185991
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x19.Q_N" 453.065
cap "a_12672_8513#" "a_12627_8008#" 0.0190167
cap "a_773_1868#" "a_52_2136#" 96.7371
cap "hgu_cdac_sw_buffer_2.x4.X" "a_n2773_7252#" 0.00100969
cap "a_n1749_7728#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0053482
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 2.33822
cap "a_5840_1868#" "a_6286_2234#" 158.657
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x18.X" 248.132
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_14591_9328#" 17.9967
cap "a_1587_9386#" "a_1448_10615#" 0.0894084
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.159242
cap "a_n53364_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 250.014
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0142587
cap "a_11830_1153#" "a_11317_1347#" 1.89299
cap "a_12098_1363#" "a_11084_1179#" 63.3099
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "a_18973_4644#" 0.0296591
cap "a_7509_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 4.73083
cap "a_394_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 4.987
cap "a_2607_14758#" "a_2373_14732#" 9.45283
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.00095807
cap "a_8232_1868#" "hgu_sarlogic_flat_0.x4.x25.Q" 86.5324
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_1.x5.A" 0.0557132
cap "a_14654_7525#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.100889
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.158282
cap "a_2444_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "a_18058_5316#" "a_19460_5284#" 49.2297
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7072_7798#" 0.00723393
cap "a_7788_6360#" "a_6829_6078#" 0.0121322
cap "a_15953_12539#" "a_16041_12677#" 2.2654
cap "a_15953_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 0.828649
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" 56.4109
cap "a_12733_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.00111896
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x20.Q_N" 274.37
cap "a_2530_1363#" "hgu_cdac_half_0.db<1>" 0.0726468
cap "a_5390_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.43717
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11070_2234#" 210.802
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0439422
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 1.14828
cap "hgu_cdac_sw_buffer_0.x11.A" "a_n1190_n245#" 0.320323
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 1100.32
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_2790_6052#" 0.00943925
cap "a_4978_6052#" "a_4029_6052#" 0.103437
cap "a_140_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0115843
cap "a_16000_10736#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.364478
cap "a_18412_5310#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0337483
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.525914
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13667_1461#" 2.79766
cap "a_1716_n241#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0814971
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0227652
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_16894_6968#" 0.0863532
cap "a_18819_5676#" "a_19191_5632#" 0.333727
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_0.x11.X" 31.3189
cap "a_12068_6925#" "a_12626_6262#" 0.162482
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.733386
cap "hgu_comp_flat_0.RS_n" "a_n7760_6349#" 0.0341082
cap "a_1203_1153#" "a_1056_1868#" 1.75801
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.0972275
cap "a_14654_7801#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.269853
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8005_7233#" 5.06036
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 901.357
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x11.VPWR" 223.121
cap "hgu_cdac_sw_buffer_1.x5.A" "a_4450_1153#" 0.0612075
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.045378
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4144_8513#" 0.117883
cap "a_n422_1842#" "a_n643_1347#" 0.345539
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00975171
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 229.053
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6934_10748#" 52.3077
cap "a_18819_6956#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.339909
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.576345
cap "a_9461_2234#" "a_10790_1868#" 0.00363298
cap "hgu_tah_0.sw_n" "hgu_cdac_sw_buffer_2.x4.X" 0.00052755
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10176_2883#" 6.87887
cap "a_773_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.00182101
cap "a_1418_14758#" "a_1325_14758#" 36.6828
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10023_11461#" 1.1676
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_1.x9.X" 0.144862
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.00801364
cap "a_18819_5950#" "a_18505_6316#" 25.8462
cap "a_9421_6360#" "hgu_sarlogic_flat_0.x3.x4.X" 1.01795
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16980_6316#" 6.2418
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_1178_6950#" 0.00418192
cap "m1_n1268_3395#" "a_3614_1868#" 0.0261119
cap "a_8678_2234#" "m1_n1268_3395#" 0.0185778
cap "a_2268_n241#" "a_1196_n1740#" 0.515439
cap "hgu_cdac_sw_buffer_1.x5.A" "a_8925_1347#" 0.0243815
cap "a_8398_1868#" "a_8379_1153#" 0.490884
cap "hgu_cdac_half_1.d<3>" "a_n6887_14037#" 0.00918182
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 56.5152
cap "a_10663_15763#" "a_10575_15901#" 70.3566
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 96.0635
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x3.A0" 0.314141
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16197_5310#" 0.441226
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0163078
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 100.836
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 114.345
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 0.171574
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_cdac_half_0.d<0>" 0.0368208
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_cdac_half_1.d<5>" 0.00195324
cap "a_12342_1179#" "a_12543_1179#" 0.380639
cap "a_4979_7798#" "a_4893_8487#" 0.463359
cap "a_2444_2136#" "a_2701_2150#" 8.68715
cap "a_8479_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 128.85
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_8762_8513#" 0.315067
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12292_8190#" 16.2764
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5496_8513#" 11.3789
cap "a_8398_1868#" "a_6754_1842#" 0.0649682
cap "hgu_cdac_half_1.d<0>" "a_14101_2150#" 0.0281959
cap "a_192_10793#" "a_1019_10793#" 0.521957
cap "a_12359_7798#" "a_12068_6925#" 1.40342
cap "hgu_cdac_half_1.d<0>" "a_12626_6262#" 0.0242391
cap "a_n53647_7835#" "a_n53647_7371#" 12.5796
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_1.x3.A" 0.276808
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 2.35476
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 171.371
cap "a_11300_6052#" "a_11600_7317#" 0.0389762
cap "a_4438_7824#" "a_5379_6925#" 0.948787
cap "a_4680_7798#" "a_4892_6925#" 0.212014
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x14.X" 8.94689
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "a_n54754_7113#" 0.0297174
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4479_7727#" 417.506
cap "a_773_1868#" "hgu_cdac_sw_buffer_0.x4.A" 0.00229484
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x10.A" 8.43689
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.00411306
cap "a_7370_6052#" "a_6535_6951#" 0.0637976
cap "a_7369_6352#" "a_6990_6925#" 0.268129
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_138_1363#" 0.0108954
cap "a_8852_1842#" "a_9317_2150#" 0.946053
cap "a_15832_5316#" "a_16287_5924#" 0.0236887
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9962_2556#" 0.232446
cap "a_n422_1842#" "a_1056_1868#" 0.37853
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11774_6925#" 307.644
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4068_1842#" 343.058
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 480.674
cap "hgu_sarlogic_flat_0.x4.x20.X" "a_13930_1842#" 0.131484
cap "a_9877_2150#" "a_9620_2136#" 8.68715
cap "a_7887_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.488342
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.00380398
cap "a_n4203_7087#" "hgu_cdac_sw_buffer_3.x1.A" 4.68858
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4533_2150#" 24.5158
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 185.852
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.00520171
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12543_1179#" 0.189926
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7710_6078#" 0.000533224
cap "a_3894_2234#" "a_3960_3698#" 0.00862582
cap "a_2398_1179#" "a_2058_1153#" 0.0603549
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 344.379
cap "a_6300_1179#" "a_6006_1868#" 0.238048
cap "a_3595_1153#" "a_2057_1453#" 0.614623
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "a_n6887_12551#" 1.0898
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 3.99125
cap "a_6990_6925#" "a_7455_7233#" 0.946053
cap "a_4124_6052#" "a_4913_6444#" 0.0771193
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_334_10641#" 0.000912572
cap "a_16581_5924#" "a_17068_5284#" 0.0654072
cap "a_13636_1842#" "hgu_cdac_sw_buffer_1.x9.A" 0.00475638
cap "hgu_cdac_half_1.d<0>" "a_14404_2136#" 3.56125
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x66.Q_N" 0.224703
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.x36.Q" 3.2992
cap "a_7574_6052#" "a_7370_6052#" 116.949
cap "a_7842_6262#" "a_7369_6352#" 145.432
cap "hgu_cdac_half_1.d<0>" "a_1178_6950#" 0.149563
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x1.x8.S" 0.139453
cap "a_10638_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.54877
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 783.08
cap "a_11684_7317#" "a_11153_6951#" 1.80337
cap "a_4836_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "a_11775_8487#" "a_11915_8513#" 69.9631
cap "a_15832_4670#" "a_16427_4670#" 1.18465
cap "a_3929_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.362155
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "a_3954_16039#" 0.150221
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 0.0847545
cap "hgu_cdac_sw_buffer_0.x1.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1976.92
cap "a_6031_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0434652
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_half_0.d<0>" 1.34075e-05
cap "a_n1240_n1104#" "hgu_cdac_sw_buffer_0.x11.VPWR" 412.036
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 0.779229
cap "a_7598_8513#" "a_8928_8513#" 0.0399907
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.00370527
cap "a_18224_5316#" "hgu_sarlogic_flat_0.x5.x1[5].Q" 0.0499807
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3595_1153#" 5.06005
cap "a_19144_5310#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.0782
cap "a_11625_1453#" "a_11084_1179#" 137.842
cap "hgu_cdac_half_1.db<2>" "a_n6526_6819#" 0.109199
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "a_1114_n1100#" 2.30894
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x1.x8.S" 3.40521
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 635.792
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.0145699
cap "a_11775_8487#" "a_11601_8879#" 205.485
cap "a_15832_5316#" "a_16894_5688#" 136.677
cap "a_3499_1331#" "a_3448_1868#" 0.612622
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7498_2883#" 1.81354
cap "hgu_cdac_sw_buffer_3.x11.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.00279253
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9461_2234#" 6.09332
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x10.A" 0.192488
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x10.Y" 352.441
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 96.6581
cap "a_2268_n241#" "hgu_cdac_sw_buffer_1.x5.X" 0.0778497
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_half_0.d<1>" 0.333671
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "a_10675_1331#" 190.541
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 221.028
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11300_6052#" 0.715647
cap "a_5840_1868#" "a_6842_1153#" 0.105835
cap "a_9146_1842#" "a_11070_2234#" 0.0111468
cap "a_5450_6262#" "a_6829_6078#" 0.00951716
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.d<2>" 0.162139
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.x51.Q" 362.046
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_6841_1453#" 0.000839765
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7706_6951#" 0.786839
cap "hgu_cdac_half_1.db<2>" "hgu_tah_0.tah_vn" 0.0681304
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_0.x1.X" 399.62
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 5.32986
cap "a_11205_6052#" "a_12154_6052#" 0.103437
cap "hgu_cdac_sw_buffer_1.x9.A" "a_15125_1868#" 0.00134193
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0121005
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1056_1868#" 0.0278414
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x6.A" 0.0222671
cap "a_3960_3698#" "a_5557_1868#" 0.385587
cap "hgu_cdac_half_1.db<2>" "a_n6994_7879#" 0.0643038
cap "a_6300_1179#" "a_7228_2136#" 2.19298
cap "a_1203_1153#" "a_n876_1179#" 0.00512572
cap "a_6286_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00030703
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16000_10460#" 8.4711
cap "a_2719_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 1.51423
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_half_1.db<0>" 0.072166
cap "a_n716_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.0239734
cap "a_11813_6360#" "a_11613_6078#" 1.84901
cap "a_18819_6956#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 36.4052
cap "a_n6887_12275#" "hgu_cdac_half_1.d<5>" 0.00763072
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 60.4022
cap "a_n876_1179#" "a_n1285_1331#" 0.0424254
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x9.X" 32.7858
cap "a_n55204_7371#" "a_n55304_8227#" 0.192394
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_621_10615#" 0.123406
cap "a_7710_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0566675
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_tah_0.sw_n" 18.2423
cap "hgu_cdac_half_1.d<0>" "a_n607_7947#" 1.21564
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6370_8513#" 4.22442
cap "a_11507_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 157.201
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.0202861
cap "a_879_11334#" "hgu_sarlogic_flat_0.x1.x9.Y" 137.501
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10673_2708#" 0.157929
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x12.X" 0.0121132
cap "a_6842_1153#" "a_6491_1461#" 0.0448298
cap "a_6841_1453#" "a_6790_1545#" 0.213477
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 2947.71
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16113_5310#" 4.21301
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 0.768737
cap "a_15666_4670#" "a_16752_4952#" 9.07266
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x9.X" 50.8802
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 181.235
cap "a_2045_6078#" "a_4437_6078#" 0.0061193
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0259413
cap "a_12870_6078#" "a_12626_6262#" 8.11912
cap "a_7707_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0534017
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 29.7186
cap "hgu_sarlogic_flat_0.x4.x12.X" "hgu_sarlogic_flat_0.x4.x6.A1" 1.17121
cap "a_8398_1868#" "a_7949_1868#" 0.539343
cap "a_8761_6951#" "a_6369_6951#" 1.75954
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00943925
cap "a_8925_1347#" "hgu_cdac_half_1.db<1>" 0.00904569
cap "a_17775_5326#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 177.677
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.db<0>" 0.046721
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20768_8628#" 284.449
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2268_n241#" 0.0426705
cap "hgu_cdac_half_1.d<0>" "a_8813_6052#" 0.0226716
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6194_1868#" 109.207
cap "a_544_11360#" "hgu_sarlogic_flat_0.x1.x8.S" 2.73439
cap "a_10098_6951#" "a_10163_6925#" 0.0419646
cap "a_16581_5924#" "a_16581_5510#" 10.7452
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x21.Q" 32.9621
cap "a_16287_6564#" "a_16752_6590#" 0.946053
cap "a_8710_2530#" "a_8925_1347#" 0.00530255
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x26.Q" 27.2595
cap "a_n422_1842#" "a_n876_1179#" 0.0373688
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1666_n1100#" 463.305
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 14.5734
cap "a_7558_1179#" "a_6841_1453#" 2.0574
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_6842_1153#" 4.84487
cap "a_7706_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0164839
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_138_1363#" 9.28439
cap "a_8087_8190#" "a_7843_8008#" 9.7173
cap "a_2398_1179#" "a_2172_1179#" 0.333727
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 96.6581
cap "a_4533_2150#" "a_4068_1842#" 0.946053
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" 51.9259
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 1.13091
cap "a_7575_7798#" "a_7843_8008#" 205.485
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x5.X" 2.23946
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10234_6262#" 172.228
cap "a_13476_1179#" "a_14935_1179#" 0.0378806
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6460_1842#" 0.0222133
cap "a_12382_8513#" "a_11915_8513#" 3.15823
cap "a_6990_6925#" "a_6369_6951#" 116.949
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_comp_flat_0.comp_outn" 52.7973
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.159037
cap "a_9222_7824#" "a_8814_7798#" 0.436967
cap "a_16287_5284#" "a_16581_5510#" 198.527
cap "a_9404_12401#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.0406604
cap "a_4508_7317#" "a_4331_6951#" 0.893863
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.195861
cap "a_4141_1347#" "hgu_cdac_half_0.d<0>" 0.0186936
cap "a_10164_8487#" "a_9763_7798#" 1.69106
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_3.x11.A" 0.00921745
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_2586_6052#" 0.0647752
cap "a_n6526_6819#" "hgu_comp_flat_0.P" 0.921916
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_8927_6951#" 0.0056908
cap "a_9848_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.8494
cap "a_11153_6951#" "a_8761_6951#" 1.75954
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_13016_1868#" 0.031123
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55487_7835#" 2.55043
cap "a_16197_6316#" "a_16113_6316#" 9.7173
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4978_6052#" 46.1902
cap "a_n638_n245#" "hgu_cdac_half_0.db<1>" 0.200595
cap "a_11508_8513#" "a_11775_8487#" 0.0698533
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3050_3698#" 228.508
cap "hgu_sarlogic_flat_0.x3.x63.Q_N" "a_12154_6052#" 0.107278
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.718979
cap "a_6816_7317#" "a_6924_6951#" 8.11912
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 543.871
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12154_8098#" 0.144445
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1679.06
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 98.1018
cap "hgu_tah_0.tah_vn" "hgu_comp_flat_0.P" 27.9364
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9208_7317#" 0.217641
cap "a_15832_6596#" "a_16752_6590#" 0.10945
cap "a_15666_6596#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.107278
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.00828573
cap "hgu_tah_0.sw_n" "a_n1473_7088#" 0.00661818
cap "a_2287_6052#" "hgu_sarlogic_flat_0.x1.x8.S" 0.218726
cap "a_n3651_7087#" "a_n4397_8367#" 0.583515
cap "a_1502_14758#" "a_1418_14758#" 9.7173
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9895_8513#" 0.555003
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6887_11999#" 5.61487
cap "a_11154_2234#" "a_10790_1868#" 1.80337
cap "a_10978_1868#" "a_11244_1842#" 0.080689
cap "a_n6994_7879#" "hgu_comp_flat_0.P" 133.031
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7510_7824#" 0.679648
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x4.X" 110.526
cap "a_4141_1347#" "hgu_cdac_sw_buffer_0.x6.A" 0.120405
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11960_1868#" 1.10747
cap "a_18973_6790#" "a_19460_6564#" 269.619
cap "hgu_cdac_sw_buffer_1.x3.A" "a_13930_1842#" 0.0137412
cap "a_3104_8513#" "a_4144_8513#" 0.0773461
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_half_0.db<0>" 0.0109323
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_half_0.db<1>" 0.180273
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0498673
cap "a_13065_2708#" "hgu_cdac_half_1.db<0>" 27.2571
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18058_5950#" 0.0682252
cap "a_2347_8513#" "a_2036_7824#" 0.133252
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6006_1868#" 666.944
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6526_6819#" 0.919152
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x3.A0" 0.430478
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_2.x7.X" 0.00209537
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11719_6078#" 0.0870087
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_13899#" 1.24532
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 1.54065
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.d<0>" 0.159712
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.677259
cap "a_4438_7824#" "a_4680_7798#" 124.312
cap "a_5897_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 0.960371
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 1194.54
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.924597
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18679_4644#" 28.8639
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.195778
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16752_6590#" 0.9275
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 0.461724
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_tah_0.tah_vn" 21.9139
cap "a_16041_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 0.852074
cap "a_13570_1868#" "a_13370_1868#" 0.380639
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.012604
cap "a_3841_14098#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.281413
cap "hgu_cdac_sw_buffer_0.x3.A" "a_138_1363#" 0.215466
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.130599
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_4892_6925#" 0.0373747
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x20.X" 0.0102258
cap "a_6842_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.514895
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6994_7879#" 0.230819
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.899146
cap "a_3977_6951#" "a_4598_6925#" 115.475
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_half_1.db<0>" 0.00201419
cap "a_18224_6596#" "a_19460_6564#" 26.4198
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0727649
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x4.x13.X" 8.61657
cap "a_9332_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.220722
cap "a_n6959_13623#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 1.04529
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_4450_1153#" 18.9377
cap "a_13262_6951#" "a_12555_6925#" 96.845
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2058_1153#" 158.43
cap "hgu_sarlogic_flat_0.x4.x2.A" "hgu_sarlogic_flat_0.x4.x19.Q" 0.242083
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1.26849
cap "a_1820_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.31867
cap "hgu_cdac_half_1.db<0>" "a_n7047_13899#" 0.046721
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0156033
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x13.X" 0.131484
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0891011
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_0.x2.X" 1.93476
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x1.X" 52.7978
cap "a_12154_8098#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0165338
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_cdac_half_1.db<1>" 0.0200045
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 2106.75
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00461975
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7228_2136#" 721.445
cap "a_10164_8487#" "a_11154_8513#" 1.16178
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4638_8106#" 0.177621
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18589_5310#" 0.285832
cap "a_12381_6951#" "a_12556_8487#" 1.32534e-05
cap "a_12155_7798#" "a_12627_8008#" 149.863
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9438_1153#" 5.47287
cap "hgu_cdac_half_1.d<4>" "a_n7390_7871#" 0.0574734
cap "hgu_tah_0.sw" "a_2323_11578#" 4.09096
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.135401
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0473204
cap "a_10279_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 0.561461
cap "a_7370_6052#" "a_7071_6052#" 33.3645
cap "m1_n1268_3395#" "a_1222_1868#" 0.0261119
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 0.147505
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 0.693916
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 965.845
cap "a_12155_7798#" "a_14726_7939#" 0.0171255
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x54.CLK" 2662.6
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 25.2077
cap "a_n6887_13761#" "hgu_cdac_half_1.d<2>" 0.0101408
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0231463
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 1.31339
cap "hgu_cdac_half_1.d<1>" "a_14245_2234#" 0.010756
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 149.353
cap "a_10102_6078#" "a_9762_6052#" 0.0603549
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n2251_7253#" 0.125167
cap "a_14566_8077#" "a_14726_8215#" 38.8042
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16980_6316#" 0.0873795
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8927_6951#" 274.529
cap "a_3595_1153#" "hgu_cdac_sw_buffer_1.x4.A" 0.149305
cap "a_5695_7824#" "a_4978_8098#" 1.90245
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 95.8428
cap "a_8006_8795#" "a_8762_8513#" 0.0405978
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10638_13822#" 0.133615
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_11153_6951#" 0.147466
cap "hgu_cdac_half_1.db<3>" "a_n4397_8367#" 34.0616
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 5.89009
cap "a_11853_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.00074359
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1676_1842#" 352.708
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3497_2708#" 87.6401
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0910042
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 7.26715
cap "hgu_cdac_half_1.db<0>" "a_n1749_7728#" 0.00641766
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x1.A" 50.1056
cap "a_11300_6052#" "hgu_cdac_half_1.d<1>" 0.0939045
cap "a_2287_6052#" "a_2521_6444#" 9.75667
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 643.801
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53647_7371#" 17.3392
cap "a_192_10793#" "hgu_sarlogic_flat_0.x1.x8.S" 329.675
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.113401
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x24.Q" 78.0701
cap "a_3499_1331#" "hgu_cdac_sw_buffer_0.x3.A" 0.209682
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x28.Q" 338.653
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 508.171
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 13.4819
cap "a_n2251_7253#" "hgu_cdac_sw_buffer_2.x1.A" 1.25725
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "a_n54850_7371#" 0.380515
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n2301_7728#" 5.00963
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_1.x6.A" 0.196052
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x4.x29.Q" 6.82526
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10075_7317#" 0.00510423
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.27036
cap "a_6991_8487#" "a_6817_8879#" 205.485
cap "hgu_cdac_half_1.d<0>" "a_14746_2883#" 4.94246
cap "hgu_cdac_sw_buffer_0.x5.A" "a_11317_1347#" 0.0924132
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_583_1179#" 1.59785
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x9.Y" 3.15234
cap "a_9461_2234#" "a_9317_2150#" 4.12335
cap "a_14654_8353#" "a_14726_8215#" 2.2654
cap "a_16894_4670#" "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 0.00957561
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0289652
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "a_n54752_8227#" 0.0498369
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 96.6581
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x20.X" 0.0252846
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12154_6052#" 0.123447
cap "a_19460_6564#" "a_19286_5950#" 0.0577266
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3497_2708#" 0.290851
cap "a_18058_5316#" "a_18224_4670#" 0.138832
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_0.x2.X" 24.1723
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_0.x1.X" 22.5089
cap "hgu_cdac_half_1.db<0>" "a_2790_6052#" 0.0183245
cap "a_13476_1179#" "a_13494_2530#" 0.343514
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0177097
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.73349
cap "a_11206_7798#" "a_11300_6052#" 0.0156667
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6535_6951#" 0.0706544
cap "a_2444_2136#" "a_2057_1453#" 1.64589
cap "a_11719_6078#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0500179
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_4449_1453#" 0.000839765
cap "hgu_cdac_sw_buffer_2.x8.X" "hgu_sarlogic_flat_0.x4.x19.Q" 2.4305
cap "a_2672_8795#" "a_1752_8513#" 0.10945
cap "a_1586_8513#" "a_2988_8487#" 49.2297
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_6816_7317#" 0.003234
cap "a_7771_6925#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2.45131
cap "a_8478_6951#" "a_7284_6925#" 0.603924
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10624_1868#" 354.45
cap "a_6516_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 141.64
cap "a_18505_6590#" "hgu_sarlogic_flat_0.x3.x66.CLK" 1.38946
cap "hgu_cdac_sw_buffer_0.x4.A" "a_11317_1347#" 0.160699
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<6>" 2.64505
cap "a_9522_6951#" "a_8761_6951#" 0.0603549
cap "a_18819_5950#" "a_19191_5950#" 0.333727
cap "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_cdac_half_1.db<4>" 0.0591401
cap "m1_n1268_3183#" "a_11102_2530#" 0.226118
cap "m1_n1268_3395#" "a_12098_2883#" 0.104233
cap "a_n55487_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 11.139
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 181.023
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.00808083
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6887_14037#" 13.4838
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8283_1331#" 0.0249548
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n130_1153#" 0.0880574
cap "a_n595_7253#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0645632
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x3.x51.Q" 137.758
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_2444_2136#" 0.217126
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_0.x5.A" 1.18382
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 0.0260142
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11317_1347#" 0.876212
cap "a_9762_6052#" "a_8813_6052#" 0.103437
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7368_1868#" 15.0792
cap "a_3977_6951#" "a_4029_6052#" 0.449595
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12572_6360#" 0.286444
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.comp_outn" 606.337
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.178037
cap "a_n2301_7728#" "hgu_cdac_half_1.d<5>" 0.620996
cap "a_n53930_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 179.037
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.294089
cap "hgu_cdac_sw_buffer_1.x5.A" "a_11084_1179#" 0.0620758
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x1.X" 41.3607
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_4001_14512#" 14.0092
cap "a_16088_10598#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.00231859
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_n1149_11335#" 12.8572
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 873.669
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.02202
cap "hgu_sarlogic_flat_0.x4.x17.X" "hgu_cdac_half_0.d<0>" 0.0572178
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7949_1868#" 33.8264
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 44.1116
cap "a_3695_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.184872
cap "a_12733_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.00203599
cap "m1_n1268_3183#" "a_9233_1453#" 0.00676899
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 451.723
cap "a_n6292_6446#" "hgu_comp_flat_0.RS_n" 147.189
cap "a_n2773_7252#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0140905
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 166.944
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_half_1.db<1>" 249.346
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_sw_buffer_2.x11.A" 0.130659
cap "a_84_1461#" "a_n334_1153#" 2.75572
cap "a_5840_1868#" "a_6394_1868#" 2.0574
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_0.x4.A" 27.788
cap "a_6370_8513#" "a_5380_8487#" 1.16178
cap "a_12566_2883#" "a_12352_2883#" 5.57222
cap "a_773_1868#" "hgu_sarlogic_flat_0.x3.x51.Q" 2.3758
cap "a_9146_1842#" "a_7228_2136#" 0.0153772
cap "a_7843_8008#" "a_8087_7824#" 8.11912
cap "a_13016_1868#" "a_13462_2234#" 158.657
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x4.x15.X" 0.130955
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.319852
cap "a_4893_8487#" "a_5379_6925#" 0.0106244
cap "a_n1158_n1744#" "hgu_cdac_half_0.d<0>" 0.299743
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18224_5950#" 0.105745
cap "a_9762_6052#" "a_9382_6925#" 1.98912
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.202347
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.654142
cap "a_9332_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0823356
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "a_16041_11849#" 2.2654
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.313588
cap "a_16427_5676#" "a_16113_6316#" 0.0857746
cap "a_12671_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0157487
cap "a_3326_3698#" "hgu_sarlogic_flat_0.x4.x19.Q" 30.5906
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3309_9708#" 5.33287
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x75.Q_N" 0.0296591
cap "a_10478_6444#" "hgu_sarlogic_flat_0.x3.x7.X" 0.829145
cap "a_2444_2136#" "a_2786_2883#" 2.318
cap "a_13182_1868#" "hgu_cdac_sw_buffer_1.x3.A" 0.0119188
cap "a_17302_6590#" "a_15666_6596#" 0.124974
cap "a_2262_1153#" "a_1749_1347#" 1.89299
cap "a_2530_1363#" "a_1516_1179#" 63.3099
cap "a_7887_6951#" "a_8927_6951#" 0.0121874
cap "a_9627_8795#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000863265
cap "a_11966_1179#" "a_11740_1179#" 0.333727
cap "a_2988_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.92892
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_half_1.db<1>" 29.7147
cap "a_18679_5284#" "a_16581_5510#" 0.0434911
cap "a_6829_6078#" "a_7507_6444#" 6.51542
cap "a_4143_6951#" "a_6369_6951#" 0.0400429
cap "hgu_cdac_sw_buffer_1.x4.A" "a_10790_1868#" 0.00689275
cap "a_11538_1842#" "a_12098_2883#" 2.62966
cap "a_9847_7233#" "a_9676_6925#" 6.51542
cap "a_7285_8487#" "a_7772_8487#" 272.731
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 80.1716
cap "hgu_cdac_half_1.d<2>" "a_n4397_8367#" 0.398743
cap "a_n54850_7835#" "a_n54754_7657#" 322.134
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x6.A" 1.56331
cap "a_10341_1868#" "hgu_cdac_half_1.db<1>" 1.6339
cap "a_14566_8353#" "a_14726_8215#" 38.8042
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_8740_2883#" 0.525857
cap "a_11626_1153#" "a_13709_1347#" 0.00166562
cap "hgu_tah_0.sw_n" "a_1422_7824#" 1.21021
cap "a_4509_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.575781
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2774_1545#" 0.337791
cap "a_7485_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.09192
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 635.792
cap "a_n1336_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00248791
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0270024
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3695_8513#" 0.0157357
cap "hgu_tah_0.sw_n" "a_555_10641#" 0.0184467
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_7949_1868#" 1.6579
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0122187
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0307557
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 54.2669
cap "a_19286_6968#" "a_19395_6968#" 7.07352
cap "a_18224_4670#" "a_19144_4952#" 0.10945
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_1.x6.X" 0.0127294
cap "a_747_11682#" "a_407_11578#" 0.0603549
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.129759
cap "a_9464_7798#" "a_9762_8098#" 136.691
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x24.Q" 41.2487
cap "a_17068_4644#" "a_16894_5688#" 0.0577266
cap "a_16894_4670#" "a_17068_5284#" 0.0577266
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "m1_n1268_3183#" 0.0188172
cap "hgu_cdac_half_1.d<0>" "a_n6887_12275#" 0.0125707
cap "a_7182_1179#" "a_7046_1153#" 69.6746
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.568314
cap "a_18505_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 324.972
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5117_6078#" 4.74302
cap "a_6006_1868#" "a_6194_1868#" 188.605
cap "a_1164_n241#" "a_1203_1153#" 0.222498
cap "a_n54567_7371#" "a_n54471_7657#" 0.465119
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_12358_6052#" 0.102411
cap "a_10550_14374#" "a_10550_14098#" 31.6127
cap "a_18412_5310#" "hgu_sarlogic_flat_0.x3.x54.CLK" 165.634
cap "hgu_tah_0.sw" "a_n134_11726#" 2.44419
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 441.107
cap "a_11205_6052#" "hgu_cdac_half_1.db<0>" 0.0100528
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9522_6951#" 30.9393
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x4.X" 9.03654
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18412_6590#" 0.0337483
cap "a_18679_4644#" "a_18505_5310#" 0.129418
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4836_2136#" 29.5581
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x23.Q" 1.32298
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3866_15901#" 0.235079
cap "a_1534_2530#" "a_1676_1842#" 0.0876016
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1502_2234#" 0.0917075
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_1970_1842#" 0.00431144
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 531.613
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0760352
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_half_0.d<0>" 32459
cap "a_n53551_7657#" "a_n53551_7113#" 13.72
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.651005
cap "a_773_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7455_7233#" 0.998569
cap "a_6830_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 3.12365
cap "a_6817_8879#" "a_6925_8513#" 8.11912
cap "a_13163_1153#" "a_14018_1153#" 47.7234
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 2.28301
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_2287_6052#" 0.00471962
cap "a_4450_1153#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00243858
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6704_2150#" 0.00261711
cap "a_7707_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 0.238894
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 228.064
cap "hgu_cdac_half_1.db<0>" "a_12342_1545#" 0.00659316
cap "a_16113_12401#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.97982
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.219031
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_cdac_half_1.db<1>" 30.4379
cap "a_2057_14758#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 6.46237
cap "hgu_cdac_sw_buffer_3.x11.A" "a_n4479_7727#" 240.364
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12068_6925#" 0.00839364
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x27.Q" 69.6098
cap "hgu_cdac_sw_buffer_1.x6.A" "a_13930_1842#" 0.000321797
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_0.x6.A" 0.0156581
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9332_12263#" 0.504618
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0214639
cap "a_11084_1179#" "hgu_cdac_half_1.db<1>" 0.344306
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_19286_5688#" 0.127836
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_13370_1868#" 0.0735833
cap "a_3695_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 1.31592
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_1.x4.A" 0.0669004
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x19.Q" 694.257
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n424_3698#" 262.676
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x1.X" 3987.86
cap "a_7574_6052#" "a_7509_6078#" 0.97482
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.0160741
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 442.824
cap "hgu_cdac_half_1.db<0>" "a_6829_6078#" 0.0289608
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x26.Q" 31.9085
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0373948
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 312.554
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0665474
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.386638
cap "a_6300_1179#" "a_5987_1153#" 245.187
cap "hgu_cdac_half_1.d<4>" "a_n6887_11999#" 0.00835257
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 1.14957
cap "a_3894_2234#" "m1_n1268_3395#" 0.0185778
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x8.X" 107.446
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4654_1153#" 3.68893
cap "hgu_cdac_sw_buffer_1.x1.A" "a_2206_n1100#" 0.269088
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.923512
cap "a_12671_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.488342
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 186.293
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 1.04301
cap "a_7235_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.154744
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9523_8513#" 0.0400857
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00388597
cap "a_8909_7798#" "a_9698_8190#" 0.0771193
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.0651
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 6.39048
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "hgu_sarlogic_flat_0.x4.x18.X" 0.72334
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10550_13822#" 7.46847
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "a_14654_8491#" 0.907721
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x25.Q" 2.91264
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.189849
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14018_1153#" 40.6112
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8232_1868#" 410.787
cap "a_12154_8098#" "a_12154_6052#" 0.724668
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 0.664109
cap "a_6723_6951#" "a_6516_6052#" 0.202112
cap "a_1222_1868#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.541547
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19694_5310#" 0.0565617
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12572_6360#" 0.0482038
cap "a_6535_6951#" "a_5495_6951#" 0.0773461
cap "a_2262_1153#" "hgu_cdac_sw_buffer_1.x6.X" 0.0254844
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x33.Q" 33.5975
cap "a_6817_8879#" "a_6724_8513#" 36.6828
cap "a_n6526_6819#" "hgu_cdac_half_1.db<4>" 0.15103
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 535.945
cap "a_n335_1453#" "a_1749_1347#" 0.0586219
cap "a_1418_14758#" "a_971_14764#" 139.507
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 92.8441
cap "a_16894_4670#" "a_16581_5510#" 0.0196205
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3926_2530#" 247.072
cap "a_9317_2150#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0281959
cap "a_5897_7824#" "a_5183_7798#" 0.0698533
cap "a_5695_8190#" "a_5451_8008#" 9.7173
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x11.X" 176.374
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8762_2234#" 0.810733
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x26.Q" 0.144866
cap "a_7131_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.132585
cap "a_7771_6925#" "a_9115_6951#" 0.00826202
cap "a_1161_10641#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0355954
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_1592_14732#" 0.0824128
cap "hgu_cdac_half_0.db<1>" "a_14490_1363#" 0.0726468
cap "a_18224_5316#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 638.337
cap "a_18679_6564#" "a_19286_6968#" 1.87354
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_1.db<4>" 0.082014
cap "a_n55487_7371#" "a_n55391_7113#" 318.957
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.00819785
cap "a_6990_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00552126
cap "a_11830_1153#" "a_11538_1842#" 2.51067
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4790_1179#" 0.534162
cap "hgu_cdac_half_1.db<4>" "a_n6994_7879#" 0.0882661
cap "a_15666_4670#" "a_16113_5036#" 149.863
cap "a_5557_1868#" "m1_n1268_3395#" 0.0166266
cap "hgu_cdac_sw_buffer_1.x9.A" "a_190_n245#" 0.00259005
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.0187149
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "a_7316_2883#" "hgu_sarlogic_flat_0.x3.x57.CLK" 68.2281
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 21.1168
cap "a_18679_5284#" "a_18923_5310#" 10.4326
cap "a_17775_5950#" "a_16581_5924#" 0.603924
cap "hgu_cdac_sw_buffer_0.x5.A" "a_13462_2234#" 0.000216573
cap "a_14490_1363#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.039942
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n55770_7835#" 157.422
cap "a_342_11726#" "a_n28_11682#" 0.0411078
cap "a_12495_7824#" "a_12556_8487#" 0.0178713
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n7390_7871#" 105.261
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0303871
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_7260_1461#" 0.0112124
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<1>" 42.3467
cap "a_5897_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 6.22633
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11719_6078#" 0.539006
cap "a_7228_2136#" "a_6006_1868#" 49.3786
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_7071_6052#" 0.0507913
cap "a_4677_2234#" "a_4580_1868#" 3.85505
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x30.Q" 1.18875
cap "a_n6526_6819#" "a_n6676_7789#" 135.059
cap "a_7772_8487#" "a_6536_8513#" 26.4419
cap "a_2444_2136#" "hgu_cdac_sw_buffer_1.x4.A" 0.0247092
cap "a_12495_7824#" "a_12154_8098#" 1.18465
cap "hgu_tah_0.tah_vn" "hgu_tah_0.vin" 5111.37
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_3977_6951#" 0.263158
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_10163_6925#" 3.74018
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4014_1179#" 13.9326
cap "a_2723_6444#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 19.8103
cap "a_15666_4670#" "a_16287_5284#" 0.0447231
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.364287
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 7.24912
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.73349
cap "a_4976_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 13.4948
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x9.X" 0.145091
cap "a_3314_11664#" "a_2323_11578#" 0.0876952
cap "a_7759_1179#" "a_7558_1179#" 0.380639
cap "a_10151_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 112.991
cap "hgu_tah_0.tah_vn" "a_n6676_7789#" 8.72546
cap "hgu_cdac_sw_buffer_0.x4.A" "a_13462_2234#" 0.00027135
cap "a_12870_6078#" "a_13072_6078#" 0.367362
cap "a_3929_13960#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.968687
cap "a_9404_11849#" "a_9244_11987#" 38.8042
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1196_n1740#" 5.0704
cap "a_4680_7798#" "a_4893_8487#" 0.37193
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.531156
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_6536_8513#" 0.117912
cap "a_n6994_7879#" "a_n6676_7789#" 406.295
cap "a_18505_5310#" "a_18224_5950#" 0.156454
cap "a_18973_5510#" "a_18058_5950#" 0.0107085
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6369_6951#" 45.7089
cap "a_7046_1153#" "a_6842_1153#" 116.99
cap "a_7314_1363#" "a_6841_1453#" 158.657
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n53834_7113#" 44.7135
cap "a_9291_10736#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.419625
cap "a_9116_8513#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0194126
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_1.x9.A" 0.000592508
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1164_n241#" 115.378
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 64.165
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x28.Q" 26.8134
cap "hgu_cdac_half_1.db<0>" "a_n7766_6446#" 0.0241814
cap "a_7598_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.448712
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16287_5924#" 0.430101
cap "a_4843_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.9999
cap "hgu_cdac_half_1.db<0>" "a_n7047_13347#" 0.046721
cap "hgu_cdac_half_0.db<0>" "a_6841_1453#" 0.202811
cap "a_n54754_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 41.3307
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2392_1868#" 1.10747
cap "a_14492_2883#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0197163
cap "a_3960_3698#" "a_3448_1868#" 0.480185
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.d<1>" 26.3892
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "a_6517_7798#" 0.0231664
cap "a_n6959_13623#" "a_n6887_13485#" 2.2654
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6406_1179#" 0.055687
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0.0969542
cap "a_n572_1868#" "a_n1170_1868#" 0.0603549
cap "hgu_cdac_sw_buffer_0.x6.X" "a_n130_1153#" 0.0164389
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 202.476
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.336376
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_2786_2883#" 0.0066295
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11915_8513#" 0.0684095
cap "a_n6526_6819#" "a_n7760_6349#" 197.101
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_8283_1331#" 27.303
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 689.04
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4533_8513#" 0.0845843
cap "a_12566_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 6.87887
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 0.000413401
cap "a_11084_1179#" "a_11190_1179#" 52.6208
cap "a_2195_1545#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.966859
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.687943
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x36.Q" 284.644
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14222_1153#" 1.31229
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" 226.342
cap "a_11855_6052#" "a_12068_6925#" 0.216795
cap "m1_n1268_3395#" "a_n1170_1868#" 0.0261119
cap "a_1820_1868#" "a_1676_1842#" 69.6746
cap "hgu_tah_0.tah_vn" "a_n7760_6349#" 47.5593
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x30.Q" 169.932
cap "a_18819_6956#" "a_18505_6590#" 25.8462
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11153_6951#" 45.6479
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 2.62229
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11601_8879#" 0.160335
cap "a_4212_1868#" "a_4677_2234#" 3.15823
cap "a_12555_6925#" "a_12381_6951#" 196.703
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 2.43462
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x1.A" 4.68858
cap "hgu_tah_0.sw_n" "a_1019_10793#" 1.24479
cap "a_n6994_7879#" "a_n7760_6349#" 53.3924
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 21.0522
cap "a_14132_1179#" "a_13476_1179#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16113_6316#" 0.797667
cap "a_2808_n935#" "a_1666_n1100#" 0.0630004
cap "a_9222_7824#" "a_9762_6052#" 0.00139519
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_3.x9.X" 0.0202845
cap "a_9146_1842#" "a_8232_1868#" 139.667
cap "a_n1189_1153#" "a_n1287_2708#" 0.0687266
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_140_2883#" 257.332
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 1609.26
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x27.X" 1.74393
cap "a_6991_8487#" "a_7503_8513#" 0.97482
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18505_5036#" 2.51859
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.d<0>" 0.414603
cap "a_7772_8487#" "a_7711_7824#" 0.0178713
cap "a_4362_1842#" "a_4068_1842#" 198.527
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 14.1995
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x5.X" 20.8591
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x6.X" 0.584735
cap "a_6536_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0333024
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x5.X" 0.0148901
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1516_1179#" 1.91998
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n716_1842#" 344.684
cap "a_4362_1842#" "a_4533_2150#" 6.51542
cap "a_n55674_7113#" "a_n55770_7371#" 322.134
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5694_6078#" 2.23771
cap "a_1390_n460#" "a_1114_n1100#" 1.79489
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1468_2556#" 0.241059
cap "a_4002_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.379815
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 62.4129
cap "m1_n1268_3395#" "a_13016_1868#" 0.0353356
cap "a_4332_8513#" "a_1752_8513#" 0.00306906
cap "hgu_cdac_half_1.d<6>" "a_n4397_8367#" 0.727381
cap "a_17068_4644#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 853.41
cap "hgu_cdac_half_1.d<1>" "a_n6887_13485#" 0.0112582
cap "a_12068_6925#" "a_12018_7233#" 0.0121322
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_13067_1331#" 190.458
cap "a_5064_8795#" "a_4599_8487#" 0.946053
cap "a_3595_1153#" "hgu_cdac_half_0.d<0>" 0.0861349
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x2.X" 437.223
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_9962_2883#" 5.06088
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19191_6912#" 0.270609
cap "a_10164_8487#" "a_8928_8513#" 26.4449
cap "a_4638_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.587672
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5987_1153#" 690.62
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 24.2857
cap "a_16581_4644#" "a_18505_5036#" 0.0438281
cap "a_14566_8077#" "a_14566_7801#" 31.6127
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.00392605
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.191711
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 74.4186
cap "hgu_cdac_half_1.d<0>" "a_11855_6052#" 0.0208753
cap "hgu_cdac_sw_buffer_1.x4.A" "a_4836_2136#" 0.0247092
cap "hgu_cdac_half_0.db<0>" "a_13163_1153#" 0.255844
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_19460_6564#" 0.356037
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4784_1868#" 1.10747
cap "a_4029_6052#" "a_2585_6352#" 0.683305
cap "a_2521_6078#" "a_2287_6052#" 7.07352
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n7660_7467#" 2.62153
cap "hgu_comp_flat_0.RS_n" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0.0436761
cap "a_2057_1453#" "a_3499_1331#" 1.01101
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_cdac_half_1.db<0>" 55.9281
cap "a_8283_1331#" "hgu_sarlogic_flat_0.x4.x29.Q" 82.0208
cap "a_16020_6590#" "a_16287_6564#" 0.0698533
cap "a_9698_7824#" "a_9222_7824#" 0.00286714
cap "a_13182_1868#" "hgu_cdac_sw_buffer_1.x6.A" 0.00627504
cap "a_2719_8513#" "a_2501_8487#" 0.37344
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.176152
cap "a_6533_1347#" "hgu_cdac_sw_buffer_0.x5.A" 0.0924132
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_0.x11.X" 27.6683
cap "a_13370_1868#" "a_13462_2234#" 36.9161
cap "a_406_11482#" "a_108_11334#" 136.68
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4385_1179#" 0.0367583
cap "a_19144_5310#" "a_18224_5316#" 0.10945
cap "a_4014_1179#" "a_4068_1842#" 0.0107488
cap "a_3595_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.513606
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 441.107
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x11.VPWR" 221.922
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0224296
cap "a_4196_9386#" "a_3898_9386#" 4.89021
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x1.x8.S" 0.0160065
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6517_7798#" 14.218
cap "a_19460_4644#" "a_18505_5036#" 0.000469545
cap "a_16894_5950#" "a_16287_5924#" 1.87354
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.83528
cap "a_n2219_8368#" "a_n1209_7728#" 19.5538
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.00329758
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.146628
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0018238
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 256.273
cap "a_n1240_n1104#" "hgu_cdac_sw_buffer_0.x1.A" 24.1735
cap "a_7509_6078#" "a_7071_6052#" 2.76336
cap "a_17003_5688#" "a_16894_5688#" 7.07352
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.207781
cap "a_7710_6078#" "a_6829_6078#" 9.42692
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_18058_5316#" 0.150691
cap "a_2584_1868#" "a_2262_1153#" 0.0732459
cap "a_9244_12263#" "a_9244_11987#" 31.6127
cap "a_13182_1868#" "a_10624_1868#" 0.0119748
cap "hgu_cdac_sw_buffer_1.x4.A" "a_6286_2234#" 1.82153e-05
cap "a_5182_6052#" "a_5318_6078#" 69.9631
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x9.A" 2.1773
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5451_8008#" 319.004
cap "a_4978_6052#" "a_6516_6052#" 1.16178
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1056_1868#" 0.0111842
cap "a_14654_7939#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.353665
cap "a_6936_7824#" "a_7306_7824#" 0.0411078
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 147.896
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 800.124
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4978_8098#" 164.255
cap "a_8478_6951#" "a_6369_6951#" 0.103437
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18505_6590#" 0.0134505
cap "a_6533_1347#" "hgu_cdac_sw_buffer_0.x4.A" 0.160699
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 371.092
cap "a_15666_5950#" "a_16287_5924#" 116.949
cap "a_19286_4670#" "a_19286_5688#" 4.09562
cap "a_7485_2150#" "a_6006_1868#" 0.0717278
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.0259413
cap "a_5896_6078#" "a_5379_6925#" 0.238265
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_half_0.db<0>" 0.304712
cap "hgu_comp_flat_0.RS_n" "a_n7766_6446#" 1.91426
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_12551#" 0.242175
cap "a_11614_7824#" "a_12068_6925#" 0.0332764
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_11915_8513#" 0.201901
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n3651_7087#" 0.00193587
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 1502.05
cap "a_16020_6590#" "a_15832_6596#" 158.23
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4679_6052#" 0.0126155
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.472207
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" 1.14957
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 190.038
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9762_6052#" 41.0347
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 197.357
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_0.x5.A" 1.18382
cap "a_11538_1842#" "a_13016_1868#" 0.377114
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.450852
cap "a_11853_2234#" "a_12152_1868#" 25.6382
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53364_7371#" 61.0796
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 1.88395
cap "a_7683_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.71287
cap "a_16894_5950#" "a_16894_5688#" 4.2083
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_10870_6951#" 96.8012
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.294089
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0999822
cap "a_7370_8098#" "a_7772_8487#" 0.617294
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_11601_8879#" 0.100156
cap "a_6300_1179#" "hgu_cdac_sw_buffer_1.x5.A" 0.0620758
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7390_7871#" 779.627
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0422966
cap "a_1203_1153#" "a_1502_2234#" 0.0870745
cap "a_9698_7824#" "a_10103_7824#" 0.00245718
cap "a_n23_2234#" "a_n107_2234#" 8.57416
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.202617
cap "a_8379_1153#" "a_8586_1868#" 0.332479
cap "a_10181_8106#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.83667
cap "a_n4203_7087#" "hgu_tah_0.tah_vn" 0.314934
cap "a_n1336_1868#" "a_n424_3698#" 0.0141582
cap "a_4362_1842#" "a_6194_1868#" 0.0241805
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "a_16000_10736#" 31.9662
cap "a_15666_5950#" "a_16894_5688#" 0.0769102
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n54754_7657#" 0.152186
cap "a_8908_6052#" "a_8909_7798#" 0.526635
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x4.x18.X" 0.27776
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 53.7222
cap "a_9697_6444#" "hgu_sarlogic_flat_0.x3.x7.X" 0.181101
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x24.Q" 32.9726
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x66.CLK" 2622.88
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0397629
cap "a_6754_1842#" "a_8586_1868#" 0.0241805
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0141025
cap "hgu_cdac_half_0.db<1>" "a_4449_1453#" 0.252084
cap "hgu_cdac_half_0.db<0>" "a_4450_1153#" 0.142491
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_0.x4.A" 27.7867
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16020_6590#" 4.45934
cap "a_7306_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.319751
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_16000_10460#" 19.0834
cap "a_11317_1347#" "hgu_cdac_sw_buffer_0.x3.A" 0.215988
cap "m1_n1268_3395#" "a_52_2136#" 0.0585969
cap "a_7485_2150#" "a_7228_2136#" 8.68715
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5166_1179#" 0.522424
cap "a_n2219_8368#" "hgu_cdac_sw_buffer_3.x11.X" 6.21359
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6031_2556#" 0.795291
cap "a_2058_1153#" "a_4450_1153#" 0.133004
cap "a_n55304_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 367.457
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_7570_2883#" 0.165432
cap "a_825_11360#" "hgu_tah_0.sw" 0.462262
cap "a_2268_n241#" "a_2544_n241#" 0.529752
cap "a_14404_2136#" "a_14490_1363#" 0.000452706
cap "a_4449_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0127741
cap "a_14245_2234#" "a_14222_1153#" 0.186138
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_18679_6564#" 0.245265
cap "a_n55204_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 204.748
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12153_6352#" 0.314152
cap "a_13582_1179#" "a_13163_1153#" 38.2644
cap "hgu_cdac_half_0.db<0>" "a_8925_1347#" 0.0580184
cap "hgu_cdac_half_0.db<1>" "a_8692_1179#" 0.177553
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.772371
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 1.11903
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16020_5950#" 5.04993
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 55.152
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2975_1179#" 0.264067
cap "hgu_cdac_half_1.d<0>" "hgu_tah_0.sw" 10.9171
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x72.CLK" 95.5173
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_6369_6951#" 0.294089
cap "a_1749_1347#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.52275
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n3325_7252#" 0.0135188
cap "a_n53551_7657#" "a_n53364_7835#" 159.581
cap "a_n53647_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 2.34523
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0232478
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9522_6951#" 2.65412
cap "a_84_1461#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0156965
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_11914_6951#" 0.610801
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0603932
cap "a_773_1868#" "a_n424_3698#" 0.601217
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x8.X" 0.0231142
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0840121
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "a_10023_11461#" 8.87454
cap "a_4679_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0141384
cap "m1_n1268_3183#" "a_10624_1868#" 0.0519391
cap "a_n3927_7727#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0258383
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n107_2234#" 188.651
cap "a_14935_1179#" "hgu_sarlogic_flat_0.x4.x20.X" 1.53429
cap "a_5891_1331#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0249548
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11153_6951#" 0.0624233
cap "a_2900_8879#" "a_2988_8487#" 0.0771193
cap "a_n422_1842#" "a_1502_2234#" 0.0111468
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0497924
cap "a_4893_8487#" "a_5292_8879#" 1.32533
cap "a_4425_8879#" "a_4739_8513#" 25.8462
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.00411306
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0160741
cap "a_3908_1179#" "a_5367_1179#" 0.0378806
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 8.67114
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x72.Q_N" 4.54931
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2842
cap "a_16221_4670#" "a_16020_4670#" 0.367362
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_1.x5.X" 29.8817
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 74.4159
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9762_8098#" 34.4387
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n828_2883#" 0.26268
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 176.026
cap "a_9900_8190#" "a_9762_8098#" 0.10945
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 195.503
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.174332
cap "a_8232_1868#" "a_6006_1868#" 0.0114012
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 97.15
cap "a_5897_7824#" "a_5380_8487#" 0.422868
cap "a_10790_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.0257717
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_394_2883#" 114.879
cap "a_n6934_15288#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.364478
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "hgu_sarlogic_flat_0.x5.x1[6].Q" 58.7363
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 2.184
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 68.2522
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0443532
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.00190829
cap "a_5451_8008#" "a_5496_8513#" 0.0190167
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0676254
cap "a_18412_5310#" "a_18973_5510#" 0.0378806
cap "a_18613_5688#" "a_18505_5310#" 8.11912
cap "hgu_cdac_half_1.db<0>" "a_2287_6052#" 0.00923252
cap "a_4362_1842#" "a_6006_1868#" 0.0625473
cap "a_4141_1347#" "hgu_cdac_sw_buffer_1.x9.A" 0.0473199
cap "hgu_cdac_sw_buffer_0.x5.X" "a_190_n245#" 110.902
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 252.703
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13582_1179#" 0.476678
cap "a_19395_6968#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.0444233
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x12.X" 0.597577
cap "a_12294_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0317454
cap "a_12733_1868#" "hgu_sarlogic_flat_0.x4.x18.X" 28.4744
cap "a_12090_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.39786
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.169228
cap "a_3929_14650#" "a_3841_14650#" 2.2654
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 28.1781
cap "a_1019_10793#" "a_1478_10968#" 0.663553
cap "a_192_10793#" "a_334_10641#" 7.83272
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "a_n55674_7657#" 0.136666
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_2585_6352#" 112.822
cap "a_12790_8795#" "hgu_sarlogic_flat_0.x3.x36.Q" 1.0972
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 0.00189369
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19576_6956#" 0.211531
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x12.X" 252.63
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5397_2556#" 1.07883
cap "a_342_11360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.32554
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10870_6951#" 190.44
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_1222_1868#" 0.924597
cap "a_n53834_7657#" "a_n53834_7113#" 13.72
cap "a_n54567_7835#" "a_n54754_7657#" 159.568
cap "a_n54471_7657#" "a_n54850_7835#" 0.708901
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.db<1>" 40.8605
cap "a_3978_8513#" "a_4739_8513#" 0.0603549
cap "hgu_cdac_sw_buffer_1.x4.A" "a_6842_1153#" 0.0824049
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1502_2234#" 0.000241482
cap "a_14591_9604#" "a_14591_9328#" 31.6127
cap "a_15832_5950#" "a_16581_5510#" 0.0145173
cap "hgu_sarlogic_flat_0.x4.x17.X" "hgu_sarlogic_flat_0.x4.x18.X" 109.281
cap "a_6535_6951#" "a_6516_6052#" 0.373065
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 0.190037
cap "a_9116_8513#" "a_8762_8513#" 66.4251
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_2285_14758#" 0.223433
cap "a_n7660_7467#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 20.194
cap "a_7176_1868#" "a_7069_2234#" 7.07352
cap "a_19286_5688#" "a_18973_5510#" 119.521
cap "a_n1334_3698#" "a_n424_3698#" 0.26428
cap "a_8232_1868#" "a_7228_2136#" 0.690107
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 517.154
cap "a_11561_1179#" "a_11084_1179#" 0.0195981
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 27.9482
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4922_1363#" 0.714045
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 0.181234
cap "a_12555_6925#" "a_12154_6052#" 0.872162
cap "a_12381_6951#" "a_12153_6352#" 0.0111129
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x5.X" 0.0406925
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16581_6790#" 0.394199
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_0.d<0>" 0.0384731
cap "a_18505_6316#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 322.3
cap "a_10164_8487#" "a_9209_8879#" 0.000469545
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0140096
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_half_1.db<1>" 0.0296146
cap "a_14404_2136#" "hgu_cdac_half_0.db<1>" 0.0426353
cap "a_14245_2234#" "hgu_cdac_half_0.db<0>" 0.000542222
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x63.CLK" 34.3605
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 129.756
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.d<5>" 54.8137
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 1011.83
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54850_7371#" 26.4313
cap "a_11320_8513#" "a_12359_7798#" 2.2115
cap "a_6830_7824#" "a_6422_7798#" 0.436967
cap "a_11613_6078#" "a_9966_6052#" 0.00720054
cap "a_11855_6052#" "a_9762_6052#" 0.0637992
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_15666_5950#" 0.576185
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4599_8487#" 0.00480784
cap "a_12556_8487#" "a_12468_8879#" 0.0771193
cap "a_4425_8879#" "a_4144_8513#" 155.321
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_cdac_half_1.db<4>" 0.0253369
cap "hgu_tah_0.sw_n" "a_1637_6052#" 0.745747
cap "a_5291_7317#" "a_5205_6951#" 9.75667
cap "a_14404_2136#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.263597
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13546_2234#" 0.811904
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_2585_6352#" 1.11903
cap "a_15666_5316#" "a_16894_5688#" 33.3645
cap "a_9990_8513#" "a_9523_8513#" 3.15823
cap "a_651_10968#" "a_192_10793#" 0.663553
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7710_6078#" 0.421177
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_0.x6.A" 0.246114
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.d<1>" 37.9918
cap "a_4979_7798#" "a_6422_7798#" 0.322566
cap "a_9461_2234#" "a_9760_1868#" 25.6382
cap "a_5987_1153#" "a_6194_1868#" 0.332479
cap "a_9652_1461#" "a_8692_1179#" 0.0121322
cap "a_9371_1545#" "a_8925_1347#" 4.12335
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_9234_1153#" 0.00243858
cap "a_18058_6596#" "a_19191_6912#" 0.256334
cap "a_n542_11334#" "hgu_cdac_half_1.d<1>" 0.00456222
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x26.Q" 1.22454
cap "hgu_cdac_sw_buffer_0.x5.A" "a_11538_1842#" 0.0203234
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.00467518
cap "a_18679_4644#" "a_19191_4670#" 0.97482
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0435491
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.31854
cap "a_n1158_n1744#" "a_1196_n1740#" 0.0254354
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x8.S" 819.12
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.107278
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1179.18
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "a_10023_11461#" 4.15649
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x3.x4.X" 0.595692
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.45676
cap "a_11853_2234#" "hgu_cdac_sw_buffer_1.x9.A" 0.00049247
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_2.x1.A" 0.0689686
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x9.X" 0.557389
cap "hgu_cdac_sw_buffer_1.x4.A" "a_3499_1331#" 0.0314257
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.131385
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 1.76822
cap "a_5116_8190#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0119641
cap "a_12495_7824#" "a_12555_6925#" 0.0444906
cap "hgu_cdac_half_1.d<0>" "a_n6934_15564#" 0.00472392
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_9762_8098#" 0.202834
cap "hgu_tah_0.sw_n" "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" 5.06038
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 31.3235
cap "a_n1145_2556#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.754393
cap "a_4599_8487#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.606826
cap "a_4144_8513#" "a_3978_8513#" 750.457
cap "a_4125_7798#" "a_4599_8487#" 0.453779
cap "a_611_11594#" "a_1019_10793#" 0.519929
cap "hgu_cdac_sw_buffer_0.x4.A" "a_11538_1842#" 0.0254983
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17003_5688#" 0.377925
cap "a_11600_7317#" "a_11774_6925#" 205.485
cap "a_12068_6925#" "a_11319_6951#" 139.389
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13880_2150#" 0.00360114
cap "a_1945_10648#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.03544
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 190.44
cap "a_7598_8513#" "a_7456_8795#" 4.12335
cap "a_15666_4670#" "a_16894_4670#" 33.3645
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 4.09158
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 177.677
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_1945_10648#" 0.877852
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "a_10673_2708#" 0.186949
cap "a_18679_6564#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.0829445
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.80396
cap "a_n2025_7088#" "hgu_cdac_sw_buffer_2.x11.A" 0.558714
cap "a_11244_1842#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0135605
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.00931445
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_half_1.d<2>" 1.19898
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11538_1842#" 19.0641
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17184_5950#" 1.11647
cap "a_13494_2530#" "hgu_sarlogic_flat_0.x4.x20.X" 0.0170062
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.107505
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_66_11360#" 0.0853382
cap "a_18058_5316#" "a_16894_5688#" 0.0637992
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3165_1868#" 33.6524
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 787.553
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x36.Q" 316.006
cap "a_3504_6078#" "a_2036_7824#" 0.0309211
cap "a_3004_6360#" "a_2586_6052#" 2.75572
cap "a_14661_2150#" "a_14404_2136#" 8.68715
cap "hgu_cdac_half_0.d<1>" "a_10675_1331#" 0.0200869
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x30.Q" 32.3205
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 0.313885
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_5950#" 362.839
cap "a_11301_7798#" "a_12627_8008#" 0.000469545
cap "a_3802_1868#" "a_3614_1868#" 188.605
cap "a_15832_4670#" "a_16894_5688#" 0.0812733
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_3448_1868#" 0.0829946
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_14017_1453#" 1.19199
cap "a_5987_1153#" "a_6006_1868#" 0.490884
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 415.07
cap "a_8761_6951#" "a_8814_7798#" 0.506159
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0440982
cap "a_17068_5924#" "a_17184_5950#" 39.6993
cap "a_2444_2136#" "hgu_cdac_sw_buffer_0.x6.A" 0.053182
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.587504
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.972138
cap "a_n876_1179#" "a_583_1179#" 0.0378806
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6887_11999#" 0.457983
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 2.93043
cap "a_2347_8513#" "a_2814_8513#" 3.15823
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_1.x5.X" 0.380846
cap "a_1196_n1740#" "hgu_cdac_half_0.d<1>" 2.27369
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_tah_0.sw_n" 2.82899
cap "a_5176_2883#" "a_4836_2136#" 2.26208
cap "a_16113_12677#" "a_15953_12539#" 38.8042
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5950#" 884.439
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x60.Q_N" 7.83941
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11774_6925#" 0.00438215
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_0.x1.X" 63.7687
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7887_6951#" 0.085106
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x13.X" 4.5815
cap "a_1422_7824#" "a_1587_9386#" 0.0953489
cap "a_3614_1868#" "a_3926_2530#" 3.22666
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_17184_4670#" 39.7585
cap "a_10164_8487#" "a_10871_8513#" 96.845
cap "a_n54471_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 6.44474
cap "a_544_11360#" "a_n1149_11335#" 0.0173296
cap "hgu_cdac_sw_buffer_1.x9.A" "a_12733_1868#" 0.00134193
cap "a_6533_1347#" "a_5840_1868#" 0.00387848
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16427_5950#" 0.0634986
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5206_8513#" 349.743
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12293_6078#" 0.330317
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_0.x6.X" 0.0018287
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x11.X" 0.0472564
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13546_2234#" 5.86022
cap "a_10180_6360#" "a_9762_6052#" 2.75572
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x5.X" 0.00759569
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_half_1.d<2>" 29.1082
cap "a_4143_6951#" "a_4842_7233#" 0.245765
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 160.271
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16221_5688#" 0.12701
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.189849
cap "a_8087_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.169458
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 490.518
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" "a_4001_14512#" 0.243549
cap "a_n6292_6446#" "a_n6526_6819#" 10.9895
cap "a_5614_8795#" "a_5380_8487#" 9.45283
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x5.x2.x10.A" 0.665331
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_1836_14758#" 3.05767
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.x66.CLK" 1.23077
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.949753
cap "a_13462_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00030703
cap "a_7759_1179#" "a_7314_1363#" 36.9161
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 46.6749
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.214597
cap "a_1454_6950#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0232739
cap "a_18224_6596#" "a_18224_5950#" 9.90262
cap "a_1107_1331#" "a_n335_1453#" 1.01101
cap "a_14245_2234#" "a_14329_2234#" 8.57416
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.135269
cap "a_1970_1842#" "a_1056_1868#" 139.667
cap "a_n6292_6446#" "hgu_tah_0.tah_vn" 16.5585
cap "a_3841_13822#" "a_3929_13960#" 2.2654
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_half_0.db<1>" 0.199023
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_half_0.db<0>" 0.0114184
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 27.8721
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n53551_7113#" 46.68
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_4533_8513#" 0.394209
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.78274
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_1592_14732#" 192.217
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4977_6352#" 0.764213
cap "a_16581_5924#" "a_16427_5676#" 0.157868
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 0.0067463
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 14.5734
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 2.72371
cap "a_9146_1842#" "hgu_cdac_sw_buffer_1.x5.A" 0.000293793
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.683651
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9620_2136#" 147.74
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 1.92562
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_3954_16039#" 0.189849
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n4429_7252#" 0.125676
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.db<1>" 1735.06
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_4977_6352#" 0.00863708
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.db<4>" 18.2963
cap "a_13370_1868#" "a_11538_1842#" 0.022715
cap "a_16197_5310#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.255039
cap "a_1164_n241#" "a_1196_n1740#" 0.0191688
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4331_6951#" 1.02524
cap "a_2914_9360#" "a_3695_8513#" 0.13855
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5924#" 833.777
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 3.45184
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6194_1868#" 0.142261
cap "hgu_sarlogic_flat_0.x5.x1[4].Q_N" "a_18973_5510#" 0.0290034
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 191.385
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18505_5310#" 29.6982
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_1.x5.X" 24971
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x29.Q" 81.6343
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 125.687
cap "a_16287_5284#" "a_16427_5676#" 69.9631
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4564_1179#" 0.52308
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.x8.X" 1.16879
cap "a_16894_5950#" "a_16980_6316#" 9.75667
cap "a_9221_6078#" "a_9762_8098#" 0.00019266
cap "a_9332_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.238628
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "a_2585_6352#" 0.00417535
cap "hgu_cdac_half_0.db<0>" "a_10341_1868#" 0.00147905
cap "a_2207_8487#" "a_2036_7824#" 4.15887
cap "m1_n1268_3395#" "a_3448_1868#" 0.0353356
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 9.59031
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 179.251
cap "a_16287_4644#" "a_16581_5510#" 0.0494487
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.163797
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x3.A" 2.4305
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 5.04263
cap "a_7369_6352#" "a_8086_6444#" 0.0445002
cap "a_7370_6052#" "a_7788_6360#" 2.75572
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.203134
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 65.9318
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5182_6052#" 0.142032
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x6.X" 120.491
cap "a_13636_1842#" "a_14148_1868#" 0.97482
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2988_8487#" 129.176
cap "a_3695_8513#" "a_2501_8487#" 0.603924
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 0.116889
cap "hgu_cdac_sw_buffer_0.x6.A" "a_4836_2136#" 0.053182
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 629.57
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8814_7798#" 180.319
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10638_14236#" 0.340418
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 854.357
cap "a_11070_2234#" "hgu_cdac_half_1.db<1>" 3.00021
cap "hgu_cdac_half_0.db<1>" "a_1516_1179#" 0.177553
cap "hgu_cdac_half_0.db<0>" "a_1749_1347#" 0.0580184
cap "a_12555_6925#" "a_12494_6078#" 0.0119714
cap "a_18224_4670#" "a_18412_4670#" 158.381
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4892_6925#" 0.0257847
cap "a_8814_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 76.7023
cap "a_16113_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 4.09158
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_3783_9360#" 0.031917
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.194192
cap "a_9438_1153#" "a_9760_1868#" 0.0732459
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00714323
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0047329
cap "a_7071_6052#" "a_6516_6052#" 196.703
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.129004
cap "a_18058_5950#" "a_18412_5950#" 65.7787
cap "a_18224_5950#" "a_19286_5950#" 136.685
cap "a_773_1868#" "hgu_sarlogic_flat_0.x4.x8.X" 28.5497
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 13.6434
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 27.1243
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19576_5676#" 0.200815
cap "a_n6887_13485#" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0790112
cap "a_2058_1153#" "a_1749_1347#" 32.7114
cap "a_11626_1153#" "a_9234_1153#" 0.133004
cap "hgu_tah_0.sw" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 14.1503
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00878561
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7306_8190#" 0.212007
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 36.2409
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_10815_2556#" 0.754393
cap "a_5206_8513#" "a_5496_8513#" 28.1914
cap "a_1056_1868#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0328522
cap "a_12359_7798#" "a_12626_6262#" 0.00022246
cap "a_18819_5676#" "a_18505_5310#" 25.8462
cap "a_12153_6352#" "a_12154_6052#" 781.4
cap "a_n28_11682#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.0337756
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00141125
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_half_0.d<1>" 0.0523215
cap "a_1164_n241#" "hgu_cdac_sw_buffer_1.x5.X" 0.00794062
cap "a_n7047_13623#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0406604
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 188.808
cap "a_1478_10968#" "hgu_sarlogic_flat_0.x1.x8.S" 0.187388
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_10234_6262#" 0.172257
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00141125
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6006_1868#" 0.0291822
cap "hgu_cdac_half_1.d<0>" "a_5182_6052#" 0.05022
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 876.696
cap "a_8908_6052#" "a_9327_6078#" 39.6993
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x6.X" 0.624965
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12467_7317#" 0.363849
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_10023_11461#" 2.08202
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.x12.X" 0.721405
cap "a_6286_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.000241482
cap "a_n2773_7252#" "hgu_sarlogic_flat_0.x4.x29.Q" 205.571
cap "a_6535_6951#" "a_7598_8513#" 0.00675286
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 32.1767
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_half_0.d<0>" 25.2456
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 537.396
cap "a_6990_6925#" "a_7502_6951#" 0.97482
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x4.x18.X" 0.794943
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x4.x17.X" 0.490062
cap "a_9761_6352#" "a_9966_6052#" 152.989
cap "hgu_cdac_half_1.d<1>" "a_11070_2234#" 0.00417484
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n335_1453#" 687.824
cap "a_2451_8795#" "a_1586_8513#" 2.75572
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0040561
cap "a_9677_8487#" "a_9967_7798#" 2.68298
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_3695_8513#" 0.0569319
cap "hgu_cdac_half_0.db<0>" "a_11084_1179#" 0.1436
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_comp_flat_0.P" 96.6085
cap "a_15666_4670#" "hgu_cdac_half_1.d<0>" 4.8162
cap "a_16531_4952#" "a_15832_4670#" 0.245765
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00714323
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" -5.4286e-19
cap "m1_n1268_3395#" "a_5840_1868#" 0.0353356
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x1.x8.S" 2.56991
cap "a_n86_n245#" "a_n130_1153#" 0.397096
cap "a_17068_6564#" "a_17184_6956#" 39.6993
cap "a_7285_8487#" "a_6517_7798#" 1.79679
cap "a_2285_2234#" "a_1056_1868#" 140.289
cap "a_n6887_14037#" "a_n7047_13899#" 38.8042
cap "a_7130_6951#" "a_6990_6925#" 69.9631
cap "a_n7022_15702#" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0510655
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_20167_5950#" 177.677
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_14746_2883#" 195.154
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 0.828649
cap "a_19286_6968#" "a_18973_5924#" 0.0196205
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x11.VPWR" 51.1198
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16894_6968#" 36.3475
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0153766
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16113_5310#" 0.649931
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18505_6316#" 29.6994
cap "a_6533_1347#" "hgu_cdac_sw_buffer_0.x3.A" 0.215988
cap "a_12870_6444#" "a_12154_6052#" 1.80337
cap "a_6348_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 5.26478
cap "a_1732_6052#" "a_2036_7824#" 0.158499
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0129556
cap "a_6_1179#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.535018
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.X" 283.036
cap "a_9967_7798#" "a_9222_7824#" 198.527
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18412_5950#" 165.338
cap "a_1203_1153#" "a_138_1363#" 0.00800396
cap "a_5614_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.117238
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_0.x11.X" 8.50109
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.120847
cap "a_16531_5310#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.000836813
cap "a_9762_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.159919
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 0.0716814
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 221.202
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_0.x5.X" 64.1921
cap "a_879_11334#" "a_747_11682#" 25.8462
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.121291
cap "hgu_cdac_sw_buffer_0.x5.A" "a_6460_1842#" 0.00630575
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12044_1461#" 0.960812
cap "a_7071_6052#" "a_7305_6444#" 9.75667
cap "a_9146_1842#" "hgu_cdac_half_1.db<1>" 0.0288875
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x7.X" 125.348
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x2.A" 4.77486
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_8692_1179#" 2.00425
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x11.X" 473.733
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 110.452
cap "a_10479_8190#" "a_9762_8098#" 0.0445002
cap "a_334_10968#" "hgu_sarlogic_flat_0.x1.x8.S" 7.45619
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11190_1179#" 15.2319
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" 0.0147625
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 34.0146
cap "a_1164_n241#" "hgu_cdac_sw_buffer_1.x9.A" 205.742
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4842_7233#" 1.11108
cap "a_16581_6790#" "a_16113_6590#" 63.2838
cap "a_12352_2556#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0147205
cap "a_12573_2556#" "hgu_sarlogic_flat_0.x4.x17.X" 1.4535
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0163482
cap "a_18058_5316#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 511.421
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x29.Q" 39.8381
cap "a_3908_1179#" "hgu_cdac_sw_buffer_1.x3.A" 0.0984959
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_1.x1.X" 895.363
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6460_1842#" 0.00779117
cap "a_11853_2234#" "a_11244_1842#" 1.89299
cap "a_4362_1842#" "a_4976_1868#" 52.6208
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x11.X" 0.0213791
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_4670#" 647.404
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n54471_7657#" 0.237193
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 39.0091
cap "a_2786_2883#" "a_3007_2556#" 7.83272
cap "a_9990_8513#" "a_9762_8098#" 0.019576
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2829
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_1637_6052#" 0.64374
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_sw_buffer_0.x2.X" 269.735
cap "a_5396_6360#" "a_5182_6052#" 10.4326
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 336.871
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1666_n1100#" 5.06336
cap "a_2323_11578#" "a_2323_10792#" 9.94585
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "a_14654_8491#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6790_1545#" 2.72444
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x6.X" 591.923
cap "a_n770_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.00747626
cap "a_12098_1363#" "a_11625_1453#" 158.657
cap "a_11830_1153#" "a_11626_1153#" 116.99
cap "hgu_cdac_sw_buffer_0.x5.A" "a_7069_2234#" 0.000665994
cap "a_11388_1868#" "a_11244_1842#" 69.6746
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.012905
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19191_5950#" 5.85393
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n1170_1868#" 0.020664
cap "a_n422_1842#" "a_138_1363#" 0.269695
cap "a_2172_1179#" "a_1749_1347#" 3.85505
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x8.X" 2.5343
cap "a_406_11482#" "a_621_10615#" 0.0386255
cap "a_611_11594#" "hgu_sarlogic_flat_0.x1.x8.S" 22.4225
cap "hgu_cdac_sw_buffer_1.x5.A" "a_6006_1868#" 0.00572897
cap "a_n55391_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 1.51425
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0357462
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x51.Q" 34.3558
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.db<3>" 16.227
cap "a_12294_7824#" "a_12495_7824#" 0.333727
cap "a_9677_8487#" "a_11320_8513#" 0.0844036
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 5.63951
cap "a_8927_6951#" "a_10870_6951#" 0.0079393
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "a_10023_11664#" 0.309396
cap "a_9967_7798#" "a_10103_7824#" 69.9631
cap "a_8852_1842#" "m1_n1268_3395#" 0.0234172
cap "a_8398_1868#" "m1_n1268_3183#" 0.0381521
cap "a_11070_2234#" "a_11190_1179#" 0.000688362
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0720123
cap "a_5613_7233#" "a_5379_6925#" 9.45283
cap "a_n4429_7252#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 220.4
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x1.x8.S" 87.2042
cap "a_3802_1868#" "a_1222_1868#" 0.00366824
cap "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 4.05079
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 492.009
cap "a_17068_6564#" "a_15832_6596#" 26.4203
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.0368
cap "a_3929_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 1.30442
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x3.x54.CLK" 38.3734
cap "a_17775_6606#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 177.677
cap "hgu_cdac_sw_buffer_0.x4.A" "a_7069_2234#" 0.00083683
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16221_5950#" 0.013742
cap "a_16581_5924#" "a_18679_5924#" 0.0310359
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7558_1179#" 0.711466
cap "a_16088_10598#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 37.2235
cap "a_6842_1153#" "hgu_cdac_half_0.d<0>" 0.0472035
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_8927_6951#" 6.38566
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_sw_buffer_1.x5.X" 0.162139
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 1.40617
cap "a_9901_6078#" "a_9762_6052#" 0.256334
cap "hgu_cdac_sw_buffer_0.x12.X" "a_n335_1453#" 0.0282109
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16894_5950#" 0.196368
cap "a_7284_6925#" "a_7771_6925#" 272.731
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.00809475
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[3].Q" 0.217822
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x10.Y" 0.00570126
cap "a_n1058_3698#" "a_n1170_1868#" 0.000892689
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.d<5>" 6862.91
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12381_6951#" 0.189187
cap "a_9463_6052#" "a_9221_6078#" 124.312
cap "a_9761_6352#" "a_8908_6052#" 26.4434
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x2.x7.Y" 0.00591126
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0106809
cap "a_14654_7939#" "a_14726_7939#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_6968#" 363.14
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.02488
cap "hgu_cdac_sw_buffer_0.x6.A" "a_138_1363#" 0.241529
cap "hgu_cdac_sw_buffer_1.x5.A" "a_7228_2136#" 0.00264414
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 8.89957
cap "hgu_cdac_sw_buffer_0.x6.A" "a_6842_1153#" 0.289978
cap "a_17775_5950#" "a_15832_5950#" 0.0106193
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17068_6564#" 16.1709
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_15666_5950#" 0.0927918
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16581_5924#" 0.200791
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55674_7657#" 1.81162
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 1011.83
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.421124
cap "a_9676_6925#" "a_9464_7798#" 0.212014
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_1019_10793#" 0.854683
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "a_10023_11461#" 1.30211
cap "a_n572_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00977076
cap "a_12012_2136#" "hgu_cdac_sw_buffer_1.x3.A" 0.0270502
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x1.x8.S" 0.0127866
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x8.S" 6.52455
cap "hgu_tah_0.sw_n" "a_n1149_14701#" 0.675401
cap "a_7842_6262#" "hgu_cdac_half_1.d<0>" 0.0242391
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.db<0>" 0.046721
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 3.17833
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12491_8513#" 0.00901465
cap "a_11625_1453#" "a_10151_1179#" 0.000558011
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10397_7233#" 5.06036
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6959_12137#" 0.852074
cap "a_17068_6564#" "a_17068_5924#" 15.9638
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_3614_1868#" 0.0635464
cap "a_n54567_7835#" "a_n54471_7657#" 318.957
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0634704
cap "a_10234_6262#" "hgu_cdac_half_1.db<1>" 0.00518593
cap "a_12012_2136#" "a_12543_1179#" 0.40551
cap "a_6370_8513#" "a_6830_7824#" 0.305162
cap "a_6536_8513#" "a_6517_7798#" 0.663376
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19144_4952#" 19.0455
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x2.A" 1.96762
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 0.0458191
cap "a_n1336_1868#" "a_n472_2150#" 0.245765
cap "a_10638_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.160286
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.00779074
cap "a_14566_7801#" "a_14566_7525#" 31.6127
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19191_5632#" 0.270609
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x5.X" 167.918
cap "a_3499_1331#" "hgu_cdac_half_0.d<0>" 0.0176576
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.0128353
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 88.08
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12019_8795#" 10.4709
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.169952
cap "a_4598_6925#" "a_4424_7317#" 205.485
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "a_10575_16177#" 0.102077
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_14650#" 0.100893
cap "a_3050_3698#" "hgu_cdac_half_1.db<1>" 0.056276
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0703234
cap "a_n6526_6819#" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 39.2957
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n28_11682#" 0.025178
cap "a_2814_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0116613
cap "a_19144_6232#" "a_19286_5950#" 4.12335
cap "a_7788_6360#" "hgu_sarlogic_flat_0.x3.x7.X" 0.6925
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 0.424779
cap "a_20167_5326#" "a_18973_5510#" 0.603924
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x27.X" 618.792
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3326_3698#" 1.05912
cap "a_16287_5284#" "a_16799_5632#" 0.97482
cap "hgu_cdac_sw_buffer_1.x9.A" "a_3595_1153#" 0.210551
cap "a_4196_9386#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.16535
cap "a_11685_8879#" "a_11601_8879#" 9.7173
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x57.CLK" 47.7238
cap "a_n53647_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.081713
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 227.184
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19460_5924#" 84.9096
cap "a_6754_1842#" "a_7316_2883#" 2.63475
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3860_2556#" 0.0950198
cap "a_12154_6052#" "a_12293_6078#" 0.256334
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 9537.75
cap "a_12153_6352#" "a_12494_6078#" 1.18465
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x5.X" 23.754
cap "a_12490_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 0.104803
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 10.3878
cap "a_3499_1331#" "hgu_cdac_sw_buffer_0.x6.A" 0.116246
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11320_8513#" 164.289
cap "hgu_cdac_half_1.d<1>" "a_10234_6262#" 0.0211974
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n6994_7879#" 18.7958
cap "a_19144_5310#" "a_18058_5316#" 5.76454
cap "a_9522_6951#" "a_9894_6951#" 0.333727
cap "a_6370_8513#" "a_7235_8795#" 2.75572
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 90.7294
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.d<2>" 19.323
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4580_1868#" 7.01863
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_3.x9.X" 5.38572
cap "a_4001_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 9.59031
cap "a_n4429_7252#" "a_n4479_7727#" 0.272419
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x1.A" 115.329
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.125718
cap "a_12152_1868#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.189623
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7029_6360#" 1.01795
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14492_2883#" 257.143
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.14129
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0201956
cap "a_n134_11726#" "a_108_11334#" 123.976
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_52_2136#" 3.56125
cap "hgu_cdac_sw_buffer_1.x1.A" "a_2544_n241#" 0.00698779
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x3.x20.Q" 150.941
cap "a_4144_8513#" "a_3378_9360#" 0.381844
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1454_6950#" 3.83721
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 0.021846
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n7047_12413#" 0.145594
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x2.x2.floating" 10.4149
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.113219
cap "a_n53364_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0328849
cap "a_15832_5316#" "a_16894_5950#" 0.09028
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.190895
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.48429
cap "a_2347_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 32.6287
cap "hgu_cdac_half_1.d<1>" "a_3050_3698#" 0.0170154
cap "a_n1336_1868#" "a_n1285_1331#" 0.612622
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200.226
cap "a_n6526_6819#" "a_n7766_6446#" 57.1063
cap "a_1587_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 39.1667
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4679_6052#" 182.237
cap "a_8908_6052#" "a_9697_6078#" 0.0419646
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_8227#" 368.384
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_n1209_7728#" 4.758
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 70.2445
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_sw_buffer_1.x5.X" 2.78489
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 163.55
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_0.db<1>" 0.0986854
cap "a_11538_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "a_n55391_7113#" "a_n55487_7835#" 0.465119
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 473.346
cap "a_5291_7317#" "a_4892_6925#" 1.32533
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.0237203
cap "hgu_sarlogic_flat_0.x4.x18.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.576537
cap "a_14404_2136#" "a_14746_2883#" 2.318
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_0.x5.A" 1.17615
cap "a_6829_6078#" "a_8288_6078#" 0.00576443
cap "a_14018_1153#" "hgu_sarlogic_flat_0.x3.x66.CLK" 158.257
cap "hgu_tah_0.tah_vn" "a_n7766_6446#" 37.8546
cap "a_15832_5316#" "a_15666_5950#" 0.0449887
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3614_1868#" 0.169267
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10675_1331#" 0.875594
cap "a_7510_7824#" "a_6830_7824#" 0.37344
cap "a_12069_8487#" "a_11915_8513#" 9.42692
cap "a_7284_6925#" "a_6830_7824#" 0.0332764
cap "a_10675_1331#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0249548
cap "a_9739_14835#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 157.771
cap "a_n6887_12551#" "a_n7047_12413#" 38.8042
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 402.9
cap "a_n7766_6446#" "a_n6994_7879#" 109.816
cap "a_n643_1347#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 3.21627
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.186
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1752_8513#" 339.705
cap "hgu_cdac_sw_buffer_1.x4.A" "a_11317_1347#" 0.0330642
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x3.x36.Q" 1.20374
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_1454_6950#" 0.383876
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.Q_N" 156.719
cap "a_3165_1868#" "hgu_cdac_half_0.db<1>" 0.00163562
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 358.769
cap "a_5840_1868#" "a_6370_2234#" 0.0445002
cap "a_11601_8879#" "a_12069_8487#" 63.2838
cap "a_2347_8513#" "hgu_sarlogic_flat_0.x3.x3.X" 0.287663
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_15125_1868#" 0.363255
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2151_6078#" 0.0378064
cap "a_12352_2883#" "a_13065_2708#" 9.56659
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.d<1>" 22.5795
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_0.x4.A" 27.7751
cap "hgu_tah_0.sw_n" "a_n595_7253#" 0.222604
cap "a_18679_6564#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.107672
cap "a_10771_1153#" "a_8925_1347#" 0.00185991
cap "a_18505_6590#" "a_18505_6316#" 4.45453
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x1.x4.Y" 10.3333
cap "a_n422_1842#" "a_n1336_1868#" 139.667
cap "a_611_11594#" "a_1123_11360#" 0.0668742
cap "a_9382_6925#" "a_9383_8487#" 0.259422
cap "a_9208_7317#" "a_8928_8513#" 0.00852014
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0200037
cap "a_5110_6951#" "a_4738_6951#" 0.333727
cap "a_16581_5924#" "a_18973_5924#" 0.0229474
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_1.db<0>" 81.4969
cap "a_11856_7798#" "a_11601_8879#" 0.0246413
cap "a_12154_8098#" "a_11775_8487#" 0.392056
cap "a_4978_6052#" "a_5694_6444#" 1.80337
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4212_1868#" 38.8219
cap "a_7772_8487#" "a_8762_8513#" 1.16178
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 432.273
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_1587_9386#" 0.735728
cap "a_11561_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.786839
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "a_1637_6052#" 177.677
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.107047
cap "a_12287_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0404132
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 2.69926
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8814_7798#" 3.67671
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "a_n55674_7657#" 0.837775
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 127.315
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.00734992
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_1.x4.A" 0.0982832
cap "a_3104_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.00113422
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 21.6946
cap "a_1586_2234#" "a_1222_1868#" 1.80337
cap "a_1410_1868#" "a_1676_1842#" 0.080689
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8762_8513#" 0.548172
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.234394
cap "a_11508_8513#" "a_11685_8879#" 0.893863
cap "a_n422_1842#" "a_773_1868#" 0.560819
cap "a_9762_6052#" "a_8761_6951#" 0.065159
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x7.X" 8.69563
cap "a_407_11578#" "a_n1149_11676#" 0.0270593
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5782.62
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 1.04027
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x13.X" 0.0197235
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_18224_5950#" 0.00417535
cap "hgu_tah_0.sw_n" "a_334_10641#" 0.058345
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1.1939
cap "a_20167_5950#" "a_18058_5950#" 0.103437
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0371751
cap "hgu_cdac_sw_buffer_1.x9.A" "a_10790_1868#" 0.0166258
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 0.00691721
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3000_2883#" 1.63159
cap "a_12352_2883#" "a_12573_2556#" 7.83272
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16113_6316#" 0.0274004
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8423_2883#" 2.65299
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x2.x3.Y" 0.193547
cap "a_16581_6790#" "a_18973_6790#" 0.0221825
cap "a_4979_7798#" "a_4638_8106#" 0.124974
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.x2.X" 1.52925
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_11708_6951#" 0.121751
cap "a_3894_2234#" "a_3802_1868#" 36.9161
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x5.X" 0.00574131
cap "a_16041_12263#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.2274
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_9115_6951#" 0.0133968
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.344306
cap "a_7371_7798#" "a_7285_8487#" 0.463359
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4143_6951#" 0.00594649
cap "a_5840_1868#" "a_6460_1842#" 149.185
cap "a_4438_7824#" "a_4914_7824#" 0.00286714
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 24.0002
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 4.59289
cap "a_3908_1179#" "hgu_cdac_sw_buffer_1.x6.A" 0.0716554
cap "a_3977_6951#" "a_4425_8879#" 0.00830134
cap "a_1945_11268#" "hgu_sarlogic_flat_0.x2.x3.Y" 6.09386
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0471713
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_6006_1868#" 0.167596
cap "a_15666_4670#" "a_16287_4644#" 116.949
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 109.4
cap "a_7072_7798#" "a_6830_7824#" 123.93
cap "a_7370_8098#" "a_6517_7798#" 26.4434
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 1.81045
cap "hgu_cdac_half_1.db<0>" "a_12153_6352#" 0.0286237
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4449_1453#" 0.0204579
cap "a_2476_1461#" "a_1516_1179#" 0.0121322
cap "a_2195_1545#" "a_1749_1347#" 4.12335
cap "a_14018_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 673.174
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.336376
cap "hgu_cdac_half_1.db<0>" "a_n2773_7252#" 1.83938
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14222_1153#" 5.44237
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_half_1.db<4>" 27.959
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.x9.X" 0.0120955
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "a_n54284_7835#" 0.465119
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1502_2234#" 0.000160685
cap "a_1587_9386#" "hgu_sarlogic_flat_0.x1.x8.S" 1.4331
cap "a_3894_2234#" "a_3926_2530#" 0.454338
cap "a_382_1545#" "a_583_1179#" 0.898742
cap "a_13709_1347#" "hgu_cdac_half_0.db<1>" 0.0723091
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n3651_7087#" 0.0112564
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7843_8008#" 0.0424495
cap "a_773_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.00203599
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_4449_1453#" 87.1791
cap "hgu_cdac_sw_buffer_3.x11.A" "hgu_cdac_half_1.db<1>" 0.400345
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12154_6052#" 182.981
cap "a_7072_7798#" "a_4979_7798#" 0.00166792
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5450_6262#" 181.022
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1622_1179#" 0.045336
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12490_6951#" 0.0311663
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_8762_8513#" 0.0494863
cap "a_7369_6352#" "a_7771_6925#" 0.342844
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0322592
cap "m1_n1268_3183#" "a_9620_2136#" 0.0862369
cap "m1_n1268_3395#" "a_9461_2234#" 0.00410933
cap "a_18224_6596#" "a_16581_6790#" 0.0532997
cap "a_18058_6596#" "a_17068_6564#" 1.16178
cap "a_12098_1363#" "hgu_cdac_sw_buffer_1.x5.A" 0.0246831
cap "a_18679_5284#" "a_18679_5924#" 9.22741
cap "a_18224_5316#" "a_18505_6316#" 0.156454
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8586_1868#" 1.41426
cap "a_14566_8077#" "a_12154_8098#" 0.127479
cap "a_5205_6951#" "a_4598_6925#" 1.87354
cap "a_12090_7824#" "a_11856_7798#" 7.07352
cap "a_18923_6232#" "a_18224_5950#" 0.245765
cap "a_6533_1347#" "a_7046_1153#" 1.89299
cap "a_6300_1179#" "a_7314_1363#" 63.3099
cap "a_11508_8513#" "a_12069_8487#" 0.00329396
cap "a_12382_8513#" "a_12556_8487#" 196.703
cap "a_15666_5316#" "a_15832_5316#" 744.453
cap "a_4836_2136#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.217126
cap "a_4068_1842#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0222528
cap "a_5840_1868#" "a_7069_2234#" 140.289
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x29.Q" 32.9516
cap "a_12626_6262#" "a_13072_6078#" 36.6828
cap "a_3977_6951#" "a_3978_8513#" 0.690418
cap "hgu_cdac_half_1.d<4>" "a_n1209_7728#" 223.202
cap "a_4125_7798#" "a_4143_6951#" 0.348013
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.0126978
cap "a_n782_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.997103
cap "a_4533_2150#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00296247
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 431.349
cap "a_12342_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0693189
cap "a_14566_7525#" "a_14654_7663#" 2.2654
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "a_18058_4670#" 0.294089
cap "a_6300_1179#" "hgu_cdac_half_0.db<0>" 0.1436
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_1.x1.X" 0.0196425
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 0.185934
cap "hgu_cdac_sw_buffer_1.x5.A" "a_8232_1868#" 0.00602276
cap "a_16197_6316#" "a_15832_5950#" 0.0445002
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1179.18
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6676_7789#" 524.707
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10023_11664#" 6.51573
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 0.203635
cap "a_12382_8513#" "a_12154_8098#" 0.019576
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_1161_10968#" 1.40823
cap "a_13476_1179#" "a_13163_1153#" 245.354
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 6.54066
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_1.x9.A" 0.100639
cap "a_140_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 100.839
cap "a_4362_1842#" "hgu_cdac_sw_buffer_1.x5.A" 0.000293793
cap "a_7370_6052#" "a_7507_6444#" 9.07266
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 3.45811
cap "a_17775_5950#" "a_17775_6606#" 4.18774
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.186597
cap "a_10099_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0168768
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_3.x11.A" 0.132627
cap "a_n1147_7253#" "a_n871_7253#" 0.529752
cap "a_n716_1842#" "a_n107_2234#" 1.89299
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.379357
cap "a_n876_1179#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 14.1995
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n2773_7252#" 0.00423163
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x32.Q_N" 27.8315
cap "a_13636_1842#" "a_13930_1842#" 198.527
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x11.A" 0.130659
cap "a_8928_8513#" "a_9317_8513#" 1.90245
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x21.Q" 118.022
cap "a_12293_6078#" "a_12494_6078#" 0.333727
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.db<0>" 89.7188
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 226.754
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x8.S" 90.2433
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n55487_7835#" 2.89925
cap "hgu_cdac_sw_buffer_0.x3.A" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00326904
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7502_6951#" 0.495542
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x3.x57.CLK" 8.74048
cap "hgu_cdac_sw_buffer_0.x3.A" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00326904
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 3.45184
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9762_6052#" 0.0365312
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0184968
cap "a_19460_5924#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 0.356037
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_10681_7824#" 14.6564
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1114_n1100#" 0.00659607
cap "a_9761_6352#" "a_9989_6951#" 0.0111129
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0259323
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n1170_1868#" 0.54125
cap "a_12012_2136#" "hgu_cdac_sw_buffer_1.x6.A" 0.0051957
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16020_4670#" 2.6032
cap "a_7130_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 2.66952
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0198857
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 0.471391
cap "a_11626_1153#" "hgu_cdac_sw_buffer_0.x5.A" 0.224098
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.db<1>" 0.220193
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_10023_11461#" 0.0118023
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n7760_6349#" 170.831
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6369_6951#" 0.556587
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x72.CLK" 1.2938
cap "a_15832_5316#" "a_18058_5316#" 0.0400429
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x11.X" 0.721308
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x1.X" 0.134605
cap "a_4124_6052#" "a_3058_6262#" 0.00798209
cap "hgu_cdac_half_0.db<0>" "a_1107_1331#" 0.0555188
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13476_1179#" 0.5212
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2057_1453#" 3.77169
cap "a_15125_1868#" "a_13930_1842#" 0.584382
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_5987_1153#" 134.494
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 36.8945
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1114_n1100#" 0.00549088
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x4.x5.Q" 0.0103428
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.129199
cap "a_11614_7824#" "a_11320_8513#" 0.906114
cap "a_16581_4644#" "a_16020_4670#" 0.00576443
cap "a_16113_5036#" "a_16197_5036#" 9.7173
cap "a_15832_5316#" "a_15832_4670#" 9.90262
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9364_1868#" 0.61337
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_3.x11.X" 80.9438
cap "a_2058_1153#" "a_1107_1331#" 0.00986741
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 804.935
cap "a_12012_2136#" "a_10624_1868#" 32.1353
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_2820_11667#" 0.265843
cap "a_19694_6590#" "a_19460_6564#" 9.45283
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14222_1153#" 483.423
cap "a_12291_6444#" "a_12153_6352#" 0.10945
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.d<6>" 22.0361
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4598_6925#" 201.018
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4424_7317#" 0.195351
cap "hgu_cdac_half_1.db<0>" "a_11763_1545#" 0.0276743
cap "hgu_cdac_half_1.db<0>" "a_13930_1842#" 0.212505
cap "a_11856_7798#" "a_9762_8098#" 0.0252983
cap "a_11626_1153#" "hgu_cdac_sw_buffer_0.x4.A" 0.384544
cap "a_9379_10598#" "a_9291_10460#" 70.3566
cap "a_13953_1179#" "a_13709_1347#" 7.07352
cap "a_n2251_7253#" "hgu_cdac_half_1.db<1>" 0.573898
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.53098
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9698_7824#" 1.39328
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "a_n54754_7657#" 13.492
cap "a_10478_6444#" "a_9966_6052#" 0.0668742
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16980_6590#" 4.98215
cap "a_10680_6078#" "a_9762_6052#" 70.8078
cap "a_11937_2234#" "a_10624_1868#" 0.213477
cap "hgu_cdac_half_1.db<0>" "a_n7047_14175#" 0.046721
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x17.X" 0.546667
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 30.9705
cap "a_16113_5036#" "hgu_sarlogic_flat_0.x3.x51.Q" 38.9735
cap "a_n6934_15288#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 74.0066
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 2279
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x6.floating" 1.66702
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2444_2136#" 0.0349268
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.0163078
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x3.x63.CLK" 158.43
cap "a_4978_8098#" "a_4598_6925#" 1.49914
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1716_n241#" 1.78194
cap "a_2489_15124#" "a_2373_14732#" 39.6993
cap "a_7370_6052#" "hgu_cdac_half_1.db<0>" 0.0350813
cap "a_10102_6078#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.482279
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.187498
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 2533.13
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x9.Y" 76.3008
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_11153_6951#" 0.0197159
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9545_2234#" 0.466705
cap "a_7371_7798#" "a_6536_8513#" 0.117861
cap "a_7575_7798#" "a_6370_8513#" 0.695583
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "a_n55304_6595#" 3.35217
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n53930_7835#" 0.560766
cap "a_12672_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.4293
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n54284_7835#" 0.0555112
cap "a_n7022_15426#" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 0.276178
cap "a_10638_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 0.852074
cap "a_5182_6052#" "a_4977_6352#" 152.989
cap "a_11625_1453#" "hgu_cdac_sw_buffer_1.x5.A" 0.0860154
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.647473
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_5889_2708#" 4.86596
cap "a_6460_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.00874349
cap "a_19372_5310#" "a_18973_5510#" 0.357086
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19144_6590#" 18.98
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1076.72
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 74.5124
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x2.A" 0.493175
cap "m1_n1268_3395#" "a_n424_3698#" 2.97963
cap "a_9677_8487#" "a_9383_8487#" 198.527
cap "a_2586_6052#" "a_2790_6052#" 116.949
cap "a_12098_1363#" "hgu_cdac_half_1.db<1>" 0.00279076
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 331844
cap "a_9222_7824#" "a_9382_6925#" 1.47701
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18973_4644#" 0.280892
cap "a_6369_6951#" "a_7771_6925#" 49.2297
cap "hgu_cdac_sw_buffer_1.x4.A" "a_13462_2234#" 1.82153e-05
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1222_1868#" 0.0107142
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12068_6925#" 111.279
cap "hgu_cdac_half_1.d<0>" "a_13016_1868#" 0.0328522
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.0778041
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.156689
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x4.X" 32.9884
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x3.A0" 62.1974
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_half_0.db<1>" 0.544034
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4424_7317#" 1.9158
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9676_6925#" 4.98284
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4893_8487#" 2.65281
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.213372
cap "a_8232_1868#" "hgu_cdac_half_1.db<1>" 0.00465618
cap "a_9222_7824#" "a_9383_8487#" 2.49842
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.118255
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x11.X" 1712.63
cap "a_3841_14374#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.132703
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 29.0026
cap "a_192_1868#" "a_1056_1868#" 0.108588
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 5035.55
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.112901
cap "a_5118_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.94313
cap "a_8710_2530#" "a_8232_1868#" 1.04133
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.OUT" 20.7921
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_8281_2708#" 4.84241
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0649772
cap "a_14358_1179#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0971776
cap "a_10681_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0808349
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3841_14650#" 0.169228
cap "a_3908_1179#" "a_4654_1153#" 198.527
cap "hgu_cdac_sw_buffer_0.x8.X" "hgu_cdac_half_0.db<1>" 0.0534529
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "a_n1149_11676#" 0.309396
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "a_14726_8215#" 0.243549
cap "a_7069_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 817.774
cap "hgu_cdac_sw_buffer_1.x5.A" "a_5987_1153#" 0.111349
cap "a_17184_5950#" "a_17003_5950#" 0.0411078
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6422_7798#" 181.954
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_half_0.db<0>" 76.8684
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 722.086
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7314_1363#" 334.037
cap "a_18679_5284#" "a_18973_5924#" 0.06093
cap "a_14654_8077#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.852074
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_5840_1868#" 0.115323
cap "a_n4429_7252#" "hgu_cdac_sw_buffer_3.x11.A" 0.320323
cap "a_1749_1347#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0819856
cap "a_8379_1153#" "hgu_cdac_half_0.d<1>" 0.0974512
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x4.X" 0.236957
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_8813_6052#" 0.227235
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00730803
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.08821
cap "a_11319_6951#" "a_12286_6951#" 1.25671
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x20.Q" 2.51916
cap "hgu_cdac_sw_buffer_2.x7.X" "a_n607_7947#" 107.446
cap "a_6754_1842#" "hgu_cdac_half_0.d<1>" 4.55663e-05
cap "a_6842_1153#" "hgu_sarlogic_flat_0.x3.x57.CLK" 158.428
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 83552.8
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 106.5
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.08269
cap "hgu_cdac_half_1.db<0>" "a_4029_6052#" 0.0100528
cap "a_5450_6262#" "a_5495_6951#" 0.0100638
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x54.CLK" 34.3662
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.150221
cap "a_16000_10460#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1.54065
cap "a_1863_9386#" "a_2914_9360#" 4.48228
cap "a_7371_7798#" "a_7711_7824#" 0.0603549
cap "a_7575_7798#" "a_7510_7824#" 0.97482
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2058_1153#" 684.233
cap "a_7575_7798#" "a_7284_6925#" 1.40342
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 342.625
cap "a_n7660_7467#" "a_n7390_7871#" 76.3145
cap "a_1382_10641#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.574638
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_52_2136#" 2.71385
cap "a_n6934_10472#" "hgu_cdac_half_1.d<5>" 0.00811169
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 451.866
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.102411
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x3.x36.Q" 0.58183
cap "a_18412_4670#" "a_18589_5036#" 0.893863
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_0.x1.X" 22.08
cap "a_10151_1179#" "hgu_cdac_half_1.db<1>" 0.060613
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1247_2556#" 0.795291
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0033549
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_cdac_half_1.d<2>" 0.0064228
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1610_1868#" 0.393963
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 17.664
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_sw_buffer_0.x5.X" 305.317
cap "a_3841_14650#" "a_4001_14512#" 38.8042
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4836_2136#" 0.0349268
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 10.7245
cap "a_9706_1363#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 320.793
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 271.046
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 70.4649
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_cdac_half_1.d<2>" 0.00692563
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.db<4>" 13.3632
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_1.x5.X" 234.326
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 189.002
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.232134
cap "a_11763_1545#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0386849
cap "a_10790_1868#" "a_11244_1842#" 116.99
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 1054.8
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14329_2234#" 0.252437
cap "a_5397_8106#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.1667
cap "a_13476_1179#" "a_14245_2234#" 0.35913
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x28.Q" 32.687
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9382_6925#" 0.00488663
cap "a_3841_14650#" "a_2285_14758#" 0.022332
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1564_2883#" 0.571776
cap "a_4587_1545#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0197366
cap "a_6_1179#" "a_n220_1179#" 0.333727
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 43989.3
cap "hgu_cdac_half_0.db<0>" "a_11070_2234#" 0.000176737
cap "a_12556_8487#" "a_13263_8513#" 96.845
cap "a_3222_8795#" "a_3978_8513#" 0.0405978
cap "a_18613_5950#" "a_18412_5950#" 0.367362
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6887_12551#" 9.24709
cap "a_n197_1545#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.0098881
cap "a_13182_1868#" "a_13636_1842#" 116.99
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0047546
cap "a_6841_1453#" "a_8798_1179#" 0.108588
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9383_8487#" 0.0090282
cap "a_1716_n241#" "hgu_cdac_half_0.db<0>" 0.635739
cap "a_1390_n460#" "hgu_cdac_half_0.db<1>" 0.0296048
cap "a_9209_8879#" "a_9317_8513#" 8.11912
cap "a_5104_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525595
cap "a_11625_1453#" "hgu_cdac_half_1.db<1>" 0.00118043
cap "a_15666_5316#" "a_18224_5316#" 0.00290076
cap "m1_n1268_3395#" "a_2786_2883#" 0.083516
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.x29.Q_N" 32.3115
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16799_6912#" 3.74156
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.0296591
cap "hgu_cdac_half_0.d<1>" "a_2544_n241#" 0.981769
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 43985.2
cap "hgu_cdac_sw_buffer_1.x9.A" "a_6286_2234#" 0.000160685
cap "a_10235_8008#" "a_10479_7824#" 8.11912
cap "a_10771_1153#" "a_11084_1179#" 245.354
cap "a_18058_5950#" "a_18224_5950#" 741.333
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_9676_6925#" 0.033003
cap "a_n1158_n1744#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0855305
cap "a_5897_7824#" "a_4979_7798#" 66.364
cap "a_3004_6360#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 1.35998
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.024613
cap "a_n542_11334#" "a_407_11578#" 0.103437
cap "hgu_cdac_sw_buffer_2.x8.X" "hgu_cdac_sw_buffer_2.x11.A" 0.140969
cap "a_11300_6052#" "a_11613_6078#" 272.731
cap "a_14654_8215#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.622027
cap "a_3960_3698#" "a_5176_2883#" 1.12203
cap "a_5840_1868#" "a_6704_2150#" 0.245765
cap "hgu_cdac_half_1.d<5>" "a_n6934_10748#" 0.00811169
cap "a_6369_6951#" "a_6830_7824#" 0.220769
cap "a_9895_8513#" "a_9523_8513#" 0.333727
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4449_1453#" 41.7197
cap "a_5396_6360#" "hgu_sarlogic_flat_0.x3.x4.X" 0.286444
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14352_1868#" 1.10747
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11600_7317#" 0.000198454
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0860553
cap "a_n6959_12413#" "a_n7047_12413#" 2.2654
cap "a_9966_6052#" "a_10163_6925#" 0.252137
cap "a_1676_1842#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0174787
cap "a_7284_6925#" "a_5379_6925#" 0.037086
cap "a_11317_1347#" "hgu_cdac_half_0.d<0>" 0.0186936
cap "a_6533_1347#" "hgu_cdac_sw_buffer_1.x4.A" 0.0330642
cap "a_6991_8487#" "a_7285_8487#" 198.527
cap "a_n53930_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 53.3154
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_7507_6444#" 0.943249
cap "a_12155_7798#" "a_12573_8106#" 2.75572
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3497_2708#" 114.706
cap "a_13182_1868#" "a_15125_1868#" 0.017939
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_6460_1842#" 0.0198401
cap "a_19694_5310#" "a_19460_5284#" 9.45283
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_2.x9.X" 0.101252
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 157.016
cap "m1_n1268_3183#" "a_3326_3698#" 0.314504
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x27.X" 1.05977
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7597_6951#" 180.461
cap "a_9221_6078#" "a_11205_6052#" 0.0073283
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x12.X" 0.0154543
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x11.X" 0.128625
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_4599_8487#" 0.0188454
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0158656
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_5205_6951#" 0.176896
cap "a_11853_2234#" "a_11756_1868#" 3.85505
cap "a_3783_9360#" "a_2036_7824#" 0.305872
cap "a_17775_4670#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 74.4413
cap "a_1502_2234#" "a_1970_1842#" 63.3099
cap "a_11320_8513#" "a_11319_6951#" 0.138629
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.664929
cap "a_13182_1868#" "hgu_cdac_half_1.db<0>" 22.9887
cap "a_6829_6078#" "a_5896_6078#" 0.0341697
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_cdac_sw_buffer_0.x4.A" 0.00141125
cap "a_11625_1453#" "hgu_cdac_half_1.d<1>" 0.434852
cap "a_7072_7798#" "a_7575_7798#" 1.87354
cap "a_7370_8098#" "a_7371_7798#" 750.427
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13880_2150#" 0.678273
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12358_6052#" 0.470604
cap "a_13582_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 14.8522
cap "a_11317_1347#" "hgu_cdac_sw_buffer_0.x6.A" 0.120405
cap "a_2586_6052#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0324544
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 288.567
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_half_0.db<1>" 0.0768509
cap "a_11538_1842#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0245554
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_2.x1.A" 50.8802
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 394.297
cap "a_5451_8008#" "a_5206_8513#" 0.035885
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_5117_6078#" 0.334662
cap "a_n55674_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 204.228
cap "a_11244_1842#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2.6231
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_10870_6951#" 0.00187641
cap "a_11388_1868#" "a_11756_1868#" 0.333727
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x1.x8.S" 0.093783
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12068_6925#" 0.323266
cap "a_3929_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.22861
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9371_1545#" 16.4083
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n1209_7728#" 0.0558321
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0117243
cap "hgu_cdac_half_0.db<0>" "a_4068_1842#" 0.00520527
cap "hgu_cdac_half_0.db<1>" "a_3614_1868#" 0.0204547
cap "a_8678_2234#" "hgu_cdac_half_0.db<1>" 0.000195011
cap "a_9146_1842#" "hgu_cdac_half_0.db<0>" 0.0165676
cap "a_7888_8513#" "a_8928_8513#" 0.0414372
cap "a_10235_8008#" "a_10164_8487#" 0.00297028
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n890_2234#" 149.723
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 0.0158185
cap "a_2172_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 7.30557
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 6.2354
cap "a_18224_5316#" "a_18058_5316#" 739.975
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_1114_n1100#" 0.0136482
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_half_0.d<0>" 0.0396163
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18224_5950#" 248.822
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 800.124
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_1.x4.A" 0.0982832
cap "hgu_sarlogic_flat_0.x3.x2.X" "a_1752_8513#" 0.0062685
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.0592115
cap "a_13636_1842#" "m1_n1268_3183#" 0.0342025
cap "a_3614_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.25852
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0895048
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7069_2234#" 0.278404
cap "a_5891_1331#" "hgu_sarlogic_flat_0.x4.x12.X" 2.59492
cap "a_9221_6078#" "a_6829_6078#" 0.00535439
cap "a_7370_6052#" "a_7710_6078#" 0.0603549
cap "a_8908_6052#" "a_7071_6052#" 0.00185744
cap "hgu_cdac_sw_buffer_2.x1.A" "a_n1209_7728#" 0.269088
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14329_2234#" 3.08283
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_3408_9386#" 35.2593
cap "a_n2301_7728#" "a_n607_7947#" 0.00792631
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x4.x12.X" 28.5497
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 164796
cap "a_5064_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.658541
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2667
cap "a_9146_1842#" "a_9706_1363#" 0.269695
cap "a_2207_8487#" "a_2814_8513#" 1.87354
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.101732
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5205_6951#" 2.8967
cap "a_9877_2150#" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.807022
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 4.00105
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x75.Q_N" 3.02027
cap "a_6087_8513#" "a_6086_6951#" 0.0984856
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.d<2>" 3.7449
cap "a_3866_15901#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.638094
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_half_0.d<0>" 23.2578
cap "a_n386_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.17942
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x63.CLK" 32.3361
cap "a_9677_8487#" "a_9222_7824#" 0.0567435
cap "a_3908_1179#" "a_4385_1179#" 0.0195981
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16799_6912#" 3.8888
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_1.x3.A" 0.00900828
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x7.X" 0.969957
cap "hgu_sarlogic_flat_0.x3.x72.Q_N" "a_7771_6925#" 123.549
cap "a_11614_7824#" "a_12359_7798#" 198.527
cap "m1_n1268_3183#" "a_15125_1868#" 0.0245161
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_1454_6950#" 1.04219
cap "a_n197_1545#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.966859
cap "a_11300_6052#" "a_11301_7798#" 0.526635
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 5.54437
cap "a_n55674_7113#" "a_n55770_7835#" 0.465119
cap "a_2532_2883#" "a_2057_1453#" 0.00138877
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7570_2556#" 1.82585
cap "m1_n1268_3183#" "hgu_cdac_half_1.db<0>" 32.9528
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x75.SET_B" 1.18744
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.146417
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "a_108_11334#" 0.0432467
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_6517_7798#" 2.0121
cap "hgu_cdac_half_1.db<1>" "a_n7390_7871#" 0.0943712
cap "a_5367_1179#" "a_6841_1453#" 0.000279005
cap "a_2057_14758#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.0215819
cap "a_2207_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 2.88396
cap "a_n134_11726#" "a_621_10615#" 0.294559
cap "a_n335_1453#" "a_n716_1842#" 0.450889
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.db<1>" 0.0386844
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 277.077
cap "a_12382_8513#" "a_12555_6925#" 0.004818
cap "a_1502_2234#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00417484
cap "a_n6887_13761#" "hgu_cdac_half_1.d<3>" 0.00918182
cap "a_9348_1179#" "a_8925_1347#" 3.85505
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11205_6052#" 100.003
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0244846
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0790213
cap "hgu_cdac_sw_buffer_0.x4.X" "a_n220_1179#" 0.0342721
cap "a_4398_1545#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0837001
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.000696094
cap "a_n424_3698#" "hgu_sarlogic_flat_0.x3.x30.Q" 1.05785
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9332_12263#" 0.852074
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_14037#" 0.185589
cap "a_2323_11578#" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 0.0415152
cap "a_8086_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 2.23775
cap "a_11626_1153#" "a_13067_1331#" 0.539343
cap "a_n2219_8368#" "hgu_cdac_sw_buffer_2.x4.X" 5.1238
cap "a_10280_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.378001
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.00428864
cap "a_2141_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.476464
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3408_9386#" 51.6263
cap "hgu_tah_0.sw" "a_1945_10648#" 10.2615
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9762_6052#" 2.73841
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0249511
cap "a_9221_6078#" "a_9676_6925#" 0.0336324
cap "hgu_cdac_sw_buffer_1.x9.A" "a_6842_1153#" 0.116854
cap "hgu_cdac_sw_buffer_0.x11.A" "a_n148_n1104#" 0.0244968
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16041_11849#" 0.128668
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.00677529
cap "a_7305_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.941937
cap "a_4922_1363#" "a_5166_1179#" 8.06792
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12358_6052#" 304.37
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13880_2150#" 14.4372
cap "a_7046_1153#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0155102
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5380_8487#" 10.3372
cap "a_2151_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 2.01551
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_3.x11.X" 0.00763642
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_1.x6.X" 217.015
cap "a_7887_6951#" "a_7597_6951#" 28.1914
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 27.1266
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n54752_8227#" 99.1045
cap "a_11813_6360#" "a_12154_6052#" 0.124974
cap "a_12089_6444#" "a_12153_6352#" 0.213477
cap "a_16581_4644#" "a_16799_4670#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_cdac_half_1.db<0>" 0.0333402
cap "a_6604_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.235301
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_608_2883#" 1.7653
cap "a_10479_8190#" "a_10681_7824#" 0.893863
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_n1149_14701#" 4.13876
cap "a_2444_2136#" "a_1970_1842#" 264.903
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.169228
cap "hgu_cdac_half_1.d<1>" "a_n7390_7871#" 0.037623
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0437498
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x11.A" 90.1773
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16894_5950#" 0.0623035
cap "a_1592_14732#" "a_1732_15124#" 69.9631
cap "a_6817_8879#" "a_6370_8513#" 149.863
cap "a_6991_8487#" "a_6536_8513#" 153.051
cap "a_18589_6316#" "a_18058_5950#" 0.626952
cap "a_8925_1347#" "a_8798_1179#" 25.6382
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x75.SET_B" 3.57457
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00125265
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.0251026
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 0.276178
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x8.X" 0.0647258
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_5987_1153#" 8.64192
cap "a_2141_2150#" "a_1056_1868#" 0.10945
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0324167
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.304374
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x1.x9.Y" 8.7874
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x3.A" 2.05116
cap "a_3614_1868#" "a_4449_1453#" 0.102133
cap "a_1516_1179#" "a_1707_1461#" 0.330211
cap "a_14017_1453#" "a_14734_1545#" 0.0445002
cap "a_2926_6078#" "a_2585_6352#" 1.18465
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0186574
cap "a_4587_1545#" "a_4654_1153#" 0.946053
cap "a_7843_8008#" "a_7285_8487#" 0.284867
cap "a_9698_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 0.084012
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_407_11578#" 947.055
cap "a_9222_7824#" "a_10103_7824#" 9.42692
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_15666_5950#" 7.74317
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.db<1>" 1.45295
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 22.0698
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 809.176
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4978_8098#" 31.7758
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 236.618
cap "a_14352_1868#" "a_13930_1842#" 0.0195981
cap "a_7370_6052#" "a_7371_7798#" 0.154741
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x30.Q" 1574.22
cap "a_17068_4644#" "a_15832_4670#" 26.4362
cap "a_5380_8487#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.00469067
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9677_8487#" 4.5632
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 1.76562
cap "a_4401_9752#" "a_3378_9360#" 7.47374
cap "a_4654_1153#" "a_4922_2883#" 0.46292
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18412_4670#" 109.124
cap "a_8678_2234#" "a_8692_1179#" 0.262985
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2530_1363#" 0.092688
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_3408_9386#" 0.672262
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x2.x3.Y" 9.32991
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 30.2306
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_cdac_half_1.d<6>" 0.0042792
cap "a_9763_7798#" "a_8927_6951#" 0.0604129
cap "a_9967_7798#" "a_8761_6951#" 1.95352
cap "a_9328_7824#" "a_9698_7824#" 0.0411078
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0353351
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 0.0919154
cap "a_9899_6444#" "a_9762_6052#" 9.07266
cap "hgu_cdac_sw_buffer_1.x9.A" "a_3499_1331#" 0.0451676
cap "a_n220_1179#" "a_n643_1347#" 3.85505
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 137.175
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_9739_15176#" 150.432
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 466.8
cap "a_12342_1179#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.521501
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1170_1868#" 22.9769
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12291_6444#" 0.946833
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11709_2150#" 0.00295852
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5315_8513#" 0.0836126
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9222_7824#" 0.000377493
cap "a_1418_14758#" "a_2373_14732#" 0.000469545
cap "a_10235_8008#" "a_9989_6951#" 0.0236704
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 29.2327
cap "a_19144_6232#" "a_18058_5950#" 5.76454
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0558785
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "a_20768_8628#" 2.63986
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_15832_5950#" 222.965
cap "a_n3927_7727#" "a_n4397_8367#" 13.6319
cap "a_1749_1347#" "a_n334_1153#" 0.00166562
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 28.9067
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x63.Q_N" 1.07302
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2530_1363#" 0.160601
cap "a_4892_6925#" "a_4598_6925#" 198.309
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_10163_6925#" 0.0221759
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n643_1347#" 38.5234
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.730975
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_2308_15136#" 0.0359863
cap "a_n2785_7946#" "a_n4397_8367#" 3.28854
cap "hgu_cdac_sw_buffer_1.x4.A" "a_11538_1842#" 0.00201107
cap "hgu_cdac_half_0.db<0>" "a_6006_1868#" 0.0184057
cap "a_9676_6925#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0178242
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.d<1>" 1.17088
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9676_6925#" 0.00973753
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.x14.X" 0.726896
cap "a_7285_8487#" "a_6724_8513#" 0.00082349
cap "a_7772_8487#" "a_7598_8513#" 196.703
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1209_7728#" 436.78
cap "a_16894_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 36.2303
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_cdac_half_1.db<1>" 0.0307978
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 0.0380176
cap "a_3378_9360#" "a_4402_9386#" 0.0824407
cap "a_1325_11738#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.000206237
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n7047_12413#" 15.0976
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x4.x19.Q" 3.56125
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_20167_6606#" 35.5906
cap "a_2530_1363#" "a_2975_1179#" 36.9161
cap "a_2786_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 318.279
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0519723
cap "a_2530_1363#" "a_2820_n241#" 0.00536002
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 5.68437
cap "a_7771_6925#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0016536
cap "a_n858_2530#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.151027
cap "a_11830_1153#" "a_11740_1179#" 0.97482
cap "a_4143_6951#" "a_4977_6352#" 0.0404152
cap "a_9761_6352#" "a_11300_6052#" 0.359843
cap "a_18505_6316#" "a_19460_5924#" 0.000469545
cap "a_7771_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 4.38563
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_7598_8513#" 0.0432342
cap "hgu_sarlogic_flat_0.x1.x2.x7.floating" "a_n6959_13761#" 0.852074
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x36.Q_N" 1.09707
cap "a_11300_6052#" "a_11914_6951#" 0.0460462
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0347347
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0936655
cap "a_n335_1453#" "a_n107_2234#" 0.00894118
cap "a_8883_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.11638
cap "hgu_cdac_half_1.d<3>" "a_n4397_8367#" 0.456111
cap "a_7069_2234#" "a_7046_1153#" 0.186138
cap "a_7228_2136#" "a_7314_1363#" 0.000452706
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.0263983
cap "a_3802_1868#" "a_3448_1868#" 45.5364
cap "a_n54471_7113#" "a_n54752_8227#" 0.120775
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 63.1061
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1056_1868#" 354.505
cap "a_11626_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.514895
cap "a_10164_8487#" "a_10163_6925#" 2.37166
cap "a_5450_6262#" "a_6516_6052#" 0.00798209
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_1105_2708#" 0.153989
cap "a_n53930_7371#" "a_n53834_7657#" 0.465119
cap "a_5495_6951#" "a_5205_6951#" 28.1914
cap "a_19286_5688#" "a_18224_5950#" 0.09028
cap "hgu_cdac_half_0.db<0>" "a_7228_2136#" 0.0385227
cap "a_5367_1179#" "a_4450_1153#" 188.605
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.d<5>" 0.00468822
cap "hgu_sarlogic_flat_0.x4.x27.X" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0360967
cap "a_1886_14958#" "a_2285_14758#" 0.313096
cap "a_2444_2136#" "a_2285_2234#" 207.493
cap "hgu_cdac_half_1.d<0>" "a_n6934_10472#" 0.0136004
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_half_1.db<1>" 0.0348095
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_cdac_half_1.d<1>" 0.149079
cap "a_16894_5950#" "a_15666_5950#" 33.3645
cap "a_n335_1453#" "a_394_2883#" 0.000117297
cap "a_2914_9360#" "a_1587_9386#" 0.0264792
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 0.123258
cap "hgu_cdac_sw_buffer_0.x6.A" "a_13462_2234#" 0.000241482
cap "a_6935_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.131024
cap "a_583_1179#" "a_138_1363#" 36.9161
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0388684
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "a_9739_15176#" 2.41139
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 135.773
cap "a_3448_1868#" "a_3926_2530#" 1.04133
cap "hgu_tah_0.tah_vn" "hgu_tah_0.vip" 0.961868
cap "a_12155_7798#" "a_12292_8190#" 9.07266
cap "hgu_cdac_half_1.db<5>" "a_n4397_8367#" 53.0621
cap "a_2914_9360#" "a_3104_8513#" 0.0212896
cap "a_8283_1331#" "hgu_cdac_half_0.d<1>" 0.0200869
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_cdac_half_1.d<5>" 0.0422012
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.0473818
cap "a_5093_2150#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0211533
cap "a_611_11594#" "a_n1149_11335#" 0.00784041
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.X" 4209.82
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7316_2883#" 6.48731
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_0.x5.X" 56.4121
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_0.x6.X" 60.5437
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.000393224
cap "a_12155_7798#" "a_11774_6925#" 0.504446
cap "a_12359_7798#" "a_11319_6951#" 0.290111
cap "hgu_cdac_half_0.db<0>" "a_1676_1842#" 0.00520527
cap "hgu_cdac_half_0.db<1>" "a_1222_1868#" 0.0204547
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9967_7798#" 1.16378
cap "a_3841_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 38.7857
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.00788396
cap "a_16427_6956#" "a_17003_6968#" 0.00245718
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 1554.24
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.93794
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.x4.x11.X" 17.004
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9096_2150#" 0.00301093
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_6318_2530#" 0.0175308
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.d<5>" 0.0235825
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.276178
cap "a_7598_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0117059
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14492_2883#" 6.44547
cap "a_2719_8513#" "a_1586_8513#" 0.256334
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "hgu_sarlogic_flat_0.x1.x8.S" 0.0381119
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 1.92588
cap "a_2195_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 22.3828
cap "hgu_sarlogic_flat_0.x4.x22.X" "hgu_sarlogic_flat_0.x4.x27.X" 0.466227
cap "a_n7047_13623#" "a_n6959_13761#" 2.2654
cap "a_n2219_8368#" "a_n1473_7088#" 0.583515
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8928_8513#" 597.911
cap "a_2058_1153#" "a_1676_1842#" 3.22039
cap "a_4332_8513#" "a_4144_8513#" 161.89
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_334_10641#" 0.0298675
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.000394936
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16581_5924#" 0.0803206
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_1222_1868#" 0.266544
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x26.Q" 34.1044
cap "a_8908_6052#" "a_9697_6444#" 0.0771193
cap "a_12154_8098#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.18173
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_6516_6052#" 0.0145139
cap "a_16041_12263#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 0.852074
cap "a_6925_8513#" "a_6536_8513#" 1.90245
cap "a_3104_8513#" "a_2501_8487#" 55.0856
cap "a_7575_7798#" "a_6369_6951#" 1.95352
cap "a_12154_8098#" "a_12871_7824#" 1.90245
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6370_8513#" 0.0366709
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x3.x60.CLK" 4.20306
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 0.33572
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_3978_8513#" 1.23372
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "hgu_sarlogic_flat_0.x3.x20.Q" 33.3431
cap "a_n7216_6420#" "hgu_comp_flat_0.RS_n" 0.710494
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 9.69017
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 26.4571
cap "a_6817_8879#" "a_7072_7798#" 0.0246413
cap "a_6991_8487#" "a_7370_8098#" 0.392056
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.356037
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_6754_1842#" 0.873747
cap "hgu_cdac_half_1.d<0>" "a_n6934_10748#" 0.0136004
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_5176_2556#" 0.0235528
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_5397_2556#" 1.42846
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" 0.616403
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 57.7836
cap "a_12381_6951#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 2.93461
cap "a_12555_6925#" "a_13263_8513#" 0.0319019
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x10.Y" 0.217673
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3504_6078#" 0.409033
cap "a_12491_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0538264
cap "a_4836_2136#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0127409
cap "a_16287_5284#" "hgu_sarlogic_flat_0.x3.x54.CLK" 13.7726
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_comp_flat_0.Q" 0.755521
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_cdac_half_1.d<2>" 0.00641234
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_4425_8879#" 0.0502378
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_16531_5310#" 0.0509487
cap "a_4173_9684#" "a_3378_9360#" 2.71207
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_12815#" 0.133615
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 43.3729
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 29.1045
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 384.071
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 6085.04
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.0135157
cap "a_n876_1179#" "a_n220_1179#" 0.37344
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x4.x8.X" 0.0197874
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53834_7113#" 1.17321
cap "a_10102_6078#" "a_9901_6078#" 0.333727
cap "a_4914_8190#" "a_4978_8098#" 0.213477
cap "a_5495_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 9.66949
cap "a_14155_1545#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.0357848
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1970_1842#" 0.0231787
cap "a_11084_1179#" "a_11275_1461#" 0.330211
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10176_2883#" 1.6216
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1.26849
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n130_1153#" 0.180581
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6959_12413#" 0.852074
cap "a_9233_1453#" "a_6841_1453#" 0.000949706
cap "a_5897_7824#" "a_5379_6925#" 0.207131
cap "a_2287_6052#" "a_2586_6052#" 33.3645
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0321481
cap "a_n447_11350#" "a_n1149_11335#" 0.986096
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x4.x24.Q" 251.024
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n54754_7113#" 0.174209
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_1.x6.A" 0.00303537
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.000684502
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_6318_2530#" 0.0042328
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x1.X" 1.71218
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n876_1179#" 373.606
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 13.9677
cap "a_2444_2136#" "a_4677_2234#" 0.00185991
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4141_1347#" 38.5064
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_7558_1179#" 0.0694059
cap "a_6830_7824#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000768218
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0018238
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.0171202
cap "a_9332_12539#" "a_9244_12539#" 2.2654
cap "a_6724_8513#" "a_6536_8513#" 161.863
cap "a_15666_4670#" "a_18058_4670#" 1.75954
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 3370.99
cap "a_18058_5316#" "a_18505_6316#" 0.0921016
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 0.0810504
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_19286_4670#" 0.227167
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_1105_2708#" 0.290851
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.0143082
cap "a_13163_1153#" "hgu_sarlogic_flat_0.x4.x20.X" 0.00153252
cap "a_8927_6951#" "a_7597_6951#" 0.0389568
cap "a_20464_8879#" "hgu_sarlogic_flat_0.x5.x3.A" 147.937
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n53930_7835#" 0.128156
cap "a_6533_1347#" "hgu_cdac_half_0.d<0>" 0.0186936
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6979_1545#" 0.0197045
cap "hgu_cdac_half_1.d<1>" "a_n6887_11999#" 0.0112582
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "a_17068_5284#" 0.356037
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3978_8513#" 0.0965941
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.x20.Q" 1.08194
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 20.3014
cap "a_6369_6951#" "a_5379_6925#" 1.16178
cap "a_12098_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 100.88
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x24.Q" 32.7123
cap "a_15666_6596#" "a_16427_6956#" 0.0603549
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.359039
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16287_6564#" 0.079701
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_cdac_sw_buffer_1.x6.A" 0.0574704
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_12689#" 0.905225
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.0368287
cap "a_11613_6078#" "a_12089_6078#" 0.00286714
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.0651
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_13930_1842#" 0.0834679
cap "a_7370_8098#" "a_9464_7798#" 0.0316228
cap "hgu_cdac_half_0.db<1>" "a_9234_1153#" 0.176523
cap "a_1107_1331#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0917981
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.113368
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.0720181
cap "hgu_cdac_half_1.d<1>" "a_13546_2234#" 0.00660984
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7510_7824#" 1.66373
cap "a_7843_8008#" "a_7711_7824#" 25.8462
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 98.2925
cap "hgu_cdac_sw_buffer_0.x5.X" "a_138_1363#" 0.0137142
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5314_6951#" 0.167971
cap "a_4425_8879#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0139237
cap "a_15666_5316#" "a_16894_5950#" 0.0769102
cap "a_4438_7824#" "a_4598_6925#" 1.47701
cap "hgu_cdac_sw_buffer_0.x8.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 114.345
cap "a_6533_1347#" "hgu_cdac_sw_buffer_0.x6.A" 0.120405
cap "a_n7660_7467#" "a_n4429_7252#" 0.0221423
cap "a_9234_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00851709
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 43.8518
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_sarlogic_flat_0.x3.x30.Q" 9.03291
cap "a_9292_7317#" "a_9382_6925#" 0.0668742
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 2256.08
cap "a_20167_5950#" "a_20167_5326#" 4.41753
cap "a_14746_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 4.96208
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7046_1153#" 1.3155
cap "a_11626_1153#" "a_14017_1453#" 0.000802344
cap "a_11625_1453#" "a_14018_1153#" 0.00547824
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4977_6352#" 7.99183
cap "a_7235_8795#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000395408
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x8.X" 114.345
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x51.Q" 254.199
cap "a_n6959_12689#" "a_n6887_12551#" 2.2654
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.240647
cap "a_1390_n460#" "a_1516_1179#" 0.025263
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0321485
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.18838
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9568_1868#" 0.200341
cap "a_n55204_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 4.25773
cap "a_15666_5316#" "a_15666_5950#" 15.1042
cap "a_9115_6951#" "a_9676_6925#" 0.0378806
cap "a_9989_6951#" "a_10163_6925#" 196.703
cap "a_11300_6052#" "a_11507_6951#" 0.202112
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n251_2150#" 16.426
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 96.6581
cap "a_1886_14958#" "a_1592_14732#" 198.527
cap "m1_n1268_3395#" "a_7570_2883#" 0.083516
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_half_0.d<0>" 0.0396163
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_0.x5.A" 0.22633
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.x4.x20.X" 242.885
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x3.x5.X" 0.0113296
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_15832_6596#" 0.0344759
cap "a_18412_6590#" "a_15666_6596#" 0.00365378
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n424_3698#" 32.1437
cap "a_10710_14236#" "a_10638_14236#" 2.2654
cap "hgu_cdac_half_1.db<2>" "a_n4397_8367#" 23.81
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10638_14788#" 1.66644
cap "a_6604_1868#" "a_6006_1868#" 0.0603549
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16894_6968#" 0.0811352
cap "a_2033_8879#" "a_1752_8513#" 150.77
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2207_8487#" 176.025
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[6].Q" 112.424
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x19.Q" 32.2077
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 13.4838
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.db<1>" 19578.6
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.715059
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_7949_1868#" 0.427856
cap "a_2207_8487#" "a_2117_8879#" 0.0668742
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_3978_8513#" 0.0932509
cap "m1_n1268_3395#" "a_5176_2883#" 0.083516
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.00326904
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.199
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 4.00105
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8281_2708#" 132.314
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n3049_7252#" 0.125676
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 81.7671
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_0.x4.A" 0.382356
cap "a_18412_5310#" "a_18613_5688#" 0.367362
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11853_2234#" 186.852
cap "a_10398_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.431082
cap "a_16581_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.392795
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1699_7253#" 0.0112393
cap "a_11719_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.129129
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 89.3829
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00731992
cap "a_6536_8513#" "a_4893_8487#" 0.109968
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16448_14835#" 237.461
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[0].Q" 117.846
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10673_2708#" 0.297347
cap "a_9332_12815#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.819754
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.00191718
cap "a_10673_2708#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 318.276
cap "a_4836_2136#" "a_4677_2234#" 207.493
cap "a_n1058_3698#" "a_n424_3698#" 0.0852324
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_2207_8487#" 2.05297
cap "hgu_cdac_sw_buffer_1.x3.A" "a_6841_1453#" 0.137862
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11388_1868#" 38.8368
cap "a_n3049_7252#" "hgu_cdac_sw_buffer_2.x1.A" 0.00289307
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5889_2708#" 114.375
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2585_6352#" 6.63033
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_18973_5510#" 5.52759
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2975_1179#" 1.58284
cap "a_n422_1842#" "a_n572_1868#" 9.25861
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_sw_buffer_0.x1.X" 54.2669
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16000_10736#" 74.8839
cap "a_n204_1868#" "a_n1170_1868#" 0.0213612
cap "a_7153_2234#" "a_7069_2234#" 8.57416
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 178.375
cap "a_14492_2883#" "a_13930_1842#" 2.63475
cap "a_19460_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 82.4323
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 2.28213
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5318_6078#" 0.0708725
cap "a_7503_8513#" "a_6370_8513#" 0.256334
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 2052.51
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4892_6925#" 0.549653
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 839.183
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 28.519
cap "a_7370_8098#" "a_7843_8008#" 155.321
cap "a_1622_1179#" "a_1502_2234#" 0.000688362
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_3.x7.X" 0.00150372
cap "a_6816_7317#" "a_6723_6951#" 36.6828
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 4.09158
cap "a_13163_1153#" "a_13667_1461#" 8.68715
cap "a_18224_4670#" "a_18505_5036#" 155.321
cap "a_10280_8513#" "a_9990_8513#" 28.1914
cap "a_14967_2556#" "hgu_sarlogic_flat_0.x4.x20.X" 1.43279
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 517.215
cap "a_7509_6078#" "a_7710_6078#" 0.333727
cap "a_n890_2234#" "m1_n1268_3183#" 0.0273501
cap "a_n422_1842#" "m1_n1268_3395#" 0.0281641
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00116908
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 202.418
cap "a_12098_1363#" "hgu_cdac_half_0.db<0>" 0.0583799
cap "a_11830_1153#" "hgu_cdac_half_0.db<1>" 0.148777
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2774_1545#" 0.838057
cap "a_7306_8190#" "a_6830_7824#" 1.32533
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.165444
cap "a_15953_12263#" "a_15953_11987#" 31.6127
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 319.323
cap "a_12089_6444#" "hgu_sarlogic_flat_0.x3.x7.X" 0.1802
cap "a_9234_1153#" "a_9652_1461#" 2.75572
cap "a_6754_1842#" "a_4836_2136#" 0.0137614
cap "a_1942_n460#" "hgu_cdac_half_0.db<1>" 0.0296048
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x6.X" 0.0369784
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x2.X" 223.202
cap "hgu_cdac_sw_buffer_1.x4.A" "a_7069_2234#" 0.000275943
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0388444
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10023_11461#" 209.765
cap "a_2725_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.349398
cap "hgu_cdac_half_0.db<0>" "a_8232_1868#" 0.0197539
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.Q" 368.316
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4124_6052#" 0.179837
cap "a_n6934_15564#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.150221
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 117.007
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" 71.4543
cap "a_5110_6951#" "a_3977_6951#" 0.256334
cap "a_3894_2234#" "hgu_cdac_half_0.db<1>" 0.000195011
cap "a_4362_1842#" "hgu_cdac_half_0.db<0>" 0.0165676
cap "hgu_cdac_sw_buffer_3.x12.X" "hgu_cdac_sw_buffer_3.x9.X" 0.00730887
cap "hgu_cdac_half_1.d<4>" "a_n7047_12413#" 0.0621683
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 716.225
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.264184
cap "a_10771_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 712.392
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12733_1868#" 0.384695
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x28.Q" 0.65849
cap "a_11830_1153#" "a_11966_1179#" 69.6746
cap "a_9234_1153#" "a_8692_1179#" 125.365
cap "a_9233_1453#" "a_8925_1347#" 140.295
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 545.992
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.328119
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "a_10023_11664#" 8.92403
cap "a_16894_5950#" "a_16894_6968#" 4.09562
cap "a_394_2556#" "hgu_sarlogic_flat_0.x3.x51.Q" 1.94978
cap "a_6816_7317#" "a_6936_7824#" 0.011182
cap "a_11756_1868#" "a_10790_1868#" 0.0213612
cap "a_n7766_6446#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 458.534
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4892_6925#" 4.83751
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0952077
cap "a_11153_6951#" "a_11601_8879#" 0.00830134
cap "a_11709_2150#" "a_10624_1868#" 0.10945
cap "hgu_cdac_sw_buffer_1.x3.A" "a_13163_1153#" 0.176077
cap "hgu_tah_0.sw_n" "hgu_tah_0.tah_vn" 458.471
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n7047_13623#" 15.0976
cap "a_6286_2234#" "a_6754_1842#" 63.3099
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54284_7835#" 57.6193
cap "a_15666_5950#" "a_16894_6968#" 0.0598242
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x17.X" 4.6365
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 10017.3
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 800.124
cap "a_1716_n241#" "hgu_cdac_sw_buffer_1.x11.VPWR" 221.922
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x3.X" 0.0770737
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_cdac_half_1.d<5>" 0.0264219
cap "a_13163_1153#" "a_12543_1179#" 0.00826202
cap "hgu_cdac_half_1.d<0>" "a_4124_6052#" 0.107039
cap "a_16113_5310#" "a_16287_5924#" 0.0365823
cap "a_n335_1453#" "a_382_1179#" 2.0574
cap "a_18973_4644#" "a_19286_4670#" 119.702
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 2.32157
cap "a_12154_6052#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 46.8382
cap "a_18973_5924#" "a_19694_6232#" 0.794737
cap "a_9848_8795#" "a_8928_8513#" 0.10945
cap "a_9627_8795#" "a_9383_8487#" 10.4326
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12627_8008#" 0.0454356
cap "a_7888_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 1.29408
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.148662
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 190.038
cap "a_4124_6052#" "a_4125_7798#" 0.526635
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_3448_1868#" 1.16879
cap "a_18679_5284#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.298203
cap "hgu_cdac_half_0.db<1>" "a_5891_1331#" 0.0693835
cap "a_19576_5676#" "a_19460_5284#" 39.6993
cap "a_19395_5688#" "a_19286_5688#" 7.07352
cap "a_5557_1868#" "hgu_cdac_half_0.db<1>" 0.00163562
cap "a_10771_1153#" "a_11070_2234#" 0.0870745
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n4397_8367#" 2.4475
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x3.x33.Q" 2.13301
cap "a_n54471_7113#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 12.2417
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 178.375
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_cdac_half_1.d<6>" 0.00427351
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.265907
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x10.A" 5.03584
cap "a_2057_14758#" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 1.49928
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4978_6052#" 0.0390604
cap "a_454_n939#" "a_n1240_n1104#" 0.00792631
cap "a_n148_n1104#" "a_n688_n1104#" 0.659501
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0214118
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 3.29176
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 0.294657
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x2.X" 16.1231
cap "a_9950_1545#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00814705
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.x26.Q" 2.48963
cap "a_5495_6951#" "a_5314_6951#" 0.0411078
cap "a_9332_12539#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.343102
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9902_7824#" 4.44954
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_1.x3.A" 0.129492
cap "a_454_n939#" "a_1114_n1100#" 17.2378
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.d<0>" 0.00812445
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x3.x1.X" 128.824
cap "a_17068_5284#" "a_16581_5510#" 272.14
cap "a_1886_14958#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.02258
cap "a_10151_1179#" "a_9706_1363#" 36.9161
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x7.X" 0.000350128
cap "a_17302_4952#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 7.51664
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_8925_1347#" 0.523661
cap "a_11775_8487#" "a_12240_8795#" 0.946053
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.228446
cap "a_n55204_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 204.742
cap "hgu_cdac_sw_buffer_0.x12.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.00427652
cap "a_7784_2883#" "a_7570_2883#" 5.57222
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12286_6951#" 0.495542
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0557132
cap "a_8761_6951#" "a_8813_6052#" 0.449595
cap "a_6817_8879#" "a_6369_6951#" 0.00830134
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x3.A" 17.9848
cap "a_15666_5316#" "a_18058_5316#" 1.75954
cap "a_4543_6078#" "a_4679_6052#" 28.1914
cap "a_11625_1453#" "hgu_cdac_half_0.db<0>" 0.202811
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.303287
cap "a_11538_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.0226751
cap "a_1749_1347#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.463165
cap "a_18613_5950#" "a_18224_5950#" 1.90245
cap "a_n53834_7113#" "a_n53647_7371#" 159.568
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_n1149_11335#" 0.0868885
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.146689
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x2.X" 0.902725
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6959_11861#" 0.852074
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 195.726
cap "a_15666_5316#" "a_15832_4670#" 0.138832
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_1836_14758#" 0.0070482
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 126.765
cap "a_11488_2150#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.676867
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n54850_7371#" 0.029689
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11709_8513#" 0.0663939
cap "a_3104_8513#" "a_2923_8513#" 0.0411078
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 9.86033
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4868_1461#" 0.951329
cap "hgu_cdac_sw_buffer_1.x3.A" "a_4450_1153#" 0.0974295
cap "a_n4479_7727#" "hgu_comp_flat_0.Q" 0.034862
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x10.A" 1.71997
cap "a_2530_1363#" "hgu_cdac_sw_buffer_0.x3.A" 0.215466
cap "a_n3049_7252#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 201.159
cap "a_6_1179#" "a_n130_1153#" 69.6746
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x1.x8.S" 13.458
cap "a_n1189_1153#" "a_n716_1842#" 0.436887
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n6934_10472#" 0.150221
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0128918
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x12.X" 236.278
cap "a_n982_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.612075
cap "a_n54754_7113#" "a_n54567_7371#" 159.568
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0460876
cap "a_7370_6052#" "a_7843_8008#" 0.0060846
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2790_6052#" 193.728
cap "a_773_1868#" "a_1970_1842#" 0.0183616
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 1185.94
cap "a_4543_6078#" "a_4437_6078#" 55.1903
cap "hgu_cdac_sw_buffer_1.x9.A" "a_11317_1347#" 0.0473199
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0574943
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 0.222066
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_0.d<1>" 0.145044
cap "a_10181_8106#" "a_9763_7798#" 2.75572
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x7.X" 158.901
cap "a_13476_1179#" "hgu_sarlogic_flat_0.x3.x66.CLK" 2.56793
cap "hgu_cdac_sw_buffer_1.x3.A" "a_8925_1347#" 0.0392622
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10102_6078#" 0.000533224
cap "a_8761_6951#" "a_9382_6925#" 116.949
cap "a_7314_1363#" "a_5987_1153#" 0.000459044
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7455_7233#" 2.02857
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.364916
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_1.x5.X" 600.097
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3448_1868#" 2.9937
cap "a_12627_8008#" "a_12381_6951#" 0.0236704
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12555_6925#" 143.607
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18505_5310#" 4.41204
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x54.Q_N" 0.0231664
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 532.016
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12491_8513#" 0.238894
cap "hgu_cdac_half_1.d<6>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.0054356
cap "hgu_cdac_half_1.db<0>" "a_6516_6052#" 0.0441938
cap "a_n1170_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.178097
cap "a_2045_6078#" "a_2585_6352#" 139.352
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.614082
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 120.096
cap "m1_n1268_3183#" "a_n643_1347#" 0.000496299
cap "hgu_cdac_half_0.db<0>" "a_5987_1153#" 0.255844
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0287213
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_8644_2556#" 5.04388
cap "a_5104_2883#" "hgu_sarlogic_flat_0.x3.x33.Q" 5.76574
cap "a_1945_10648#" "hgu_sarlogic_flat_0.x3.x5.X" 0.101346
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 127.344
cap "hgu_cdac_sw_buffer_3.x12.X" "a_n3651_7087#" 107.446
cap "a_8927_6951#" "a_8928_8513#" 0.138629
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_1.x4.A" 0.09378
cap "a_n2025_7088#" "a_n2219_8368#" 0.0415972
cap "a_7570_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 318.278
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9422_8106#" 5.06036
cap "a_18412_5310#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 13.9466
cap "a_13636_1842#" "a_13494_2530#" 0.0876016
cap "a_6516_6052#" "a_6517_7798#" 0.526635
cap "a_8379_1153#" "a_6842_1153#" 0.198345
cap "a_5319_7824#" "a_5183_7798#" 69.9631
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0229198
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2392_1868#" 0.19993
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3956_2883#" 0.862752
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.408066
cap "a_n6887_12275#" "a_n6959_12275#" 2.2654
cap "a_6754_1842#" "a_6842_1153#" 0.389412
cap "hgu_cdac_half_0.db<1>" "a_13016_1868#" 0.0219973
cap "a_n1149_14701#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 1.2719
cap "a_11600_7317#" "a_11708_6951#" 8.11912
cap "a_16287_6564#" "a_16113_6590#" 205.485
cap "a_1107_1331#" "a_n334_1153#" 0.539343
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.195792
cap "a_5891_1331#" "a_4449_1453#" 1.01679
cap "a_3695_8513#" "a_1586_8513#" 0.103437
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.526528
cap "a_18224_4670#" "a_18819_4670#" 1.18465
cap "a_5557_1868#" "a_4449_1453#" 0.662528
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_2308_15136#" 0.786839
cap "hgu_cdac_half_1.d<2>" "a_n607_7947#" 14.9395
cap "a_11614_7824#" "a_11720_7824#" 51.0128
cap "hgu_tah_0.sw" "a_1161_10968#" 7.81045
cap "a_5176_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.164102
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18058_6596#" 714.897
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5319_7824#" 3.75185
cap "hgu_cdac_sw_buffer_1.x5.A" "a_14018_1153#" 0.0612075
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n6934_10748#" 31.9662
cap "a_13016_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.795237
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 2723.77
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 1.3155
cap "a_4738_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.86888
cap "a_12733_1868#" "a_13930_1842#" 0.0183616
cap "a_18973_4644#" "a_18973_5510#" 10.6184
cap "m1_n1268_3183#" "a_1056_1868#" 0.0519391
cap "a_10176_2883#" "a_9962_2883#" 5.57222
cap "a_4679_6052#" "hgu_cdac_half_1.db<1>" 0.00562309
cap "a_7370_6052#" "a_8288_6078#" 70.8078
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x57.CLK" 5.66405
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 4.95608
cap "a_12671_6951#" "a_12358_6052#" 0.034932
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.0473113
cap "a_n6887_14037#" "a_n7047_14175#" 38.8042
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x2.X" 0.00916433
cap "a_12382_8513#" "a_12240_8795#" 4.12335
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 113.796
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_19286_5688#" 35.2222
cap "a_16197_5310#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.09232
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55770_7371#" 177.617
cap "a_11625_1453#" "a_13582_1179#" 0.108588
cap "a_16197_5036#" "a_16287_4644#" 0.0668742
cap "hgu_cdac_half_1.db<0>" "a_13494_2530#" 1.86045
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 328106
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x8.X" 304.977
cap "a_13462_2234#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0917075
cap "a_13930_1842#" "hgu_sarlogic_flat_0.x4.x17.X" 0.00431144
cap "a_2914_9360#" "a_3408_9386#" 169.282
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.00132125
cap "a_9463_6052#" "a_7369_6352#" 0.0387419
cap "a_5495_6951#" "a_4892_6925#" 55.1903
cap "a_10098_6951#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.168306
cap "a_15832_6596#" "a_16113_6590#" 145.624
cap "a_1516_1179#" "a_1222_1868#" 0.238048
cap "hgu_cdac_sw_buffer_3.x11.A" "hgu_cdac_sw_buffer_3.x11.X" 9.36613
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "a_n6887_11999#" 2.77871
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_3378_9360#" 36.7958
cap "a_n2251_7253#" "hgu_cdac_sw_buffer_2.x9.X" 115.378
cap "a_4437_6078#" "hgu_cdac_half_1.db<1>" 0.0103719
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0.231094
cap "a_9763_7798#" "a_10870_6951#" 0.471572
cap "a_190_n245#" "a_n130_1153#" 0.0196393
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11319_6951#" 0.117602
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3614_1868#" 0.532503
cap "a_14245_2234#" "hgu_cdac_sw_buffer_1.x3.A" 0.00044922
cap "a_16287_4644#" "hgu_sarlogic_flat_0.x3.x51.Q" 13.4536
cap "a_14436_1461#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.709983
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10638_14512#" 1.38075
cap "m1_n1268_3183#" "a_7316_2883#" 0.226118
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_11102_2530#" 0.153651
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 1.82533
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6422_7798#" 116.202
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5897_7824#" 0.0890054
cap "hgu_cdac_sw_buffer_1.x6.A" "a_6841_1453#" 0.0995875
cap "hgu_sarlogic_flat_0.x3.x30.Q" "a_9523_8513#" 0.214867
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.413146
cap "a_5379_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0554134
cap "hgu_cdac_half_1.d<1>" "a_4679_6052#" 0.0182037
cap "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 387.25
cap "hgu_cdac_sw_buffer_0.x5.A" "a_14490_1363#" 0.092688
cap "a_13476_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 356.843
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_3614_1868#" 0.00507259
cap "m1_n1268_3183#" "a_14492_2883#" 0.226118
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3302_6444#" 5.60738
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.0371784
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9382_6925#" 194.199
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_sw_buffer_2.x4.X" 5.0369
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.892476
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8786_1868#" 0.399403
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1448_10615#" 172.519
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16020_5310#" 0.169811
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 347.812
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_9234_1153#" 18.9377
cap "a_9677_8487#" "a_9627_8795#" 0.0121322
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16113_6590#" 4.57163
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" 99.9062
cap "hgu_sarlogic_flat_0.x2.x7.Y" "a_1945_11268#" 0.0193443
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.0188143
cap "a_19395_4670#" "a_18819_4670#" 0.00245718
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0285767
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_half_1.d<3>" 0.0219484
cap "a_15953_12539#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 12.429
cap "a_13065_2708#" "a_13207_2883#" 5.57222
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 118.022
cap "a_7759_1179#" "a_9233_1453#" 0.000279005
cap "a_18819_5676#" "a_19286_5688#" 3.15823
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53551_7113#" 19.0224
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n424_3698#" 50.9343
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6369_6951#" 43.4457
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12286_6951#" 0.013626
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2.54408
cap "a_12494_6078#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 40.2987
cap "a_3165_1868#" "a_3614_1868#" 0.539343
cap "a_10479_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.127724
cap "a_1105_2708#" "a_n424_3698#" 1.10399
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n858_2530#" 222.163
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9383_8487#" 0.219045
cap "a_n55770_7835#" "a_n55770_7371#" 12.5796
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12153_6352#" 0.0111781
cap "hgu_cdac_sw_buffer_0.x4.A" "a_14490_1363#" 0.160601
cap "hgu_cdac_sw_buffer_0.x4.X" "a_n130_1153#" 0.0868121
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 370.824
cap "hgu_cdac_half_1.d<1>" "a_4437_6078#" 0.0564695
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_9383_8487#" 3.15587
cap "a_4790_1179#" "a_4449_1453#" 1.34244
cap "a_n53551_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 5.0036
cap "a_n53647_7835#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 17.4908
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1190_n245#" 0.000183884
cap "hgu_cdac_half_0.db<1>" "a_52_2136#" 0.0380273
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x51.CLK" 49.0565
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "a_14591_9328#" 7.07007
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9901_6078#" 0.0930171
cap "hgu_sarlogic_flat_0.x4.x12.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0194979
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.0731463
cap "a_n1287_2708#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0111105
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3378_9360#" 111.596
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_2323_10792#" 0.00586529
cap "a_6841_1453#" "a_7368_1868#" 0.00707399
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_7314_1363#" 0.715059
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n334_1153#" 660.802
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.750762
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_2323_10792#" 1.32059
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_52_2136#" 0.263727
cap "a_n1147_7253#" "hgu_cdac_half_1.d<2>" 0.0778497
cap "a_747_11682#" "hgu_sarlogic_flat_0.x1.x8.S" 8.88839
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0344123
cap "hgu_cdac_sw_buffer_1.x5.A" "a_14222_1153#" 0.0511302
cap "a_19286_6968#" "a_19460_6564#" 196.703
cap "a_20167_6606#" "a_18973_6790#" 0.603924
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16020_4670#" 164.32
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 1224.21
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x4.x19.Q" 0.031216
cap "a_9233_1453#" "a_10341_1868#" 0.662528
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.30968
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x8.S" 0.0471787
cap "a_3783_9360#" "hgu_sarlogic_flat_0.x3.x5.X" 2.56329
cap "a_7371_7798#" "a_7508_8190#" 9.07266
cap "hgu_cdac_half_1.d<0>" "a_n424_3698#" 0.337282
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12352_2883#" 0.528455
cap "a_138_1363#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.715059
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 78.4813
cap "a_6517_7798#" "a_7306_7824#" 0.0419646
cap "a_13163_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.128407
cap "a_4141_1347#" "m1_n1268_3183#" 0.000496299
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x4.X" 0.130659
cap "a_6816_7317#" "a_6535_6951#" 155.303
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.870601
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_5310#" 329.824
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.d<5>" 172.39
cap "a_13016_1868#" "a_13780_1868#" 1.34244
cap "hgu_cdac_half_0.d<1>" "a_13930_1842#" 4.55663e-05
cap "a_7683_7317#" "a_7597_6951#" 9.75667
cap "a_9962_2883#" "a_10673_2708#" 9.63357
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.687
cap "a_13182_1868#" "a_11853_2234#" 0.00402645
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q_N" 445.944
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0196896
cap "hgu_cdac_half_1.d<4>" "a_n7022_10334#" 0.0787905
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 76.3816
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.281333
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54752_8227#" 0.0663522
cap "a_2207_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.00487921
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 11.9453
cap "a_2245_6360#" "a_2586_6052#" 0.124974
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 0.424184
cap "a_n6887_13485#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 9.24709
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0126125
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_12068_6925#" 0.0163482
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n7047_12689#" 5.54734
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x54.CLK" 219.396
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 18.8932
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.x16.X" 0.724948
cap "hgu_cdac_half_1.d<4>" "a_n7047_13623#" 0.0621683
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n55674_7657#" 1.5188
cap "a_14436_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.83667
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10638_14374#" 0.504618
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 31.9662
cap "a_11915_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0102426
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_half_0.db<1>" 7299.12
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3595_1153#" 178.356
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x1.x8.S" 0.0886679
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_5176_2556#" 4.96208
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.d<5>" 10750
cap "hgu_cdac_sw_buffer_3.x8.X" "hgu_cdac_sw_buffer_3.x11.A" 0.140969
cap "a_n55674_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 12.6284
cap "a_11084_1179#" "a_11102_2530#" 0.343514
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x3.A" 205.563
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_3378_9360#" 1.92141
cap "a_n130_1153#" "a_n643_1347#" 1.89299
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_382_1545#" 0.333875
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_cdac_half_1.db<1>" 0.00723529
cap "a_n871_7253#" "hgu_cdac_half_1.d<2>" 110.902
cap "a_11626_1153#" "hgu_cdac_sw_buffer_1.x4.A" 0.0824049
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 716.137
cap "a_n7047_12689#" "a_n6887_12551#" 38.8042
cap "hgu_cdac_sw_buffer_0.x6.A" "a_6460_1842#" 0.00698494
cap "a_11601_8879#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.534903
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.194416
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_192_10793#" 81.1802
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x3.x54.CLK" 160.755
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0712275
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0047546
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 0.107278
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12352_2556#" 0.232893
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x28.Q" 35.6149
cap "a_4637_6360#" "a_2586_6052#" 0.0405978
cap "a_9209_8879#" "a_8927_6951#" 0.00165213
cap "a_9677_8487#" "a_8761_6951#" 0.00965765
cap "a_7071_6052#" "a_7305_6078#" 7.07352
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x2.floating" 19.5371
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_5182_6052#" 0.472404
cap "a_11084_1179#" "a_9233_1453#" 0.262179
cap "a_7131_8513#" "a_6517_7798#" 0.107771
cap "a_9461_2234#" "a_9708_2883#" 1.76042
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_half_0.db<1>" 0.337869
cap "a_12012_2136#" "hgu_cdac_half_1.db<0>" 0.00702789
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_0.x3.A" 0.516184
cap "a_879_11334#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 187.392
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10341_1868#" 185.457
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.483584
cap "hgu_cdac_half_1.db<4>" "a_n4397_8367#" 17.8637
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12555_6925#" 0.0364646
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x54.CLK" 33.6923
cap "a_6604_1868#" "a_5987_1153#" 0.107872
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0152793
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x16.X" 0.00941021
cap "a_11613_6078#" "a_11774_6925#" 1.39504
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 260.503
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13462_2234#" 0.000160685
cap "a_n3877_7252#" "hgu_sarlogic_flat_0.x3.x6.A" 0.125676
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00863708
cap "hgu_cdac_sw_buffer_1.x5.A" "a_7314_1363#" 0.0246831
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_cdac_half_1.d<0>" 1.21868
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12153_6352#" 0.0460876
cap "a_12627_8008#" "a_12154_6052#" 0.0060846
cap "a_13016_1868#" "a_14101_2150#" 0.10945
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11275_1461#" 6.43363
cap "a_8909_7798#" "a_8927_6951#" 0.348013
cap "a_9222_7824#" "a_8761_6951#" 0.220769
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3926_2530#" 66.2052
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0118673
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_half_0.db<1>" 0.140078
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_2207_8487#" 0.0383045
cap "a_4125_7798#" "a_4544_7824#" 39.6993
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_9962_2556#" 0.0237393
cap "hgu_sarlogic_flat_0.x5.x1[4].Q_N" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.775968
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10183_2556#" 1.43414
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0603846
cap "a_4914_8190#" "a_4438_7824#" 1.32533
cap "a_11561_1179#" "a_11190_1179#" 0.0419326
cap "a_11720_7824#" "a_11319_6951#" 0.00404346
cap "a_n6887_13485#" "a_n7047_13623#" 38.8042
cap "a_13182_1868#" "a_12733_1868#" 0.539343
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_half_0.db<0>" 0.102564
cap "a_2820_n241#" "hgu_cdac_half_0.db<1>" 0.0296048
cap "a_4450_1153#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00929776
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0689352
cap "a_5093_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.5153
cap "a_4977_6352#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.107505
cap "hgu_cdac_sw_buffer_1.x6.A" "a_4450_1153#" 0.0707179
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.540754
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x3.x5.X" 0.00565937
cap "hgu_cdac_sw_buffer_0.x12.X" "a_n334_1153#" 0.0166328
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x6.A1" 267.408
cap "a_11853_2234#" "m1_n1268_3183#" 0.00578069
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.x4.X" 13.8542
cap "a_1920_2150#" "a_1970_1842#" 0.0121322
cap "a_7069_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.00074359
cap "a_11244_1842#" "a_11317_1347#" 0.1006
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_11914_6951#" 0.160321
cap "hgu_cdac_sw_buffer_1.x5.A" "a_2058_1153#" 0.89067
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x28.Q" 3.4716
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.152053
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_2975_1179#" 0.0190204
cap "a_14404_2136#" "a_13016_1868#" 32.1353
cap "a_17068_4644#" "a_18412_4670#" 0.00826202
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14960_2883#" 6.87887
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.789236
cap "a_11319_6951#" "a_12018_7233#" 0.245765
cap "a_6536_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.40041
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.0783098
cap "a_8925_1347#" "hgu_cdac_sw_buffer_1.x6.A" 0.0282672
cap "hgu_cdac_sw_buffer_1.x3.A" "a_10341_1868#" 0.00122291
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x17.X" 0.167596
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16752_6590#" 21.9572
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6925_8513#" 0.0257601
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_cdac_half_1.d<2>" 0.00259073
cap "hgu_cdac_sw_buffer_1.x5.A" "a_9706_1363#" 0.0246831
cap "a_12069_8487#" "a_12556_8487#" 272.731
cap "a_6348_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525982
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x1.x8.S" 3.01632
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 35.8177
cap "a_6724_8513#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0197338
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12626_6262#" 1.4594
cap "hgu_cdac_half_1.d<6>" "a_n607_7947#" 0.106203
cap "a_n134_11726#" "a_66_11360#" 1.84901
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4739_8513#" 35.2729
cap "a_18679_5284#" "a_18973_5510#" 198.527
cap "a_5450_6262#" "a_5694_6444#" 9.7173
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 13.7283
cap "a_12294_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.67066
cap "a_12495_7824#" "a_12627_8008#" 25.8462
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0285089
cap "a_n7216_6420#" "a_n6526_6819#" 0.00222944
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14654_8491#" 0.128668
cap "a_12154_8098#" "a_12069_8487#" 0.745726
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_8288_6078#" 154.627
cap "a_16113_6590#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.178284
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1749_1347#" 0.0997741
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 5.59945
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7597_6951#" 0.0517822
cap "a_7887_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 3.42086
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7570_2883#" 0.18982
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.113368
cap "a_5319_7824#" "a_5380_8487#" 0.0178713
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.0694693
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_n1473_7088#" 2.06136
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.0146469
cap "a_16088_10598#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.0997931
cap "a_4893_8487#" "a_5111_8513#" 0.37344
cap "a_n7216_6420#" "hgu_tah_0.tah_vn" 9.49986
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x57.CLK" 34.3559
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18589_5310#" 4.33216
cap "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 4.66277
cap "a_11856_7798#" "a_12154_8098#" 136.691
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_1178_6950#" 0.514476
cap "a_5396_6360#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.037111
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n472_2150#" 0.0101002
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.00763678
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x5.x3.A" 151.93
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x11.A" 0.0497173
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x7.X" 3.50264
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x27.X" 0.115672
cap "a_11614_7824#" "a_12090_8190#" 1.32533
cap "a_16113_12401#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.48429
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "a_3378_9360#" 0.223776
cap "hgu_cdac_sw_buffer_0.x5.A" "a_4449_1453#" 0.321188
cap "a_4124_6052#" "a_3504_6078#" 0.00826202
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.114233
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0042746
cap "a_10163_6925#" "a_9208_7317#" 0.000469545
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10790_1868#" 53.6974
cap "a_3926_2530#" "hgu_sarlogic_flat_0.x4.x27.X" 1.87203
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9677_8487#" 0.00980238
cap "a_4922_1363#" "hgu_cdac_half_0.db<1>" 0.0726468
cap "hgu_sarlogic_flat_0.x3.x36.Q" "a_14726_8215#" 0.000647163
cap "m1_n1268_3183#" "a_12733_1868#" 0.0245161
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 6.77728
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 9.85571
cap "a_11614_7824#" "a_11319_6951#" 0.49024
cap "a_11301_7798#" "a_11774_6925#" 0.24518
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00761847
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x4.x26.Q" 5.0411
cap "hgu_tah_0.sw_n" "a_1945_11268#" 17.0552
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 1.41881
cap "a_4401_9752#" "a_3898_9386#" 3.36461
cap "hgu_cdac_half_1.d<0>" "a_n7022_15426#" 2.68853
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 163.483
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6724_8513#" 0.032457
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_8761_6951#" 0.0499541
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "a_n54752_8227#" 0.00706142
cap "a_n55304_8227#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 171.312
cap "hgu_cdac_half_1.d<1>" "a_n6934_15288#" 1.5677
cap "a_14935_1179#" "a_14734_1179#" 0.380639
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12293_6078#" 0.0275121
cap "hgu_cdac_sw_buffer_0.x5.A" "a_8692_1179#" 0.2249
cap "a_5205_6951#" "a_3978_8513#" 0.00475837
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x3.x5.X" 0.0260581
cap "a_4125_7798#" "a_4331_6951#" 0.244253
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.390452
cap "a_2262_1153#" "hgu_cdac_half_0.db<0>" 0.119831
cap "a_4922_1363#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0352719
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_1.x2.X" 53.6112
cap "hgu_cdac_sw_buffer_1.x3.A" "a_11084_1179#" 0.0984959
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_1.x6.X" 314.304
cap "a_9348_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.21458
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7047_12413#" 2.79482
cap "a_1920_2150#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0101002
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.067062
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.031012
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_14037#" 0.79321
cap "a_17775_5950#" "a_17068_5284#" 0.381303
cap "a_13370_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.410838
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4449_1453#" 0.555307
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9222_7824#" 92.6549
cap "a_11206_7798#" "a_9763_7798#" 0.208446
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x3.x6.X" 0.111255
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16531_6590#" 0.0515366
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0251026
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 1.20881
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0324015
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 5.99074
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_15832_5950#" 0.15051
cap "a_2262_1153#" "a_2058_1153#" 116.99
cap "a_2530_1363#" "a_2057_1453#" 158.657
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.638094
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.031123
cap "a_7711_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.211234
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.d<5>" 52.8017
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_2006_1545#" 0.0828404
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1502_2234#" 149.681
cap "a_11084_1179#" "a_12543_1179#" 0.0378806
cap "a_n6887_12275#" "hgu_cdac_half_1.d<2>" 0.0101408
cap "hgu_tah_0.sw" "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" 31.8763
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 269.253
cap "a_n638_n245#" "a_n412_n464#" 87.2928
cap "a_11613_6078#" "a_10234_6262#" 0.00519118
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0454001
cap "a_n876_1179#" "a_n130_1153#" 198.527
cap "a_2521_6078#" "a_2926_6078#" 0.00245718
cap "a_4508_7317#" "a_4598_6925#" 0.0668742
cap "a_9293_8879#" "a_9383_8487#" 0.0668742
cap "a_546_11738#" "a_406_11482#" 1.25671
cap "a_6723_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 108.788
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_5380_8487#" 0.0325343
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4144_8513#" 620.395
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11914_6951#" 0.00547262
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 6.47309
cap "a_2045_6078#" "a_1637_6052#" 0.603924
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 138.292
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0141384
cap "hgu_cdac_sw_buffer_0.x4.A" "a_8692_1179#" 0.383968
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6990_6925#" 0.00488663
cap "a_13182_1868#" "hgu_cdac_half_0.d<1>" 0.000888543
cap "a_n6959_12689#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.985403
cap "a_4449_1453#" "a_2975_1179#" 0.000279005
cap "a_6533_1347#" "hgu_cdac_sw_buffer_1.x9.A" 0.0473199
cap "a_2501_8487#" "a_3978_8513#" 0.17521
cap "a_2988_8487#" "hgu_sarlogic_flat_0.x3.x20.Q" 4.30903
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x21.Q" 71.5883
cap "a_4099_1461#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0198364
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_3614_1868#" 2.26079
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_1.db<1>" 0.0672711
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_322_2883#" 5.76574
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4312_2150#" 0.00301093
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4425_8879#" 0.00797957
cap "a_3165_1868#" "a_1222_1868#" 0.0199569
cap "a_608_2883#" "a_394_2883#" 5.57222
cap "a_3898_9386#" "a_4402_9386#" 0.532854
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.233129
cap "a_3302_6078#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00813755
cap "hgu_cdac_sw_buffer_0.x12.X" "hgu_cdac_sw_buffer_0.x9.X" 0.00730887
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x8.X" 185.628
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_13347#" 0.983027
cap "a_2719_8513#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.161471
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8798_1179#" 13.3039
cap "a_1945_10648#" "a_2323_10792#" 89.5488
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 2265.27
cap "a_879_11334#" "hgu_sarlogic_flat_0.x1.x10.Y" 0.024536
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18973_6790#" 2.04291
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_19460_6564#" 0.110572
cap "a_n54754_7113#" "a_n54850_7835#" 0.465119
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x1.x8.S" 0.127888
cap "a_192_1868#" "a_138_1363#" 0.0253556
cap "hgu_cdac_sw_buffer_1.x7.X" "a_1196_n1740#" 1.10448
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0136175
cap "a_n53551_7113#" "a_n53647_7371#" 318.957
cap "a_8232_1868#" "a_8281_2708#" 0.532119
cap "a_8283_1331#" "a_6842_1153#" 0.539343
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_half_0.d<0>" 0.0368208
cap "a_n1147_7253#" "hgu_cdac_half_1.d<6>" 0.00867349
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.328119
cap "a_10638_13960#" "a_10710_13960#" 2.2654
cap "a_6816_7317#" "a_7071_6052#" 0.0240736
cap "a_7284_6925#" "a_6829_6078#" 0.0336324
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_5694_6078#" 0.00259702
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4979_7798#" 33.8685
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x60.CLK" 177.188
cap "a_12152_1868#" "a_11538_1842#" 52.6208
cap "a_4437_6078#" "a_4679_6052#" 124.312
cap "a_4124_6052#" "a_4977_6352#" 26.4449
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 149.385
cap "a_9706_1363#" "hgu_cdac_half_1.db<1>" 0.0675152
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_309_2150#" 4.40189
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8813_6052#" 3.16913
cap "a_n204_1868#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.61222
cap "a_6421_6052#" "hgu_cdac_half_1.db<1>" 0.00785337
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 108376
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6936_7824#" 9.96172
cap "a_5318_6078#" "a_5379_6925#" 0.0119714
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 235.107
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.116342
cap "a_9708_2883#" "a_9438_1153#" 0.46292
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.174959
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_12358_6052#" 0.349786
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x6.X" 0.045235
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10103_7824#" 1.72426
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_1.x9.A" 0.195792
cap "a_8398_1868#" "a_9096_2150#" 2.75572
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x8.X" 0.586077
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10098_6951#" 0.0197943
cap "a_n3877_7252#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 221.922
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 3.99124
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_18819_5950#" 0.0942625
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7235_8795#" 0.00257464
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 105.77
cap "a_17184_5676#" "a_16581_5924#" 0.141337
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1105_2708#" 87.6293
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.0810504
cap "a_11538_1842#" "hgu_sarlogic_flat_0.x4.x18.X" 1.2906
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_3978_8513#" 0.000938009
cap "a_2814_8513#" "a_2036_7824#" 3.74128
cap "a_n7047_12137#" "hgu_cdac_half_1.d<5>" 0.0562653
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18224_6596#" 12.3241
cap "hgu_cdac_half_0.db<1>" "a_3448_1868#" 0.0219973
cap "a_6535_6951#" "a_7234_7233#" 0.245765
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x2.X" 0.0378512
cap "a_n1240_n1104#" "hgu_cdac_sw_buffer_0.x1.X" 0.620996
cap "a_n447_11350#" "a_342_11726#" 0.0419646
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 88.08
cap "a_11206_7798#" "a_11154_8513#" 0.60413
cap "a_14404_2136#" "hgu_cdac_sw_buffer_0.x5.A" 0.0475135
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4893_8487#" 7.72787
cap "a_4001_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 1.66702
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_9762_6052#" 0.263069
cap "a_11507_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.496005
cap "a_15666_4670#" "a_16581_5510#" 0.0863375
cap "hgu_cdac_sw_buffer_3.x11.A" "hgu_cdac_sw_buffer_3.x7.X" 0.000350128
cap "a_3448_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.78974
cap "a_8006_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.58274
cap "a_n4203_7087#" "a_n4397_8367#" 0.0415972
cap "a_18505_5036#" "a_18589_5036#" 9.7173
cap "hgu_cdac_sw_buffer_0.x2.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 1072.42
cap "a_1107_1331#" "hgu_sarlogic_flat_0.x4.x21.Q" 81.9579
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53364_7835#" 0.465119
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9382_6925#" 5.06192
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x33.Q" 0.0708097
cap "a_16197_5310#" "a_15832_5316#" 0.0445002
cap "a_4978_8098#" "a_3978_8513#" 0.098589
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 162.729
cap "a_4125_7798#" "a_4979_7798#" 49.2297
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x5.X" 166.966
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12626_6262#" 0.35178
cap "a_4654_1153#" "a_4450_1153#" 116.99
cap "a_4922_1363#" "a_4449_1453#" 158.657
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_1836_14758#" 0.984771
cap "a_1526_15136#" "a_1325_14758#" 0.367362
cap "a_12098_1363#" "a_10771_1153#" 0.000459044
cap "hgu_cdac_half_1.d<1>" "a_6421_6052#" 0.0197807
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "a_12556_8487#" 0.0444939
cap "a_n1189_1153#" "a_n335_1453#" 31.9221
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.550143
cap "hgu_cdac_sw_buffer_3.x11.X" "a_n7390_7871#" 0.221457
cap "hgu_tah_0.sw_n" "a_1586_8513#" 0.106677
cap "hgu_cdac_sw_buffer_1.x7.X" "hgu_cdac_sw_buffer_1.x5.X" 20.7857
cap "a_14404_2136#" "hgu_cdac_sw_buffer_0.x4.A" 0.0600246
cap "a_17302_6590#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.020178
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "a_10575_15901#" 0.235079
cap "a_9332_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.202328
cap "a_7284_6925#" "a_9676_6925#" 0.0359816
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 322.154
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 2.69926
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9383_8487#" 0.941061
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_12154_6052#" 0.171365
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_2036_7824#" 0.224102
cap "a_9328_7824#" "a_9382_6925#" 0.0333763
cap "a_2262_1153#" "a_2172_1179#" 0.97482
cap "hgu_tah_0.sw" "a_3314_11664#" 1.16889
cap "hgu_cdac_half_0.db<0>" "a_n335_1453#" 0.0731158
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12153_6352#" 0.288685
cap "a_12153_6352#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0377963
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3000_2883#" 1.7653
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x29.Q" 27.8826
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0479227
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.215128
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_sw_buffer_2.x7.X" 20.7898
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 0.0341718
cap "a_7370_6052#" "a_5896_6078#" 0.00365378
cap "a_2058_1153#" "a_n335_1453#" 0.00547824
cap "hgu_tah_0.sw_n" "a_1123_11726#" 0.244113
cap "a_9116_8513#" "a_9317_8513#" 0.367362
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2444_2136#" 147.747
cap "a_9328_7824#" "a_9383_8487#" 0.00814303
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x1.x8.S" 0.268241
cap "a_11774_6925#" "a_11914_6951#" 69.9631
cap "a_2287_6052#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 161.9
cap "a_n55391_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 0.241734
cap "a_10710_13960#" "a_10550_14098#" 38.8042
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3783_9360#" 0.00357249
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n3387_7727#" 0.0559384
cap "a_9371_1545#" "hgu_cdac_half_1.db<1>" 0.0276301
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_4977_6352#" 0.00546007
cap "a_2045_6078#" "a_2521_6444#" 1.32533
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_10680_6078#" 3.34879
cap "a_4173_9684#" "a_3898_9386#" 15.5773
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0601575
cap "a_7784_2883#" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.63159
cap "a_n251_2150#" "a_n716_1842#" 0.946053
cap "a_5840_1868#" "hgu_cdac_half_0.db<1>" 0.0219973
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 3.62967
cap "a_11132_2883#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 5.26478
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.d<5>" 32.9967
cap "a_1382_10641#" "hgu_sarlogic_flat_0.x1.x3.X" 0.269495
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 377.788
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 262.951
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x11.X" 0.160243
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19286_5950#" 0.321599
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6370_8513#" 2.85456
cap "a_16980_6590#" "a_16894_6968#" 9.75667
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x11.X" 35.3324
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.d<3>" 18.7687
cap "a_18973_4644#" "a_19694_4952#" 0.84578
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 133.69
cap "a_9221_6078#" "a_7370_6052#" 0.309915
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.013574
cap "a_5695_7824#" "a_5897_7824#" 0.367362
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 5.59835
cap "a_20167_5326#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 35.3324
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_sw_buffer_1.x6.A" 0.00303537
cap "hgu_cdac_half_0.db<1>" "a_13067_1331#" 0.0693835
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.788733
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7456_8795#" 17.6757
cap "a_n3387_7727#" "hgu_cdac_sw_buffer_2.x1.A" 0.00535121
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.76058
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 5.05523
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5367_1179#" 111.199
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n424_3698#" 4.02557
cap "a_16581_5924#" "a_18412_5950#" 0.0222846
cap "a_17068_5924#" "a_19286_5950#" 0.00185744
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_sw_buffer_3.x11.X" 23.713
cap "a_10279_6951#" "a_9676_6925#" 55.1903
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.0173673
cap "a_n2251_7253#" "a_n3049_7252#" 0.00229933
cap "a_10151_1179#" "a_10771_1153#" 0.00826202
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x12.X" 0.775706
cap "a_n982_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 125.128
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.d<0>" 16.4784
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 2043.47
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10624_1868#" 236.11
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 2.81606
cap "a_11507_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 108.788
cap "a_4312_2150#" "a_3614_1868#" 2.75572
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0397352
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_2.x4.X" 0.0654866
cap "a_12269_2150#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0313906
cap "a_3448_1868#" "a_4449_1453#" 0.0699309
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x72.CLK" 2.07045
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 788.375
cap "a_19460_6564#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 4.5213
cap "a_1863_9386#" "a_1945_11268#" 0.00845083
cap "a_15832_5316#" "a_16113_5310#" 145.624
cap "a_14490_1363#" "hgu_cdac_sw_buffer_0.x3.A" 0.215466
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.Q" 1881.85
cap "a_4029_6052#" "a_2586_6052#" 0.818116
cap "a_7558_1179#" "a_7314_1363#" 8.06792
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1468_2556#" 0.318546
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 612.047
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x1.x3.A0" 0.0245327
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x3.x30.Q" 37.9289
cap "a_16020_5950#" "a_16287_5924#" 0.0698533
cap "a_6370_2234#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.810733
cap "a_5889_2708#" "a_5987_1153#" 0.0687266
cap "a_19694_5310#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.32364
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.188652
cap "a_n6887_13761#" "a_n7047_13899#" 38.8042
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.550143
cap "a_1749_1347#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00904569
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_sw_buffer_2.x1.A" 50.1056
cap "a_11625_1453#" "a_10771_1153#" 31.9271
cap "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 19.846
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_sw_buffer_0.x5.A" 0.249342
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.0652247
cap "a_3080_14774#" "a_1137_14764#" 0.00965469
cap "a_10624_1868#" "a_10341_1868#" 1.10352
cap "a_9568_1868#" "a_9760_1868#" 0.0419326
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0263456
cap "a_8852_1842#" "hgu_cdac_half_0.db<1>" 0.00571238
cap "a_394_2556#" "hgu_sarlogic_flat_0.x4.x8.X" 0.0177577
cap "a_615_2556#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 1.45933
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.2064
cap "hgu_sarlogic_flat_0.x3.x60.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.09436
cap "a_3960_3698#" "a_4677_2234#" 0.204083
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4836_2136#" 147.718
cap "hgu_cdac_sw_buffer_1.x9.A" "a_11538_1842#" 0.0150561
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0183786
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.286009
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7510_7824#" 0.0321333
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13207_2883#" 6.87887
cap "a_11626_1153#" "hgu_cdac_half_0.d<0>" 0.0472035
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 268.01
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.000355645
cap "a_2530_1363#" "hgu_cdac_sw_buffer_1.x4.A" 0.0334032
cap "a_2672_8795#" "hgu_sarlogic_flat_0.x1.x8.S" 2.98466
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 18.8934
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0280518
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x2.x7.Y" 3.65225
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9316_6951#" 0.0675263
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 32.3737
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.116889
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1114_n1100#" 0.00600977
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2057_1453#" 244.496
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 0.255357
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.00129664
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.624569
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_n4397_8367#" 0.0128133
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x15.X" 0.419563
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.00957561
cap "a_9761_6352#" "a_10234_6262#" 145.432
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_19191_6912#" 0.118208
cap "a_1325_14758#" "a_1592_14732#" 0.0698533
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4143_6951#" 0.00635297
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.00917984
cap "a_3841_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 18.9459
cap "hgu_cdac_half_1.db<0>" "a_9966_6052#" 0.0183245
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.602519
cap "a_11626_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.289978
cap "hgu_cdac_sw_buffer_0.x11.A" "a_n1158_n1744#" 652.268
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x20.X" 85.9928
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" "hgu_tah_0.sw" 94.8067
cap "a_12352_2883#" "m1_n1268_3183#" 0.196931
cap "a_13065_2708#" "m1_n1268_3395#" 0.083516
cap "a_11084_1179#" "hgu_cdac_sw_buffer_1.x6.A" 0.0716554
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.211407
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x15.X" 0.213857
cap "a_n386_1545#" "a_n335_1453#" 0.213477
cap "a_11154_8513#" "a_12019_8795#" 2.75572
cap "a_3977_6951#" "a_4030_7798#" 0.506159
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6286_2234#" 149.719
cap "a_18058_6596#" "a_18973_6790#" 124.32
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0594846
cap "hgu_sarlogic_flat_0.x5.x2.x7.floating" "a_14726_8215#" 9.59031
cap "hgu_sarlogic_flat_0.x1.x27.Q_N" "hgu_sarlogic_flat_0.x1.x8.S" 0.49832
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_621_10615#" 59.4398
cap "a_406_11482#" "hgu_sarlogic_flat_0.x2.x3.Y" 0.000380982
cap "hgu_cdac_half_1.d<1>" "a_12358_6052#" 0.0439788
cap "hgu_cdac_half_1.d<1>" "a_13880_2150#" 0.0216392
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_2585_6352#" 0.0374051
cap "a_6460_1842#" "hgu_sarlogic_flat_0.x3.x57.CLK" 5.83543
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_5891_1331#" 81.9579
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9317_2150#" 3.09193
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_1.x1.A" 185.628
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x4.X" 25.4201
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 0.309396
cap "a_4564_1179#" "a_4449_1453#" 2.71589
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x4.x26.Q" 1.63819
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00468169
cap "a_n251_2150#" "a_n107_2234#" 4.12335
cap "a_10638_13960#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 0.179953
cap "hgu_cdac_half_1.d<0>" "a_n7022_15150#" 0.171051
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 0.0329896
cap "a_13709_1347#" "a_13966_1545#" 8.57416
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1516_1179#" 0.2249
cap "a_n134_11726#" "a_n28_11682#" 55.1903
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1114_n1100#" 211.328
cap "a_12555_6925#" "a_12069_8487#" 0.0106244
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_10023_11664#" 0.654296
cap "a_7369_6352#" "a_6829_6078#" 139.355
cap "a_n828_2883#" "a_n1287_2708#" 0.663553
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_half_1.db<1>" 5.02611
cap "a_11084_1179#" "a_10624_1868#" 0.726589
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 110.341
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x3.A" 0.226454
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00943925
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 273.812
cap "a_8479_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 29.3032
cap "a_18058_6596#" "a_18224_6596#" 741.904
cap "a_11684_7317#" "a_11319_6951#" 0.0445002
cap "a_11507_6951#" "a_11774_6925#" 0.0698533
cap "a_19576_5676#" "hgu_sarlogic_flat_0.x5.x1[5].Q" 0.542743
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7047_13623#" 2.79482
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x3.x4.X" 104.17
cap "a_n54850_7371#" "a_n54850_7835#" 12.5796
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 6.27717
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 5789.21
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_cdac_sw_buffer_0.x3.A" 0.0274897
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1516_1179#" 0.383968
cap "a_7503_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0183549
cap "a_n3651_7087#" "hgu_cdac_sw_buffer_3.x9.X" 0.0147307
cap "a_13428_2556#" "hgu_sarlogic_flat_0.x3.x66.CLK" 2.0204
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2786_2883#" 84.1433
cap "a_2521_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0371364
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 11703.8
cap "a_n3387_7727#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 436.787
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.386172
cap "hgu_cdac_half_1.db<1>" "a_n1209_7728#" 0.0167586
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12293_6078#" 0.0782536
cap "a_1863_9386#" "a_1586_8513#" 2.20086
cap "a_7069_2234#" "hgu_sarlogic_flat_0.x3.x57.CLK" 6.08059
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8925_1347#" 0.000814411
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 8.37515
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 9.29347
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 1.39868
cap "a_7030_8106#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.06036
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_half_0.d<1>" 0.127017
cap "a_n7390_7871#" "hgu_comp_flat_0.Q" 0.924361
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 108.865
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 455.289
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_9652_1461#" 0.0112124
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n7022_10610#" 0.638094
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.db<2>" 16.306
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18505_5036#" 322.474
cap "hgu_tah_0.sw_n" "a_1940_8513#" 0.014243
cap "a_1516_1179#" "a_2975_1179#" 0.0378806
cap "a_342_11726#" "hgu_sarlogic_flat_0.x1.x9.Y" 1.47826
cap "a_17068_4644#" "a_17302_4952#" 9.45283
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_1.x6.A" 5.0411
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_12539#" 0.242175
cap "a_4143_6951#" "a_4532_6951#" 1.90245
cap "hgu_cdac_sw_buffer_1.x2.X" "a_2544_n241#" 1.26672
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 11.3156
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 5.7068
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_2585_6352#" 0.0418327
cap "a_2714_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 5.76574
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1578.03
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 274.46
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 32.0724
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n4397_8367#" 5.1238
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.40401
cap "a_13182_1868#" "a_10790_1868#" 0.326497
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16020_6590#" 19.9369
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9332_11849#" 1.95981
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9291_10460#" 8.4711
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1.88037
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 92.3904
cap "a_9328_7824#" "a_9222_7824#" 51.0415
cap "a_11206_7798#" "a_12155_7798#" 0.0700156
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3326_3698#" 0.555907
cap "a_6318_2530#" "a_7316_2883#" 14.5782
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "a_14654_8353#" 0.79005
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x3.x5.X" 1.09526
cap "a_1203_1153#" "a_1105_2708#" 0.0687266
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_5896_6078#" 154.628
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19191_6912#" 6.80714
cap "a_14017_1453#" "a_14490_1363#" 158.657
cap "a_14018_1153#" "a_14222_1153#" 116.99
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_8692_1179#" 14.1995
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_5889_2708#" 0.14003
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n685_1461#" 0.424976
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.146583
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 304.37
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n1285_1331#" 0.0249548
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_2586_6052#" 188.411
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4790_1179#" 0.0150135
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x4.x21.Q" 1.88563
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0654348
cap "a_16287_5284#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.641292
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 19.4496
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.304715
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 12.8228
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0039803
cap "a_6300_1179#" "hgu_cdac_sw_buffer_1.x3.A" 0.0984959
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x20.X" 437.66
cap "a_8852_1842#" "a_8692_1179#" 2.59686
cap "a_9761_6352#" "a_8927_6951#" 0.0404152
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4977_6352#" 5.35927
cap "a_2195_1545#" "a_2262_1153#" 0.946053
cap "a_13494_2530#" "a_14492_2883#" 14.5782
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10550_14098#" 13.5546
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.00421428
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_13072_6078#" 0.0598892
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16531_6232#" 0.368752
cap "a_3929_14512#" "a_4001_14512#" 2.2654
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 97.3506
cap "a_13667_1461#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0202522
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.116889
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 402.412
cap "a_8908_6052#" "hgu_cdac_half_1.db<0>" 0.0441938
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3326_3698#" 2.94795
cap "a_15953_12539#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 9.24709
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 40.6067
cap "a_n399_1179#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.168306
cap "a_18058_6596#" "a_19286_5950#" 0.0598242
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x3.X" 3.04712
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1564_2883#" 1.7131
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x57.Q_N" 0.00481771
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n1473_7088#" 0.125167
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10710_13960#" 12.5535
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 7.14432
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "a_9739_15176#" 1.30211
cap "hgu_cdac_sw_buffer_3.x11.X" "hgu_cdac_half_1.db<1>" 360.404
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11102_2530#" 215.769
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10103_7824#" 3.10065
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.00725444
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0160741
cap "a_16894_6968#" "a_16799_6912#" 2.76336
cap "a_16581_5924#" "a_16752_6232#" 6.51542
cap "a_4437_6078#" "a_6421_6052#" 0.0134352
cap "a_2914_9360#" "a_3378_9360#" 202.324
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_4977_6352#" 0.0471713
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18058_4670#" 269.716
cap "a_n7047_11861#" "hgu_cdac_half_1.d<5>" 0.0562653
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.213891
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_138_1363#" 4.2951
cap "hgu_cdac_half_1.d<0>" "a_n7047_12137#" 0.0981677
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6842_1153#" 21.3371
cap "a_6900_7317#" "a_6990_6925#" 0.0668742
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9962_2883#" 0.51763
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_3.x9.X" 0.0338036
cap "hgu_cdac_sw_buffer_2.x1.A" "a_n1473_7088#" 2.46088
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5896_6078#" 31.8379
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1666_n1100#" 211.39
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 194.031
cap "a_17184_5950#" "a_16894_5688#" 0.0609154
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5379_6925#" 3.94979
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_17003_4670#" 1.13136
cap "a_n55674_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.131186
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_8762_8513#" 0.126068
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_2586_6052#" 0.155111
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9233_1453#" 704.4
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_6841_1453#" 245.209
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.2849
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x1.x8.S" 107.53
cap "a_13428_2556#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.20749
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_3695_8513#" 186.881
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 317.022
cap "a_4449_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 130.565
cap "a_11205_6052#" "a_11153_6951#" 0.449595
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "a_1222_1868#" 3.29176
cap "m1_n1268_3395#" "a_11244_1842#" 0.0234172
cap "m1_n1268_3183#" "a_10790_1868#" 0.0381521
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_19576_6956#" 0.0707041
cap "a_6829_6078#" "a_6369_6951#" 0.188965
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x4.X" 37.9829
cap "hgu_tah_0.sw_n" "a_1146_7824#" 197.73
cap "a_n55204_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 2.14568
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_12626_6262#" 0.0425965
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0904452
cap "a_11319_6951#" "a_8761_6951#" 0.00290076
cap "a_16799_4670#" "a_16427_4670#" 0.333727
cap "a_9292_7317#" "a_8761_6951#" 1.80337
cap "a_2501_8487#" "a_3378_9360#" 0.101811
cap "a_11775_8487#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0207692
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.063124
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.00462891
cap "a_3614_1868#" "a_1222_1868#" 0.294248
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_3.x11.X" 85.3192
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00863708
cap "a_11070_2234#" "a_11102_2530#" 0.454338
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 128.475
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2036_7824#" 1735.11
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 12.9369
cap "a_8692_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.512938
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 25.5503
cap "a_11625_1453#" "a_13476_1179#" 0.262179
cap "a_84_1461#" "a_n876_1179#" 0.0121322
cap "a_1502_14758#" "a_1592_14732#" 0.0668742
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_0.x6.X" 0.572302
cap "a_n7660_7467#" "hgu_comp_flat_0.Q" 1453.99
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16020_6590#" 117.686
cap "hgu_cdac_half_0.db<1>" "a_n412_n464#" 0.299995
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1945_10648#" 0.00380589
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x14.X" 0.0123816
cap "a_19372_5310#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 2.08911
cap "hgu_cdac_half_0.db<0>" "a_14018_1153#" 0.142491
cap "hgu_cdac_half_0.db<1>" "a_14017_1453#" 0.252084
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_half_1.db<4>" 12572.8
cap "a_11488_2150#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0216392
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5117_6078#" 1.1139
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13462_2234#" 0.0714328
cap "a_1178_6950#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00456562
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.x5.x1[5].Q" 55.7997
cap "m1_n1268_3183#" "a_1502_2234#" 0.0273501
cap "m1_n1268_3395#" "a_1970_1842#" 0.0281641
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 182.21
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.0033054
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 16.5093
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 441.107
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 891.578
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "a_12555_6925#" 123.549
cap "a_4977_6352#" "a_6935_6078#" 0.0243748
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "a_3314_11664#" 0.00168659
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.05834
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x51.CLK" 31.0171
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.884964
cap "a_10478_6444#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.20177
cap "a_14017_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.014056
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n7047_12689#" 14.8945
cap "a_n53551_7113#" "a_n53364_7371#" 159.581
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16020_5950#" 114.256
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3499_1331#" 3.68597
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_6841_1453#" 87.1937
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_2036_7824#" 618.851
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.36057
cap "hgu_cdac_sw_buffer_1.x9.A" "a_6460_1842#" 0.00475638
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 93.2139
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.d<0>" 568.567
cap "a_7574_6052#" "a_7887_6951#" 0.034932
cap "a_13667_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.83995
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.49466
cap "hgu_sarlogic_flat_0.x3.x6.X" "hgu_sarlogic_flat_0.x1.x8.S" 35.7195
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_1.x4.A" 0.0872958
cap "a_n2219_8368#" "a_n595_7253#" 0.212645
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x7.X" 1.48146
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 134.338
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 453.538
cap "a_2476_1461#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.0112124
cap "a_2172_1179#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.520266
cap "a_6991_8487#" "a_7131_8513#" 69.9631
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.43914
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.db<0>" 0.00390151
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_4599_8487#" 0.365863
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 265.654
cap "hgu_tah_0.tah_vn" "a_n7678_6901#" 2.15767
cap "hgu_cdac_half_1.d<5>" "a_n6676_7789#" 0.0369521
cap "a_8814_7798#" "a_9762_8098#" 0.00965469
cap "a_11244_1842#" "a_11538_1842#" 198.527
cap "a_9461_2234#" "hgu_cdac_half_0.db<1>" 0.000598948
cap "hgu_tah_0.sw_n" "a_1325_11738#" 2.21821
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "m1_n1268_3183#" 33.4508
cap "a_7370_8098#" "a_6422_7798#" 0.00901707
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53930_7371#" 0.428217
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 34.0101
cap "a_3908_1179#" "a_4141_1347#" 123.825
cap "a_n858_2530#" "a_n716_1842#" 0.0876016
cap "a_n130_1153#" "a_382_1545#" 0.0668742
cap "a_10673_2708#" "a_10815_2883#" 5.57222
cap "hgu_cdac_sw_buffer_1.x5.A" "a_10771_1153#" 0.111349
cap "a_4362_1842#" "a_5093_2150#" 1.60431
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x23.Q_N" 0.00492185
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10710_14512#" 15.4542
cap "a_12068_6925#" "a_11915_8513#" 0.0160919
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4532_6951#" 0.632441
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_19191_5632#" 0.0998609
cap "a_2045_6078#" "a_2521_6078#" 0.00286714
cap "a_9461_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00483979
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_cdac_half_1.d<3>" 0.00575673
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 1100.2
cap "a_13709_1347#" "a_13016_1868#" 0.00387848
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0828877
cap "hgu_cdac_sw_buffer_3.x8.X" "hgu_cdac_half_1.db<1>" 0.069453
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.0703234
cap "a_1945_10648#" "a_621_10615#" 0.00753892
cap "a_2584_1868#" "hgu_cdac_sw_buffer_1.x6.A" 0.00348366
cap "a_1716_n241#" "hgu_cdac_sw_buffer_0.x6.X" 0.000351879
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.210048
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.00234738
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_15953_12263#" 16.5639
cap "a_n716_1842#" "a_n334_1153#" 3.22039
cap "a_3408_9386#" "a_3494_9752#" 13.6407
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3954_16039#" 134.19
cap "hgu_cdac_sw_buffer_1.x9.A" "a_7069_2234#" 0.00049247
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0261942
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_18679_4644#" 0.0743181
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19576_6956#" 16.234
cap "a_12090_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.1763
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_half_0.db<0>" 0.176945
cap "a_1820_1868#" "hgu_sarlogic_flat_0.x4.x21.Q" 1.20024
cap "a_9244_12539#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.688023
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.031012
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_10163_6925#" 11.473
cap "a_11153_6951#" "a_9676_6925#" 0.340948
cap "a_14404_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_6901_8879#" 0.415553
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.01461
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11070_2234#" 0.00818229
cap "a_9847_7233#" "a_9989_6951#" 4.12335
cap "a_9146_1842#" "a_9233_1453#" 0.602775
cap "a_1203_1153#" "a_2530_1363#" 0.000459044
cap "a_19286_4670#" "a_19372_5036#" 9.75667
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x69.Q_N" 3.16473
cap "a_10871_8513#" "a_10870_6951#" 0.0984856
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18819_4670#" 35.181
cap "a_7789_8106#" "hgu_sarlogic_flat_0.x3.x5.X" 0.307153
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0310136
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_13072_6078#" 0.635135
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "a_n55770_7371#" 157.422
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_11319_6951#" 0.915656
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9292_7317#" 0.848035
cap "hgu_cdac_half_1.d<5>" "a_n7760_6349#" 0.228419
cap "a_3783_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 6.30793
cap "a_3898_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 43.9255
cap "a_16113_12401#" "a_16041_12401#" 2.2654
cap "a_11856_7798#" "a_12153_6352#" 0.00474824
cap "hgu_cdac_sw_buffer_1.x4.X" "a_2058_1153#" 0.00553193
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "a_15953_12539#" 0.080526
cap "a_18819_6956#" "a_19191_6912#" 0.333727
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 14.1995
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9962_2556#" 0.47909
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x19.Q" 32.687
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 0.664929
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0857408
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 1181.8
cap "a_8813_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0403142
cap "a_6991_8487#" "a_7598_8513#" 1.87354
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12543_1179#" 109.186
cap "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 127.914
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5891_1331#" 3.45933
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 2280.23
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18923_6232#" 0.264473
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5557_1868#" 185.457
cap "a_8281_2708#" "hgu_cdac_half_1.db<1>" 0.00164748
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.00211309
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11178_1868#" 0.393963
cap "a_611_11594#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.00310312
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 2.23162
cap "a_16427_5676#" "a_16581_5510#" 9.42692
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.117773
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_1886_14958#" 1.34366
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.6039
cap "hgu_cdac_half_0.db<0>" "a_14222_1153#" 0.119831
cap "a_19286_6968#" "a_18224_5950#" 0.0812733
cap "a_2308_15136#" "a_1732_15124#" 0.00245718
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x8.S" 0.0572192
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1473_7088#" 216.07
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.0567363
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 7.09873
cap "a_2262_1153#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0617961
cap "a_14654_7663#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0838047
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84668.5
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 177.308
cap "a_6533_1347#" "a_8379_1153#" 0.00185991
cap "a_6704_2150#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.676867
cap "a_18224_5316#" "a_18589_5310#" 0.0445002
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1676_1842#" 0.624844
cap "a_5889_2708#" "hgu_cdac_half_1.db<1>" 0.00164748
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_cdac_sw_buffer_0.x4.A" 0.00128296
cap "hgu_cdac_sw_buffer_1.x3.A" "a_11070_2234#" 0.00014671
cap "m1_n1268_3183#" "a_2444_2136#" 0.0862369
cap "m1_n1268_3395#" "a_2285_2234#" 0.00410933
cap "a_6533_1347#" "a_6754_1842#" 0.345539
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 821.231
cap "a_4979_7798#" "a_4977_6352#" 0.702104
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5897_7824#" 164.526
cap "a_3058_6262#" "a_2790_6052#" 205.485
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "a_2586_6052#" 0.107278
cap "a_3165_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.00182101
cap "a_11720_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 3.3402
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.176569
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4913_6444#" 0.179901
cap "a_7285_8487#" "a_6370_8513#" 125.464
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1716_n241#" 206.007
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "a_16427_6956#" 0.0045623
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 1.21086
cap "a_16448_15176#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 217.211
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_8814_7798#" 0.00890068
cap "a_12294_7824#" "a_11856_7798#" 2.76336
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n1336_1868#" 352.3
cap "a_n53834_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 4.88555
cap "a_n53930_7835#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 39.8178
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53014_7459#" 0.229502
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4401_9752#" 10.7922
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 182.21
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3898_9386#" 40.427
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3783_9360#" 20.4798
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_1945_11268#" 0.000180979
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 12.4475
cap "a_n53014_7459#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0.0406924
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x16.X" 0.063652
cap "a_4438_7824#" "a_4425_8879#" 0.281046
cap "a_10638_14098#" "a_10550_14098#" 2.2654
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9146_1842#" 6.363
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12018_7233#" 0.290758
cap "a_1247_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 6.87887
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6369_6951#" 50.9828
cap "hgu_cdac_sw_buffer_0.x4.A" "a_3165_1868#" 0.00229484
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_2245_6360#" 0.275079
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.116889
cap "a_n3877_7252#" "a_n2251_7253#" 0.000489011
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00810958
cap "a_12359_7798#" "a_12871_8190#" 0.0668742
cap "a_12155_7798#" "a_13073_7824#" 70.8078
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0158656
cap "a_6924_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0675263
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x24.Q" 57.9585
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.494172
cap "hgu_cdac_half_1.db<0>" "a_n2219_8368#" 21.6013
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 257.767
cap "a_2790_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.313588
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_773_1868#" 0.400833
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0140464
cap "a_9382_6925#" "a_9894_6951#" 0.97482
cap "a_10771_1153#" "hgu_cdac_half_1.db<1>" 6.76198
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1.85632
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7791_2556#" 0.0313617
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_1637_6052#" 0.013725
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17184_5950#" 13.1349
cap "hgu_cdac_half_1.d<4>" "a_n7022_10610#" 0.059927
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12287_8513#" 4.56295
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10163_6925#" 568.707
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8479_8513#" 6.7246
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_n424_3698#" 3.65646
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0190088
cap "a_7684_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 0.105266
cap "a_2530_1363#" "hgu_cdac_sw_buffer_0.x6.A" 0.120552
cap "a_9461_2234#" "a_8692_1179#" 0.35913
cap "a_1940_8513#" "hgu_sarlogic_flat_0.x3.x7.X" 0.00230025
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.148722
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x27.Q" 1.04639
cap "a_6300_1179#" "hgu_cdac_sw_buffer_1.x6.A" 0.0716554
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 544.005
cap "a_140_2883#" "a_52_2136#" 0.545368
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4790_1179#" 1.79149
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4402_9386#" 0.563961
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0157913
cap "a_2532_2883#" "a_1970_1842#" 2.63475
cap "a_8398_1868#" "a_10341_1868#" 0.0199569
cap "hgu_cdac_half_0.db<1>" "a_7046_1153#" 0.148777
cap "hgu_cdac_half_0.db<0>" "a_7314_1363#" 0.0583799
cap "a_11613_6078#" "a_11600_7317#" 0.171184
cap "a_19460_6564#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.596286
cap "a_18973_6790#" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 0.380134
cap "a_4438_7824#" "a_3978_8513#" 0.305162
cap "a_4680_7798#" "a_4125_7798#" 196.703
cap "hgu_cdac_sw_buffer_1.x4.X" "a_2172_1179#" 0.0725627
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 4.09158
cap "a_454_n939#" "hgu_cdac_half_0.db<1>" 9.76307
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_11153_6951#" 0.00654328
cap "a_9146_1842#" "hgu_cdac_sw_buffer_1.x3.A" 0.0137412
cap "a_9116_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 110.149
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x25.Q" 13.1823
cap "a_10638_14788#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.202328
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8925_1347#" 0.465
cap "a_2045_6078#" "hgu_cdac_half_1.db<0>" 0.0289608
cap "a_546_11738#" "a_n134_11726#" 0.37344
cap "a_7046_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0166476
cap "a_1516_1179#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00312374
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.00972361
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_19460_5284#" 0.118874
cap "a_3898_9386#" "hgu_sarlogic_flat_0.x1.x8.S" 0.133089
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_14788#" 0.08097
cap "a_1587_9386#" "a_1586_8513#" 1.65153
cap "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 4.66277
cap "a_5694_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0399831
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 109.299
cap "a_7284_6925#" "a_7285_8487#" 1.20801
cap "a_3894_2234#" "a_3614_1868#" 149.675
cap "hgu_cdac_half_0.db<1>" "a_2057_1453#" 0.252084
cap "hgu_cdac_half_0.db<0>" "a_2058_1153#" 0.142491
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_half_0.d<1>" 0.0456837
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_sw_buffer_0.x3.A" 0.566379
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8423_2556#" 1.21288
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4922_1363#" 0.0298885
cap "a_13709_1347#" "hgu_cdac_sw_buffer_0.x5.A" 0.0924132
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 30.2306
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 127.291
cap "m1_n1268_3183#" "a_4836_2136#" 0.0863255
cap "m1_n1268_3395#" "a_4677_2234#" 0.00410933
cap "a_12012_2136#" "a_11853_2234#" 207.493
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 1.16864
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19372_6316#" 4.6969
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0125565
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16221_5688#" 0.083858
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.191706
cap "a_10180_6360#" "hgu_sarlogic_flat_0.x3.x4.X" 0.286444
cap "a_9627_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.346019
cap "a_4843_8795#" "a_4144_8513#" 0.245765
cap "hgu_cdac_half_0.db<0>" "a_9706_1363#" 0.0583799
cap "hgu_cdac_half_0.db<1>" "a_9438_1153#" 0.148777
cap "a_14404_2136#" "a_14017_1453#" 1.64589
cap "a_9522_6951#" "a_9676_6925#" 9.42692
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_12677#" 0.179953
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_9115_6951#" 158.022
cap "a_4922_1363#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0665623
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_half_0.db<1>" 0.159549
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_1637_6052#" 0.0153766
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x1.x8.S" 9.03752
cap "hgu_tah_0.sw" "a_108_11334#" 0.264536
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16531_5310#" 0.492484
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_half_1.db<2>" 0.0127243
cap "a_1161_10641#" "hgu_sarlogic_flat_0.x1.x3.A0" 1.1755
cap "a_11853_2234#" "a_11937_2234#" 8.57416
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.924597
cap "a_9438_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0388444
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6394_1868#" 0.393963
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11613_6078#" 0.42731
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.313432
cap "a_5176_2883#" "hgu_sarlogic_flat_0.x4.x12.X" 0.767037
cap "a_5889_2708#" "hgu_sarlogic_flat_0.x4.x11.X" 0.490062
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x6.A1" 308.897
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_cdac_sw_buffer_1.x6.A" 0.0574704
cap "a_13709_1347#" "hgu_cdac_sw_buffer_0.x4.A" 0.160699
cap "hgu_sarlogic_flat_0.x3.x72.Q_N" "a_9676_6925#" 0.0296591
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.214358
cap "a_7843_8008#" "a_7598_8513#" 0.035885
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 635.792
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 29.355
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7502_6951#" 3.99221
cap "a_5063_7233#" "a_4598_6925#" 0.946053
cap "a_10478_6444#" "a_10234_6262#" 9.7173
cap "a_5557_1868#" "a_3614_1868#" 0.0199569
cap "a_13570_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.393963
cap "hgu_comp_flat_0.RS_p" "hgu_comp_flat_0.RS_n" 313.657
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x1.x8.S" 0.0309499
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 3.13039
cap "a_18973_4644#" "a_18679_4644#" 198.527
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_12827#" 0.00626946
cap "m1_n1268_3183#" "a_6286_2234#" 0.0273501
cap "m1_n1268_3395#" "a_6754_1842#" 0.0281641
cap "a_13709_1347#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.00277218
cap "hgu_tah_0.sw_n" "a_n1336_1868#" 0.0074902
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.0564277
cap "a_n688_n1104#" "a_n1158_n1744#" 13.6319
cap "hgu_tah_0.sw" "a_2323_10792#" 0.470354
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7130_6951#" 31.0317
cap "a_2057_14758#" "a_1886_14958#" 6.51542
cap "a_11626_1153#" "a_10675_1331#" 0.00986741
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_3841_14650#" 0.0500061
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 35.2104
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.X" 760.621
cap "a_13476_1179#" "hgu_cdac_sw_buffer_1.x5.A" 0.0620758
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_10624_1868#" 0.0126682
cap "a_1196_n1740#" "a_1114_n1100#" 0.469047
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11855_6052#" 0.0229747
cap "hgu_cdac_half_1.d<0>" "a_n7047_11861#" 0.0981677
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 32.9275
cap "a_6370_8513#" "a_6536_8513#" 751.124
cap "a_n3049_7252#" "hgu_cdac_half_1.db<1>" 1.19191
cap "a_1516_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.512938
cap "a_2820_11667#" "a_1945_11268#" 0.000688392
cap "a_16287_5284#" "a_16752_5310#" 0.946053
cap "a_2323_11578#" "hgu_sarlogic_flat_0.x2.x3.Y" 95.72
cap "a_1123_11726#" "hgu_sarlogic_flat_0.x1.x9.Y" 0.00776142
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0136663
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0285745
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0414074
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 0.185213
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n2025_7088#" 0.125167
cap "hgu_cdac_sw_buffer_3.x7.X" "hgu_cdac_half_1.db<1>" 0.238782
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "a_8762_8513#" 2.45276
cap "a_14544_1868#" "a_14490_1363#" 0.0253556
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 167.054
cap "a_12012_2136#" "a_12733_1868#" 96.7371
cap "a_4173_9684#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 13.7757
cap "a_2786_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 195.219
cap "a_9332_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.220722
cap "a_7072_7798#" "a_7285_8487#" 0.37193
cap "a_11300_6052#" "a_12154_6052#" 49.2297
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1285_1331#" 81.9579
cap "a_n3387_7727#" "hgu_cdac_sw_buffer_3.x11.A" 0.0244968
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" "a_10710_13960#" 0.747457
cap "a_10771_1153#" "a_11190_1179#" 38.2644
cap "a_8478_6951#" "a_8479_8513#" 0.0984856
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.329301
cap "a_5110_6951#" "a_5205_6951#" 2.76336
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5614_8795#" 0.443316
cap "a_3908_1179#" "a_4868_1461#" 0.0121322
cap "a_4141_1347#" "a_4587_1545#" 4.12335
cap "hgu_cdac_half_1.d<4>" "a_n7047_12689#" 0.0621683
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.d<2>" 24.583
cap "a_2285_2234#" "a_2532_2883#" 1.76042
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.x7.X" 0.00902828
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_13263_8513#" 184.474
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9244_12539#" 13.458
cap "a_n770_1179#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 3.35398
cap "a_n2025_7088#" "hgu_cdac_sw_buffer_2.x1.A" 4.68858
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_half_0.d<0>" 0.220616
cap "a_16088_10598#" "a_16000_10736#" 70.3566
cap "a_9291_10460#" "a_9291_10736#" 31.6127
cap "a_971_14764#" "a_1592_14732#" 110.521
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_sw_buffer_3.x9.X" 0.0222288
cap "a_19576_5676#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.7077
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3448_1868#" 1.19915
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_16980_5310#" 0.0882309
cap "hgu_sarlogic_flat_0.x5.x1[4].Q_N" "a_17302_5310#" 0.020178
cap "a_n1170_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 2.20445
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x4.x17.X" 6.62274
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1203_1153#" 0.00148997
cap "a_n6959_14037#" "a_n7047_13899#" 2.2654
cap "a_3908_1179#" "hgu_cdac_half_0.d<1>" 0.0542822
cap "a_9316_6951#" "a_9115_6951#" 0.367362
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.108796
cap "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.000547447
cap "a_9244_12539#" "a_9404_12401#" 38.8042
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.db<4>" 16.3885
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8761_6951#" 43.4702
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x21.Q" 0.538921
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_3448_1868#" 0.00466342
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0992506
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x27.X" 3.2288
cap "a_2057_1453#" "a_4449_1453#" 0.000949706
cap "a_406_11482#" "a_544_11360#" 0.10945
cap "a_2172_1179#" "a_2058_1153#" 0.0213612
cap "a_611_11594#" "a_1325_11738#" 0.0698533
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 417.543
cap "a_9990_8513#" "a_8762_8513#" 33.3645
cap "a_n53364_7835#" "a_n53364_7371#" 12.5796
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0450183
cap "hgu_sarlogic_flat_0.x4.x19.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 35.9357
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "a_n28_11682#" 0.385993
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_555_10641#" 0.507586
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.398974
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.00638111
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.00392605
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.0151477
cap "a_3222_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.14581
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18058_5950#" 269.508
cap "a_9438_1153#" "a_9652_1461#" 10.4326
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x3.A" 145.686
cap "a_n4429_7252#" "hgu_comp_flat_0.Q" 0.0190201
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.619371
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.x5.Q" 0.212505
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x8.S" 0.0165283
cap "a_6723_6951#" "a_6924_6951#" 0.367362
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.Q" 1446.06
cap "a_2451_8795#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.000395408
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_1.x6.A" 2.41967
cap "hgu_cdac_sw_buffer_1.x4.A" "a_14490_1363#" 0.0334032
cap "a_3165_1868#" "a_3448_1868#" 1.10352
cap "a_2584_1868#" "a_2392_1868#" 0.0419326
cap "a_9763_7798#" "a_12155_7798#" 0.137382
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4449_1453#" 157.308
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.00210961
cap "a_n53834_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 13.492
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.00508787
cap "a_6900_7317#" "hgu_sarlogic_flat_0.x3.x4.X" 0.907425
cap "a_7284_6925#" "a_6536_8513#" 0.00204546
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4599_8487#" 1.01167
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 1.26849
cap "a_2672_8795#" "a_2501_8487#" 6.51542
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.220873
cap "a_9697_6444#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.71287
cap "a_16581_5924#" "a_18224_5950#" 0.0551376
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.198173
cap "a_17068_5924#" "a_18058_5950#" 1.16178
cap "a_16799_5632#" "a_16581_5510#" 0.37344
cap "hgu_cdac_half_1.d<0>" "a_n6676_7789#" 0.0108597
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 119.855
cap "hgu_cdac_sw_buffer_1.x3.A" "a_6006_1868#" 0.0119188
cap "a_9438_1153#" "a_8692_1179#" 198.527
cap "a_n3325_7252#" "a_n4397_8367#" 0.515439
cap "a_2285_2234#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.341487
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_0.x5.A" 1.17615
cap "a_9698_8190#" "a_9464_7798#" 9.75667
cap "m1_n1268_3395#" "a_7949_1868#" 0.0166266
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_sw_buffer_2.x11.A" 0.0497113
cap "a_n1334_3698#" "hgu_tah_0.sw_n" 209.78
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_0.x11.X" 1865.14
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12089_6078#" 0.134188
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7759_1179#" 1.59785
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 130.152
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 2.73349
cap "a_4143_6951#" "a_5182_6052#" 1.53521
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10624_1868#" 448.467
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x3.x66.CLK" 31.3488
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x4.x5.Q" 11.9276
cap "hgu_sarlogic_flat_0.x4.x22.X" "hgu_sarlogic_flat_0.x4.x19.Q" 22.9074
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.234448
cap "a_1886_14958#" "a_2308_15136#" 0.00286714
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_4030_7798#" 0.109256
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_2036_7824#" 3.67509
cap "a_16000_10460#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.148662
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 40.176
cap "a_5110_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 3.97302
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.0190184
cap "a_11153_6951#" "a_12154_8098#" 0.0649894
cap "a_13636_1842#" "a_13163_1153#" 0.436887
cap "a_14566_8077#" "a_12627_8008#" 0.0614121
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16799_5950#" 3.65847
cap "a_9676_6925#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.000992163
cap "a_14566_8077#" "a_14726_7939#" 38.8042
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7368_1868#" 17.4403
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10638_14098#" 1.02857
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_0.x4.A" 27.7764
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_half_0.d<0>" 2.74094
cap "m1_n1268_3183#" "a_6842_1153#" 0.00115803
cap "a_9676_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00829342
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x60.CLK" 114.512
cap "m1_n1268_3183#" "a_9962_2883#" 0.196931
cap "m1_n1268_3395#" "a_10673_2708#" 0.083516
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x26.Q" 57.629
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12090_8190#" 0.212007
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16752_6590#" 0.217102
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9760_1868#" 15.1003
cap "a_14654_7663#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.852074
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1820_1868#" 0.0137687
cap "a_14566_7525#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.0716814
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1114_n1100#" 5.09107
cap "a_14544_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0529622
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7789_8106#" 0.846576
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.00115745
cap "a_2814_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 1.66386
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_4892_6925#" 0.00196845
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4598_6925#" 0.00802211
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0149612
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_5450_6262#" 0.0398233
cap "a_9677_8487#" "a_10099_8513#" 0.00286714
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.416546
cap "a_5319_7824#" "a_4979_7798#" 0.0603549
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.024577
cap "a_12382_8513#" "a_12627_8008#" 0.035885
cap "hgu_cdac_half_1.d<0>" "a_n7760_6349#" 0.00109791
cap "a_15666_5950#" "a_16113_5310#" 0.0921016
cap "a_12012_2136#" "hgu_cdac_half_0.d<1>" 0.000410097
cap "a_10478_6078#" "a_10234_6262#" 8.11912
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11319_6951#" 42.4736
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9292_7317#" 0.907425
cap "hgu_cdac_sw_buffer_1.x3.A" "a_7228_2136#" 0.0270502
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x4.x16.X" 8.64869
cap "a_11626_1153#" "hgu_cdac_sw_buffer_1.x9.A" 0.116854
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" "a_10710_14512#" 0.828649
cap "a_10234_6262#" "a_10163_6925#" 0.00166248
cap "a_19460_5284#" "a_18505_5310#" 0.000469545
cap "a_11070_2234#" "a_10624_1868#" 158.657
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17068_5924#" 31.1879
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_0.x6.A" 0.28994
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x4.OUT" 1.319
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54284_7835#" 29.45
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 541
cap "a_7508_8190#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00903169
cap "a_322_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525728
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n53834_7113#" 6.78164
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_6422_7798#" 0.00204549
cap "a_11154_8513#" "a_12155_7798#" 0.115165
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1920_2150#" 1.37282
cap "a_7759_1179#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.060853
cap "a_12068_6925#" "a_12467_7317#" 1.32533
cap "a_6087_8513#" "a_4144_8513#" 0.0164031
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2585_6352#" 330.928
cap "a_11600_7317#" "a_11914_6951#" 25.8462
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_12626_6262#" 0.0768954
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_2036_7824#" 0.342227
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55770_7835#" 177.619
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 7.29354
cap "a_15666_5316#" "a_16197_5310#" 1.80337
cap "a_7510_7824#" "a_7711_7824#" 0.333727
cap "a_12069_8487#" "a_12240_8795#" 6.51542
cap "hgu_cdac_half_1.db<0>" "a_13163_1153#" 6.66829
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6491_1461#" 0.424976
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x4.x34.Q_N" 0.0213617
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "hgu_sarlogic_flat_0.x3.x51.Q" 24.254
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_half_0.db<1>" 0.136066
cap "a_6724_8513#" "a_3978_8513#" 0.00365378
cap "a_19460_4644#" "a_20167_4670#" 96.845
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00574785
cap "a_n806_2234#" "a_n1170_1868#" 1.80337
cap "a_n982_1868#" "a_n716_1842#" 0.080689
cap "a_10164_8487#" "a_10076_8879#" 0.0771193
cap "a_5367_1179#" "a_5987_1153#" 0.00826202
cap "a_7370_8098#" "a_6370_8513#" 0.098589
cap "a_4398_1545#" "a_4141_1347#" 8.57416
cap "hgu_cdac_half_1.d<1>" "a_11613_6078#" 0.0564695
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x57.CLK" 32.4024
cap "a_9620_2136#" "a_10341_1868#" 96.7371
cap "a_52_2136#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 128.475
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 189.457
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x8.X" 0.0121132
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 42.8829
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x4.x25.Q" 175.62
cap "a_n2251_7253#" "hgu_cdac_sw_buffer_2.x4.X" 0.0186296
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n1749_7728#" 0.00706563
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x29.Q" 29.3982
cap "a_4068_1842#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.627582
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 126.174
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2774_1545#" 4.23071
cap "a_9146_1842#" "hgu_cdac_sw_buffer_1.x6.A" 0.000321797
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0165454
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11317_1347#" 38.5007
cap "a_7707_8513#" "a_7285_8487#" 0.00286714
cap "hgu_cdac_half_1.d<5>" "a_n7047_13899#" 0.0562653
cap "a_7888_8513#" "a_7772_8487#" 39.6993
cap "a_1390_n460#" "hgu_cdac_sw_buffer_0.x5.A" 0.0320674
cap "a_6516_6052#" "a_5896_6078#" 0.00826202
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_cdac_half_1.db<1>" 0.0230529
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.916628
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 27.8939
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_1707_1461#" 0.0534043
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 223.136
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_15125_1868#" 185.548
cap "a_9463_6052#" "hgu_cdac_half_1.d<0>" 0.0208753
cap "a_14017_1453#" "a_14746_2883#" 0.000117297
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 334.568
cap "a_17068_6564#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 861.988
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_16113_6590#" 0.0967072
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_4001_14236#" 13.7908
cap "a_6300_1179#" "a_6406_1179#" 52.6208
cap "a_6031_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.7653
cap "a_9763_7798#" "a_8928_8513#" 0.117861
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x69.CLK" 0.432559
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "a_14566_7525#" 0.298296
cap "a_10710_14236#" "a_10638_14374#" 2.2654
cap "a_4977_6352#" "a_5379_6925#" 0.342844
cap "a_406_11482#" "a_192_10793#" 0.0703701
cap "a_18224_5316#" "a_18505_5036#" 0.114499
cap "a_18679_5284#" "a_18679_4644#" 9.4727
cap "a_7370_6052#" "a_9421_6360#" 0.0405978
cap "a_9762_6052#" "a_9762_8098#" 0.724668
cap "a_9146_1842#" "a_10624_1868#" 0.381319
cap "a_n412_n464#" "hgu_cdac_sw_buffer_0.x11.VPWR" 216.067
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19372_6316#" 2.09051
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_1178_6950#" 0.00368241
cap "a_10790_1868#" "a_12269_2150#" 0.0717278
cap "a_8281_2708#" "a_8423_2883#" 5.57222
cap "a_1390_n460#" "hgu_cdac_sw_buffer_0.x4.A" 0.0188111
cap "a_4425_8879#" "a_4893_8487#" 63.2838
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x5.A" 1.07216
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4922_1363#" 4.47131
cap "a_10638_14512#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.220722
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10638_14788#" 0.852074
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00507348
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.169982
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0127409
cap "a_11830_1153#" "a_12098_2883#" 0.46292
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n399_1179#" 0.0367583
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x35.Q_N" 27.8221
cap "a_17775_5326#" "a_17068_5284#" 96.845
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_14512#" 0.128906
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0347347
cap "a_9404_12677#" "a_9244_12539#" 38.8042
cap "a_n1749_7728#" "hgu_cdac_half_1.d<5>" 221.775
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x36.Q" 2967.79
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7503_8513#" 0.0617571
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0500833
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19191_5632#" 6.79755
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 1.17616
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x30.Q" 35.4722
cap "hgu_sarlogic_flat_0.x1.x3.X" "a_1448_10615#" 0.16542
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.666276
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x1.A" 0.0016724
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 456.347
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.0864179
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0126125
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n86_n245#" 0.01158
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0236976
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_1.x11.X" 0.257419
cap "a_4978_6052#" "a_5451_8008#" 0.0060846
cap "a_3908_1179#" "a_3595_1153#" 245.187
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.00352794
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.0491688
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1011.83
cap "a_5318_6078#" "a_4913_6078#" 0.00245718
cap "a_6979_1545#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.00889929
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 0.192488
cap "a_n55204_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 1.46393
cap "a_n335_1453#" "a_n334_1153#" 784.493
cap "a_7370_8098#" "a_7510_7824#" 1.25671
cap "a_7072_7798#" "a_7711_7824#" 3.15823
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n28_11682#" 0.0256556
cap "a_7370_8098#" "a_7284_6925#" 0.571937
cap "a_14132_1179#" "a_14358_1179#" 0.333727
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 18.0179
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 6.26618
cap "a_11275_1461#" "hgu_cdac_half_1.db<1>" 0.425869
cap "hgu_cdac_sw_buffer_0.x5.A" "a_3614_1868#" 0.0229031
cap "a_8678_2234#" "hgu_cdac_sw_buffer_0.x5.A" 0.000216573
cap "a_11684_7317#" "hgu_sarlogic_flat_0.x3.x4.X" 0.907425
cap "a_8927_6951#" "a_10163_6925#" 26.4395
cap "a_5206_8513#" "a_4739_8513#" 3.15823
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10023_11664#" 235.057
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.00297186
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 0.664929
cap "a_9332_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 0.340418
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1019_10793#" 115.828
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_0.x2.X" 68.2312
cap "a_4893_8487#" "a_3978_8513#" 125.462
cap "a_15666_5316#" "a_16113_5310#" 149.863
cap "a_4654_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 503.572
cap "a_9950_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00546653
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 31.6354
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5182_6052#" 1.29715
cap "a_9404_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 6.71965
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x1.A" 0.00516433
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.d<6>" 65.4995
cap "a_8232_1868#" "a_9233_1453#" 0.0699309
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.224308
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 5483.9
cap "a_19372_6590#" "hgu_sarlogic_flat_0.x5.x1[0].Q" 2.10524
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.0522161
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_8813_6052#" 0.0736212
cap "a_9332_12401#" "a_9404_12401#" 2.2654
cap "a_n7678_6446#" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 70.7891
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18224_4670#" 22.4157
cap "hgu_cdac_sw_buffer_0.x4.A" "a_3614_1868#" 0.0292672
cap "a_8678_2234#" "hgu_cdac_sw_buffer_0.x4.A" 0.00027135
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1587_9386#" 185.409
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_n607_7947#" 1.02832
cap "a_11154_8513#" "a_8928_8513#" 0.0400429
cap "a_10279_6951#" "a_10098_6951#" 0.0411078
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_1970_1842#" 0.0254579
cap "a_7558_1545#" "a_7046_1153#" 0.0668742
cap "hgu_cdac_sw_buffer_1.x4.A" "a_4449_1453#" 0.116308
cap "a_18058_6596#" "a_18058_5950#" 15.0047
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18923_4952#" 2.91571
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.db<3>" 0.146036
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18412_5310#" 5.03198
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_1886_14958#" 107.345
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.519507
cap "a_3165_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11319_6951#" 0.005711
cap "a_15832_5950#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0198719
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 595.753
cap "a_11206_7798#" "a_11301_7798#" 96.845
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.128416
cap "a_6754_1842#" "a_6460_1842#" 198.527
cap "hgu_cdac_half_1.d<6>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0042565
cap "hgu_tah_0.sw_n" "a_971_14764#" 0.170493
cap "a_12352_2883#" "a_12012_2136#" 2.26208
cap "a_12573_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0135841
cap "a_4001_14236#" "a_3929_14374#" 2.2654
cap "m1_n1268_3183#" "a_n1336_1868#" 0.0519391
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_1056_1868#" 1.16879
cap "a_18679_6564#" "a_18589_6590#" 0.0668742
cap "a_1418_14758#" "hgu_tah_0.sw" 0.303955
cap "a_n1170_1868#" "a_1222_1868#" 0.326497
cap "a_13636_1842#" "a_14245_2234#" 1.89299
cap "hgu_cdac_sw_buffer_1.x4.A" "a_8692_1179#" 0.08341
cap "a_7285_8487#" "a_6369_6951#" 0.00965765
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_8813_6052#" 0.0173732
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "a_16448_14835#" 1.69257
cap "a_n130_1153#" "a_138_1363#" 206.408
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 2287.28
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_5367_1179#" 0.278255
cap "a_2476_1461#" "a_2057_1453#" 0.245765
cap "a_2195_1545#" "a_2058_1153#" 9.07266
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 897.877
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_9382_6925#" 0.00332941
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_3448_1868#" 0.112364
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x5.X" 0.0106341
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_9438_1153#" 0.186863
cap "a_4438_7824#" "a_3378_9360#" 0.00471606
cap "a_15832_5316#" "a_16221_5688#" 1.13658
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0372372
cap "a_17775_5326#" "a_16581_5510#" 0.603924
cap "a_9950_1545#" "a_9234_1153#" 1.80337
cap "a_10151_1179#" "a_9233_1453#" 45.303
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "hgu_sarlogic_flat_0.x5.x1[4].Q" 25.7049
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 0.020822
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_5111_8513#" 0.0568777
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1056_1868#" 137.757
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19286_5688#" 0.92906
cap "a_11507_6951#" "a_11600_7317#" 36.6828
cap "a_8908_6052#" "a_9464_7798#" 0.000130029
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.155639
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x4.x16.X" 0.607391
cap "a_17068_4644#" "a_18505_5036#" 0.00798209
cap "a_5206_8513#" "a_4144_8513#" 136.691
cap "a_15832_4670#" "a_16113_5310#" 0.114499
cap "a_11756_1868#" "a_11538_1842#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_140_2883#" 68.1708
cap "a_773_1868#" "m1_n1268_3183#" 0.0245161
cap "a_18679_5284#" "a_18224_5950#" 0.0236887
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0129556
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_8232_1868#" 0.112364
cap "a_14404_2136#" "a_14544_1868#" 38.2644
cap "a_10673_2708#" "a_10815_2556#" 7.83272
cap "a_7072_7798#" "a_7370_8098#" 136.691
cap "a_8289_7824#" "a_9763_7798#" 0.00365378
cap "a_6754_1842#" "a_7069_2234#" 129.553
cap "a_n422_1842#" "a_n204_1868#" 0.37344
cap "a_7182_1179#" "a_6956_1179#" 0.333727
cap "hgu_cdac_sw_buffer_0.x12.X" "a_n86_n245#" 2.5343
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x1.x8.S" 95.5886
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.418338
cap "a_10280_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0184536
cap "a_879_11334#" "hgu_sarlogic_flat_0.x1.x3.X" 0.051492
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q_N" 3.85744
cap "a_16752_6232#" "a_15832_5950#" 0.10945
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 32.5788
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x8.S" 0.60314
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x4.x28.Q" 176.245
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 0.116889
cap "a_n7047_12413#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "a_18058_4670#" "a_19286_4670#" 32.221
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n55770_7371#" 0.171629
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2392_1868#" 1.461
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7022_10610#" 34.7421
cap "hgu_cdac_sw_buffer_1.x6.A" "a_6006_1868#" 0.00627504
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 38.7857
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_66_11360#" 0.4676
cap "hgu_sarlogic_flat_0.x1.x27.Q_N" "a_n1149_11335#" 0.371287
cap "a_12044_1461#" "a_11084_1179#" 0.0121322
cap "a_11763_1545#" "a_11317_1347#" 4.12335
cap "a_6406_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 13.3039
cap "a_2057_1453#" "a_1516_1179#" 137.842
cap "a_11625_1453#" "a_9233_1453#" 0.00189941
cap "a_12098_1363#" "hgu_cdac_sw_buffer_1.x3.A" 0.0396168
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 402.403
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x66.CLK" 211.486
cap "a_9761_6352#" "hgu_cdac_half_1.db<1>" 0.0204387
cap "a_12790_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.13303
cap "a_n53364_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 283.94
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 2108.57
cap "a_n1147_7253#" "hgu_cdac_sw_buffer_2.x12.X" 2.5343
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.319635
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8761_6951#" 45.5651
cap "hgu_tah_0.vin" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 12.9516
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_1325_11738#" 0.0245042
cap "a_11300_6052#" "hgu_cdac_half_1.db<0>" 0.0441938
cap "a_2287_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.196983
cap "a_19460_4644#" "a_19286_5688#" 0.0577266
cap "a_13494_2530#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.00598661
cap "a_12098_1363#" "a_12543_1179#" 36.9161
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.0265458
cap "hgu_cdac_sw_buffer_1.x3.A" "a_8232_1868#" 0.0161379
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.2057
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5840_1868#" 0.594584
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.419625
cap "a_13709_1347#" "hgu_cdac_sw_buffer_0.x3.A" 0.215988
cap "a_9293_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 0.418132
cap "hgu_cdac_half_1.d<4>" "a_n7022_10886#" 0.0150014
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_n595_7253#" 0.0402144
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.d<2>" 235.446
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.tah_vn" 11786.7
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 38.7857
cap "a_4680_7798#" "a_4977_6352#" 0.00474824
cap "a_4362_1842#" "hgu_cdac_sw_buffer_1.x3.A" 0.0137412
cap "a_6535_6951#" "a_6924_6951#" 1.90245
cap "a_12382_8513#" "a_10164_8487#" 0.00185744
cap "a_9463_6052#" "a_9762_6052#" 33.3645
cap "a_14404_2136#" "hgu_cdac_sw_buffer_1.x4.A" 0.0247092
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10151_1179#" 14.4875
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.0598517
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 441.107
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x20.Q_N" 88.1677
cap "a_11626_1153#" "a_11244_1842#" 3.22039
cap "a_6031_2556#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.754393
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4564_1179#" 0.521193
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_14566_7525#" 0.0107066
cap "hgu_cdac_half_1.d<1>" "a_n7047_12413#" 0.0867029
cap "a_7370_6052#" "a_7284_6925#" 0.219487
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x1.X" 25.6579
cap "a_4332_8513#" "a_2501_8487#" 0.00222846
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_11763_1545#" 0.0098881
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_2285_2234#" 0.010756
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6990_6925#" 4.99491
cap "a_7228_2136#" "hgu_cdac_sw_buffer_1.x6.A" 0.0051957
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 69.8459
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x11.VPWR" 207.169
cap "a_n1334_3698#" "m1_n1268_3183#" 0.0641763
cap "a_16581_6790#" "a_17003_6968#" 0.00286714
cap "a_7683_7317#" "a_6535_6951#" 0.213477
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.d<2>" 2.78636
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 399.569
cap "a_12381_6951#" "a_12239_7233#" 4.12335
cap "a_9761_6352#" "hgu_cdac_half_1.d<1>" 0.0535892
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x3.x36.Q" 67.8018
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x11.X" 0.0493513
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n54752_8227#" 0.0148107
cap "a_11709_2150#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.00469095
cap "a_12572_6360#" "a_12153_6352#" 0.245765
cap "a_9763_7798#" "a_8909_7798#" 49.2297
cap "a_9332_12263#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.22377
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 43955.8
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54752_8227#" 27.9729
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x4.x19.Q" 1.66916
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x4.X" 1.47031
cap "a_6829_6078#" "a_7029_6360#" 1.84901
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13462_2234#" 149.72
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.00181339
cap "a_n3877_7252#" "hgu_cdac_half_1.db<1>" 0.218091
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 748.506
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x1.x8.S" 0.0272422
cap "a_4784_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.01407
cap "a_12154_8098#" "hgu_sarlogic_flat_0.x3.x36.Q" 138.228
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_15953_12263#" 1.66702
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_11625_1453#" 0.000458585
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00138609
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_3326_3698#" 0.126281
cap "a_14490_1363#" "hgu_cdac_half_0.d<0>" 0.0189578
cap "a_52_2136#" "a_1222_1868#" 0.296419
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4385_1179#" 0.882182
cap "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.117405
cap "a_9421_6360#" "hgu_sarlogic_flat_0.x3.x7.X" 0.153431
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_n871_7253#" 0.171237
cap "a_n595_7253#" "hgu_sarlogic_flat_0.x4.x25.Q" 32.6807
cap "a_2530_1363#" "hgu_cdac_sw_buffer_1.x5.X" 0.0401002
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 727.297
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0120825
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2814_8513#" 167.004
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12381_6951#" 0.0354423
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x5.x1[3].Q" 88.2147
cap "a_6369_6951#" "a_6536_8513#" 0.903643
cap "a_11153_6951#" "a_12555_6925#" 49.2297
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 13.0959
cap "a_7228_2136#" "a_7368_1868#" 38.2644
cap "a_3494_9752#" "a_3378_9360#" 1.49101
cap "a_3408_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 194.99
cap "a_10398_8795#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.020178
cap "a_12012_2136#" "a_10790_1868#" 49.3802
cap "a_7570_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 195.222
cap "a_7306_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0136958
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 270.846
cap "a_1203_1153#" "hgu_cdac_half_0.db<1>" 0.315673
cap "a_6086_6951#" "a_4978_6052#" 0.482788
cap "a_18058_5316#" "a_18589_5310#" 0.626952
cap "hgu_tah_0.sw" "a_621_10615#" 3.12438
cap "a_2914_9360#" "a_3898_9386#" 176.428
cap "hgu_cdac_sw_buffer_0.x6.A" "a_14490_1363#" 0.120552
cap "a_5183_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.452817
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2503.86
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_18973_6790#" 0.0169374
cap "hgu_sarlogic_flat_0.x3.x2.X" "a_1422_7824#" 0.0570852
cap "hgu_sarlogic_flat_0.x4.x12.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 8.75283
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.0692772
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.734545
cap "a_1993_1179#" "a_1516_1179#" 0.0195981
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_4599_8487#" 3.95345
cap "a_3614_1868#" "a_3448_1868#" 785.622
cap "a_5176_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 195.289
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.d<5>" 244.553
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x5.x2.x6.floating" 1.0898
cap "a_4312_2150#" "a_3448_1868#" 0.245765
cap "a_11625_1453#" "hgu_cdac_sw_buffer_1.x3.A" 0.137862
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x4.X" 252.014
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.107278
cap "a_9763_7798#" "a_9902_7824#" 0.256334
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16020_4670#" 114.074
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 229.053
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x5.X" 42.8915
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.292345
cap "a_5319_7824#" "a_5379_6925#" 0.0444906
cap "a_5110_6951#" "a_4892_6925#" 0.37344
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 1.69394
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 32.1624
cap "a_18819_5950#" "a_18505_5310#" 0.0857746
cap "a_6956_1179#" "a_6842_1153#" 0.0213612
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7047_12689#" 2.79482
cap "a_7369_6352#" "a_7370_8098#" 0.013157
cap "a_16581_6790#" "a_15666_6596#" 125.472
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x11.VPWR" 168.048
cap "a_8908_6052#" "a_8288_6078#" 0.00826202
cap "a_n1336_1868#" "a_n130_1153#" 2.03913
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.591445
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_2117_8879#" 0.422469
cap "hgu_sarlogic_flat_0.x5.x2.x10.A" "a_14591_9328#" 0.268565
cap "a_16894_6968#" "a_16752_6590#" 4.12335
cap "a_11626_1153#" "a_12342_1545#" 1.80337
cap "a_11625_1453#" "a_12543_1179#" 45.3026
cap "a_18058_4670#" "a_18973_5510#" 0.0863375
cap "a_18224_4670#" "a_18505_5310#" 0.114499
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.0418696
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_9291_10736#" 1.69321
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_3326_3698#" 0.108892
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9328_7824#" 44.6075
cap "a_8478_6951#" "a_8761_6951#" 0.818116
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.d<1>" 20.4351
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1222_1868#" 0.0229031
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6754_1842#" 6.22984
cap "a_1886_14958#" "a_1836_14758#" 0.0121322
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1637_6052#" 226.523
cap "a_2058_1153#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.00413237
cap "a_18224_6596#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.132068
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 4.11215
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 668.859
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2530_1363#" 0.0476839
cap "a_10871_8513#" "a_9763_7798#" 0.667039
cap "hgu_cdac_half_1.d<0>" "a_n7047_13899#" 0.0981677
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "a_7029_6360#" 0.020178
cap "hgu_cdac_half_0.db<0>" "a_10771_1153#" 0.255844
cap "hgu_cdac_half_1.d<3>" "a_n607_7947#" 0.0369784
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x3.x5.X" 0.595672
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 1.02869
cap "a_n7766_6446#" "hgu_cdac_half_1.d<5>" 0.0194879
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_16581_6790#" 0.301789
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00992074
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_half_1.db<0>" 493.365
cap "a_n7047_13347#" "hgu_cdac_half_1.d<5>" 0.0562653
cap "a_2323_10792#" "hgu_sarlogic_flat_0.x3.x5.X" 0.00873603
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 8447.38
cap "a_17068_5924#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 0.357191
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1222_1868#" 0.0292672
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10638_14512#" 0.852074
cap "a_10680_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0772718
cap "hgu_cdac_sw_buffer_1.x3.A" "a_5987_1153#" 0.176077
cap "a_1105_2708#" "a_1247_2883#" 5.57222
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_4599_8487#" 1.11709
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_6535_6951#" 0.0056908
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2.2552
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.d<0>" 22.8827
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.0189129
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2679
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_sw_buffer_1.x4.A" 0.0970154
cap "a_13476_1179#" "a_14018_1153#" 125.368
cap "a_13709_1347#" "a_14017_1453#" 140.295
cap "a_7260_1461#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0156965
cap "a_2141_8513#" "a_1940_8513#" 0.367362
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_2790_6052#" 0.0737794
cap "a_9706_1363#" "a_10771_1153#" 0.00800396
cap "a_5840_1868#" "a_3614_1868#" 0.0135804
cap "a_16581_6790#" "a_16581_5924#" 10.6184
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.sw_n" 0.0491469
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.267038
cap "a_12491_8513#" "a_11915_8513#" 0.00245718
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_3.x11.X" 0.0519316
cap "a_16287_5284#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.0779995
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12381_6951#" 180.461
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18973_4644#" 0.0743684
cap "a_4978_6052#" "hgu_cdac_half_1.db<1>" 0.0205714
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 38.5167
cap "hgu_cdac_sw_buffer_0.x8.X" "hgu_cdac_sw_buffer_0.x3.A" 2.4305
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x6.A" 0.697888
cap "a_n828_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.90088
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_cdac_half_1.db<1>" 2.379
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0703234
cap "a_9763_7798#" "a_9422_8106#" 0.124974
cap "a_n6959_13899#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.852074
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x13.X" 1.92372
cap "a_3866_15901#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 71.1587
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n54850_7835#" 0.496465
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n54754_7657#" 0.00291546
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.235079
cap "a_2451_8795#" "a_2207_8487#" 10.4326
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12292_8190#" 0.0501789
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n53551_7113#" 4.68086
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.x21.Q" 5.94558
cap "a_7598_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.10661
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x36.Q_N" 2.98532
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0341061
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9966_6052#" 179.499
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x1.X" 29.5488
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "a_n7047_13899#" 0.116889
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 9.09435
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 441.107
cap "a_17775_5950#" "a_18973_5924#" 0.0366415
cap "a_6286_2234#" "a_6318_2530#" 0.454338
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.18842
cap "hgu_cdac_half_1.d<0>" "a_2790_6052#" 0.05022
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x25.Q" 392.998
cap "a_6754_1842#" "a_6704_2150#" 0.0121322
cap "a_n6959_13623#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.852074
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_n424_3698#" 1.84984
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9404_11849#" 1.78728
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.391579
cap "hgu_comp_flat_0.RS_p" "a_n6526_6819#" 74.3571
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.db<0>" 163.365
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4913_6078#" 0.0210765
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 388.769
cap "a_10871_8513#" "a_11154_8513#" 0.818116
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.0150942
cap "hgu_cdac_sw_buffer_0.x5.A" "a_9234_1153#" 0.224098
cap "hgu_cdac_sw_buffer_1.x4.A" "a_1516_1179#" 0.779005
cap "a_13462_2234#" "a_13930_1842#" 63.3099
cap "a_6086_6951#" "a_6535_6951#" 0.684241
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_half_0.db<1>" 3.39873
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.0614158
cap "a_11320_8513#" "a_11915_8513#" 1.18465
cap "hgu_cdac_half_1.d<1>" "a_4978_6052#" 0.0735198
cap "hgu_cdac_half_1.db<0>" "a_11084_1179#" 0.0164103
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n3325_7252#" 0.00269275
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0140666
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x24.Q_N" 27.8139
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x21.Q" 0.139082
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6370_8513#" 0.43683
cap "hgu_comp_flat_0.RS_p" "hgu_tah_0.tah_vn" 6.9294
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 452.591
cap "a_n4203_7087#" "hgu_sarlogic_flat_0.x4.x5.Q" 4.64879
cap "a_342_11726#" "a_747_11682#" 0.00245718
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7949_1868#" 185.519
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_7046_1153#" 0.00992074
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x29.Q" 51.2508
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n770_1179#" 0.055687
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.102077
cap "hgu_comp_flat_0.RS_p" "a_n6994_7879#" 0.245948
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x5.X" 1.25067
cap "a_11320_8513#" "a_11601_8879#" 155.321
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.459576
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 0.000547447
cap "a_7788_6360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.83667
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12098_2883#" 68.1463
cap "a_4914_8190#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.00331254
cap "a_7570_2883#" "a_7791_2556#" 7.83272
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14734_1179#" 0.520578
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 2533.69
cap "a_4143_6951#" "a_5183_7798#" 0.290111
cap "a_12494_6078#" "a_12089_6078#" 0.00245718
cap "a_16088_10874#" "a_16088_10598#" 31.6127
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00649316
cap "a_3908_1179#" "a_4836_2136#" 2.19298
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.d<1>" 1.03275
cap "a_7370_8098#" "a_6369_6951#" 0.0649894
cap "hgu_cdac_sw_buffer_0.x4.A" "a_9234_1153#" 0.384544
cap "a_n1147_7253#" "hgu_cdac_half_1.d<3>" 110.745
cap "a_8852_1842#" "a_8678_2234#" 206.408
cap "a_8398_1868#" "a_9146_1842#" 125.516
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0164103
cap "hgu_sarlogic_flat_0.x3.x1.X" "a_1454_6950#" 0.297947
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2521_6444#" 4.83214
cap "a_14436_1461#" "a_14018_1153#" 2.75572
cap "a_19460_5284#" "a_19286_5950#" 0.022292
cap "m1_n1268_3183#" "a_11317_1347#" 0.000496299
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0209398
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 21.6085
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x7.X" 0.748867
cap "a_16113_12125#" "a_16113_12401#" 31.6127
cap "a_1390_n460#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "a_12098_1363#" "hgu_cdac_sw_buffer_1.x6.A" 0.0285881
cap "a_1586_8513#" "a_3978_8513#" 1.75954
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 63.2253
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16020_6590#" 163.575
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "a_n54754_7113#" 0.00484262
cap "a_n54752_6595#" "a_n54567_7371#" 4.4919
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 408.034
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 48.8969
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x24.Q" 0.893258
cap "a_7369_6352#" "a_7370_6052#" 781.4
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x54.CLK" 649.013
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 0.0971996
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n6887_11999#" 9.59031
cap "a_13476_1179#" "a_14222_1153#" 198.527
cap "a_5367_1179#" "hgu_sarlogic_flat_0.x4.x11.X" 1.61676
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 4.60441
cap "a_19694_6590#" "hgu_sarlogic_flat_0.x5.x3.X" 0.0565617
cap "hgu_cdac_sw_buffer_1.x5.A" "a_9233_1453#" 0.0860154
cap "a_3802_1868#" "a_1970_1842#" 0.0241805
cap "a_n335_1453#" "hgu_sarlogic_flat_0.x4.x21.Q" 87.1773
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1065.79
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 13.7762
cap "a_7710_6078#" "a_7305_6078#" 0.00245718
cap "a_n6959_13623#" "a_n7047_13623#" 2.2654
cap "a_8232_1868#" "hgu_cdac_sw_buffer_1.x6.A" 0.00737071
cap "a_11853_2234#" "a_11709_2150#" 4.12335
cap "a_n7022_10334#" "hgu_cdac_half_1.db<1>" 0.00985075
cap "a_4449_1453#" "hgu_cdac_half_0.d<0>" 0.0660977
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x26.Q" 33.3835
cap "a_n1699_7253#" "hgu_cdac_half_1.d<2>" 0.0187367
cap "a_9574_1179#" "a_8692_1179#" 9.25861
cap "a_3104_8513#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 4.2889
cap "a_2347_8513#" "a_2719_8513#" 0.333727
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16020_5950#" 0.38319
cap "a_18679_6564#" "a_18679_5924#" 9.4727
cap "a_3165_1868#" "a_2057_1453#" 0.662528
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.218115
cap "a_n7678_6446#" "a_n7760_6349#" 201.218
cap "a_4362_1842#" "hgu_cdac_sw_buffer_1.x6.A" 0.000321797
cap "a_n7047_13623#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x12.X" 0.00990112
cap "a_4425_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0417404
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x3.x30.Q" 4.06427
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53010_7683#" 0.217984
cap "a_6979_1545#" "a_7046_1153#" 0.946053
cap "a_11774_6925#" "a_12381_6951#" 1.87354
cap "a_12627_8008#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 2.43754
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.134674
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<0>" 76.8932
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x28.Q" 29.0762
cap "a_8692_1179#" "hgu_cdac_half_0.d<0>" 0.0479438
cap "a_8586_1868#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0610944
cap "a_4680_7798#" "a_5319_7824#" 3.15823
cap "a_12871_7824#" "a_12627_8008#" 8.11912
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53010_7683#" 0.0499436
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3165_1868#" 0.441997
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18613_5950#" 0.303068
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n572_1868#" 38.8355
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 0.116889
cap "hgu_cdac_sw_buffer_0.x6.A" "a_4449_1453#" 0.417174
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5064_8795#" 0.478587
cap "a_3639_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.862273
cap "a_8232_1868#" "a_10624_1868#" 0.0163442
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 34.0835
cap "a_1820_1868#" "a_2392_1868#" 0.00245718
cap "a_11153_6951#" "a_12153_6352#" 0.0601207
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12154_6052#" 0.800793
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 1187.03
cap "hgu_cdac_half_1.d<3>" "a_n871_7253#" 110.241
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x28.Q" 0.230807
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.00829234
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x3.A" 5.30342
cap "a_2926_6078#" "a_2586_6052#" 0.0603549
cap "a_2725_6078#" "a_2790_6052#" 0.97482
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x1.x10.Y" 0.771673
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.87064
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 0.67121
cap "a_n134_11726#" "a_544_11360#" 6.51542
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 141.641
cap "a_16113_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.0473818
cap "a_3960_3698#" "m1_n1268_3183#" 1.39409
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "m1_n1268_3395#" 6313.47
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_2786_2883#" 0.158324
cap "a_3614_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0335208
cap "a_8678_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00030703
cap "a_14245_2234#" "a_14352_1868#" 7.07352
cap "hgu_cdac_half_1.d<1>" "a_n7022_10334#" 0.120051
cap "a_8692_1179#" "hgu_cdac_sw_buffer_0.x6.A" 0.290299
cap "a_11830_1153#" "hgu_cdac_sw_buffer_0.x5.A" 0.189356
cap "a_8232_1868#" "a_7368_1868#" 0.108588
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_7771_6925#" 0.0504283
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 33.3991
cap "a_1752_8513#" "a_4144_8513#" 0.00769058
cap "hgu_cdac_sw_buffer_1.x11.X" "a_1666_n1100#" 1.54754
cap "a_11205_6052#" "hgu_cdac_half_1.d<0>" 0.0226716
cap "a_17068_6564#" "a_18505_6590#" 0.00798209
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6829_6078#" 0.0239241
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10234_6262#" 0.130655
cap "hgu_cdac_half_1.d<1>" "a_n7047_13623#" 0.0867029
cap "a_9967_7798#" "a_9762_8098#" 153.051
cap "a_1942_n460#" "hgu_cdac_sw_buffer_0.x5.A" 0.0277785
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" "a_3978_8513#" 0.0929348
cap "a_19694_5310#" "a_18058_5316#" 0.124974
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1123_11360#" 4.20177
cap "a_2268_n241#" "hgu_cdac_sw_buffer_1.x6.X" 110.745
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 0.128416
cap "a_13163_1153#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.591445
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.x48.Q_N" 0.00481771
cap "a_7574_6052#" "hgu_cdac_half_1.db<1>" 0.0128032
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 346.456
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.00191459
cap "a_17775_5950#" "a_17775_5326#" 4.41753
cap "a_3929_14788#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 2.2654
cap "a_6516_6052#" "a_6422_7798#" 0.0156667
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_1.x5.A" 0.0557132
cap "a_7316_2883#" "a_6841_1453#" 0.00138877
cap "a_6460_1842#" "a_6972_1868#" 0.97482
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9848_8795#" 0.4688
cap "a_11508_8513#" "a_11320_8513#" 161.775
cap "a_3448_1868#" "a_1222_1868#" 0.0135804
cap "a_10710_14236#" "a_10550_14098#" 38.8042
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x27.X" 7.02055
cap "a_11084_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 14.2055
cap "a_n2025_7088#" "a_n2251_7253#" 87.2928
cap "a_11830_1153#" "hgu_cdac_sw_buffer_0.x4.A" 0.326476
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_3.x1.A" 0.00155521
cap "a_3894_2234#" "hgu_cdac_sw_buffer_0.x5.A" 0.000216573
cap "a_n964_n464#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 4.63753
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 632.311
cap "a_3165_1868#" "a_2786_2883#" 0.590437
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_1.x1.X" 182.24
cap "a_140_2883#" "a_n424_3698#" 1.87528
cap "a_9626_7233#" "a_9382_6925#" 10.4326
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_half_1.db<1>" 0.0127377
cap "a_n806_2234#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.810733
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0610944
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 1.26522e+06
cap "a_14436_1461#" "a_14222_1153#" 10.4326
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 174.244
cap "a_n197_1545#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0357848
cap "a_5380_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 9.27549
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.66179
cap "a_n4429_7252#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0856435
cap "a_1942_n460#" "hgu_cdac_sw_buffer_0.x4.A" 0.0188111
cap "a_13476_1179#" "hgu_cdac_half_0.db<0>" 0.1436
cap "a_11830_1153#" "hgu_sarlogic_flat_0.x3.x63.CLK" 5.45759
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_17068_5284#" 31.1028
cap "a_15666_4670#" "a_16197_5036#" 1.80337
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.413405
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.00234738
cap "a_11102_2530#" "hgu_cdac_half_1.db<1>" 1.87212
cap "a_11301_7798#" "a_9763_7798#" 0.298059
cap "hgu_cdac_half_1.d<0>" "a_6829_6078#" 0.064337
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x9.X" 0.121772
cap "a_3497_2708#" "a_3956_2883#" 0.663553
cap "a_11625_1453#" "hgu_cdac_sw_buffer_1.x6.A" 0.0995875
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0876632
cap "a_n1189_1153#" "a_n858_2530#" 0.00567281
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_1222_1868#" 0.0372324
cap "a_3894_2234#" "hgu_cdac_sw_buffer_0.x4.A" 0.00027135
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3841_14098#" 0.0406604
cap "a_7574_6052#" "hgu_cdac_half_1.d<1>" 0.0439788
cap "a_n1189_1153#" "a_n1190_n245#" 0.708808
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x5.A" 0.251014
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 1.31503
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11538_1842#" 118.629
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 47.7533
cap "a_12068_6925#" "a_9676_6925#" 0.0359816
cap "a_7069_2234#" "a_6972_1868#" 3.85505
cap "a_11600_7317#" "a_10163_6925#" 0.00798209
cap "a_9233_1453#" "hgu_cdac_half_1.db<1>" 87.1525
cap "a_12555_6925#" "hgu_sarlogic_flat_0.x3.x36.Q" 7.44928
cap "hgu_cdac_sw_buffer_0.x5.A" "a_5891_1331#" 0.0889424
cap "a_n1189_1153#" "a_n334_1153#" 47.6788
cap "a_7370_6052#" "a_6369_6951#" 0.065159
cap "a_16020_5950#" "a_15666_5950#" 69.4797
cap "a_5557_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.00182101
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.0270902
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 1194.4
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 686.984
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_sw_buffer_2.x4.X" 0.161756
cap "a_11625_1453#" "a_10624_1868#" 0.0699309
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.121291
cap "a_12572_6360#" "hgu_sarlogic_flat_0.x3.x7.X" 0.695382
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0682593
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_6052#" 783.768
cap "a_18679_5284#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 29.3177
cap "a_2988_8487#" "a_2036_7824#" 11.0847
cap "a_n1170_1868#" "a_52_2136#" 49.3802
cap "a_14404_2136#" "hgu_cdac_sw_buffer_0.x6.A" 0.053182
cap "a_12089_6444#" "a_11300_6052#" 0.0771193
cap "a_10098_6951#" "a_9522_6951#" 0.00245718
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5183_7798#" 10.2283
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.Q" 1328.43
cap "a_13182_1868#" "a_13462_2234#" 149.675
cap "a_2723_6444#" "a_2585_6352#" 0.10945
cap "a_2151_6078#" "a_2287_6052#" 28.1914
cap "a_2058_1153#" "a_n334_1153#" 0.133004
cap "a_16799_4670#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.50259
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 7.07007
cap "hgu_tah_0.sw_n" "a_406_11482#" 5.54122
cap "a_8398_1868#" "a_6006_1868#" 0.261999
cap "hgu_cdac_sw_buffer_0.x4.A" "a_5891_1331#" 0.155627
cap "a_10163_6925#" "a_10870_6951#" 96.845
cap "hgu_cdac_sw_buffer_1.x6.A" "a_5987_1153#" 0.128407
cap "a_n1240_n1104#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 4.96049
cap "a_5557_1868#" "hgu_cdac_sw_buffer_0.x4.A" 0.00229484
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 0.0187349
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 595.753
cap "a_2530_1363#" "a_1970_1842#" 0.269695
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 8.04061
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 1166.86
cap "a_16287_5284#" "a_16020_5310#" 0.0698533
cap "a_n2773_7252#" "a_n4397_8367#" 0.212645
cap "a_9221_6078#" "a_9966_6052#" 198.527
cap "a_6536_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0125598
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17003_5950#" 1.13996
cap "a_6370_8513#" "a_8762_8513#" 1.75954
cap "a_20167_5326#" "a_19460_4644#" 0.356169
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n595_7253#" 0.129062
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 43508.3
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_10163_6925#" 0.0615382
cap "a_9620_2136#" "a_11070_2234#" 0.00800396
cap "a_n6934_10472#" "hgu_cdac_half_1.d<2>" 0.0108827
cap "a_4001_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.128416
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_2.x8.X" 185.628
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 125.567
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8927_6951#" 0.0048029
cap "a_18679_6564#" "a_18973_5924#" 0.0494487
cap "m1_n1268_3395#" "hgu_tah_0.sw_n" 0.0549925
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 35.2341
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 7.07007
cap "a_4532_6951#" "a_4331_6951#" 0.367362
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 37.5487
cap "a_n6887_12275#" "hgu_cdac_half_1.d<3>" 0.00918182
cap "a_9328_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 3.31502
cap "a_11301_7798#" "a_11154_8513#" 1.59293
cap "a_18058_5316#" "a_18505_5036#" 0.0812733
cap "hgu_tah_0.sw" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 2.30788
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_4143_6951#" 0.00192708
cap "a_12495_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 32.578
cap "a_6086_6951#" "a_3977_6951#" 0.103437
cap "hgu_cdac_sw_buffer_0.x1.A" "a_n412_n464#" 2.46088
cap "a_19372_6590#" "a_18973_6790#" 0.335115
cap "a_n595_7253#" "hgu_cdac_sw_buffer_2.x1.A" 0.00423163
cap "hgu_cdac_sw_buffer_1.x4.X" "a_2808_n935#" 0.0139806
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16581_5510#" 86.3136
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 2.02676
cap "a_18224_5316#" "a_19191_5632#" 1.25671
cap "a_18679_5284#" "a_18819_5676#" 69.9631
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4030_7798#" 0.00715204
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_half_1.db<1>" 2.48926
cap "a_n134_11726#" "a_192_10793#" 0.0219736
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.db<1>" 0.479528
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_2814_8513#" 0.0898923
cap "a_8398_1868#" "a_7228_2136#" 0.263728
cap "a_13582_1179#" "a_13476_1179#" 52.6208
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x3.X" 7.65623
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.369536
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0914318
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x13.X" 0.00431144
cap "hgu_cdac_half_1.d<0>" "a_n7766_6446#" 0.000522988
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 104.329
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2262_1153#" 0.0816547
cap "hgu_cdac_half_1.d<0>" "a_n7047_13347#" 0.0981677
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_8283_1331#" 3.44567
cap "a_4362_1842#" "a_4654_1153#" 2.51067
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.178809
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_sarlogic_flat_0.x4.x5.Q" 0.0143484
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 1.66702
cap "a_3908_1179#" "a_3499_1331#" 0.0424254
cap "a_10710_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.688023
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00714323
cap "a_4978_8098#" "a_4030_7798#" 0.00837946
cap "a_4979_7798#" "a_2036_7824#" 0.0726559
cap "a_5694_6444#" "a_5896_6078#" 0.893863
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.192577
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 212.861
cap "a_747_11682#" "a_1945_11268#" 0.035448
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0551474
cap "hgu_sarlogic_flat_0.x5.x1[2].Q_N" "a_18058_5950#" 0.294089
cap "a_4978_6052#" "a_4679_6052#" 33.3645
cap "m1_n1268_3183#" "a_13462_2234#" 0.0273501
cap "m1_n1268_3395#" "a_13930_1842#" 0.0281641
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_18505_5310#" 0.0242444
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18589_5036#" 2.1957
cap "a_n1149_11335#" "a_n1149_11676#" 12.1079
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_1222_1868#" 0.00770423
cap "hgu_cdac_sw_buffer_3.x11.X" "hgu_comp_flat_0.Q" 0.00567186
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5319_7824#" 0.0593997
cap "a_19694_6590#" "a_18058_6596#" 0.124974
cap "a_19372_6590#" "a_18224_6596#" 0.213477
cap "a_9209_8879#" "a_8928_8513#" 155.321
cap "a_9899_6444#" "hgu_sarlogic_flat_0.x3.x4.X" 0.981454
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x7.X" 108.2
cap "hgu_tah_0.sw" "a_1161_10641#" 0.440391
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 70.2445
cap "a_10479_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0256805
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4424_7317#" 182.437
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "hgu_sarlogic_flat_0.x3.x5.X" 203.111
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2532_2883#" 6.50812
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1149_14701#" 258.157
cap "hgu_cdac_half_1.d<2>" "a_n6934_10748#" 0.0108827
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0693765
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x12.X" 0.025601
cap "hgu_cdac_sw_buffer_0.x5.A" "a_13016_1868#" 0.0246845
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_half_1.db<1>" 0.050302
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.d<1>" 20.4351
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12068_6925#" 0.00167062
cap "a_n53364_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.111537
cap "a_14654_8077#" "hgu_sarlogic_flat_0.x3.x5.X" 0.131097
cap "a_n3049_7252#" "hgu_cdac_sw_buffer_2.x9.X" 0.0233696
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.0665474
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 466.806
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0043132
cap "a_1203_1153#" "a_1516_1179#" 245.354
cap "a_3165_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.00111896
cap "a_9146_1842#" "a_9620_2136#" 264.903
cap "a_9895_8513#" "a_8762_8513#" 0.256334
cap "a_9383_8487#" "a_9523_8513#" 69.9631
cap "a_4836_2136#" "a_4922_2883#" 0.554897
cap "a_12044_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.85119
cap "a_8909_7798#" "a_8928_8513#" 0.663376
cap "a_9761_6352#" "a_9763_7798#" 0.702104
cap "hgu_cdac_sw_buffer_0.x1.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 651.205
cap "a_n1699_7253#" "hgu_cdac_half_1.d<6>" 0.00522785
cap "a_4437_6078#" "a_4978_6052#" 125.48
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_1.x1.X" 0.580067
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 786.883
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 832.04
cap "a_11774_6925#" "a_12154_6052#" 1.98912
cap "a_9233_1453#" "a_11190_1179#" 0.108588
cap "a_4976_1868#" "a_4654_1153#" 0.0732459
cap "a_8761_6951#" "a_9894_6951#" 0.256334
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_3.x7.X" 0.0121572
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "a_n54850_7371#" 0.0698612
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_half_0.d<0>" 0.0571174
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_7597_6951#" 2.97607
cap "a_8479_8513#" "a_7771_6925#" 0.0319019
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9966_6052#" 0.287989
cap "a_11205_6052#" "a_9762_6052#" 0.818116
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.212505
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 440.627
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.509871
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0425965
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "a_3378_9360#" 0.00677529
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_half_0.db<0>" 0.0236508
cap "a_17184_5950#" "a_16894_5950#" 28.1914
cap "hgu_cdac_sw_buffer_0.x4.A" "a_13016_1868#" 0.0316989
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.431884
cap "a_n53551_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 195.288
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x69.Q_N" 4.53524
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10638_14788#" 0.128668
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 0.0716814
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x3.x54.CLK" 452.622
cap "hgu_cdac_half_1.db<1>" "a_n1473_7088#" 0.0207449
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_1.d<3>" 0.670733
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 1141.93
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0652314
cap "a_7071_6052#" "hgu_cdac_half_1.db<1>" 0.00562309
cap "a_2530_1363#" "a_2285_2234#" 0.015096
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 24.3344
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.0107124
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_13016_1868#" 0.100273
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_cdac_half_1.d<2>" 0.000914567
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_cdac_sw_buffer_0.x6.A" 0.318741
cap "a_1137_14764#" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 6.256
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 458.41
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_1.x2.X" 0.188245
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 190.038
cap "a_8908_6052#" "a_9221_6078#" 272.731
cap "a_3929_14512#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.38075
cap "a_16799_5632#" "a_16427_5676#" 0.333727
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 2.71559
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_3309_9708#" 0.663492
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.x5.X" 92.8748
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4125_7798#" 0.090032
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x36.Q" 141.818
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_2.x7.X" 1.16248
cap "a_11538_1842#" "a_13930_1842#" 0.00936625
cap "a_18058_4670#" "a_19694_4952#" 0.124974
cap "a_18224_4670#" "a_19191_4670#" 1.25671
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x4.x10.A" 29.3316
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.x11.X" 77.8208
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x30.Q" 153.072
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0751845
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6370_2234#" 0.530863
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 10.4149
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x1.x8.S" 2.56593
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 29.0441
cap "a_1222_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0335208
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0042328
cap "a_4141_1347#" "a_4450_1153#" 32.6828
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_0.x2.X" 25.5496
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16531_5310#" 0.192334
cap "a_3894_2234#" "a_3448_1868#" 158.657
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.db<0>" 58.1185
cap "a_11613_6078#" "a_12358_6052#" 198.527
cap "a_3929_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.852074
cap "a_9234_1153#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.758738
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9332_11849#" 0.852074
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 226.537
cap "a_n1285_1331#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.116469
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_half_0.d<1>" 25.7424
cap "a_2808_n935#" "hgu_cdac_half_0.db<0>" 0.00242451
cap "a_2206_n1100#" "hgu_cdac_half_0.db<1>" 0.0187483
cap "hgu_cdac_half_1.d<1>" "a_n1473_7088#" 0.279951
cap "hgu_cdac_half_1.d<1>" "a_7071_6052#" 0.0182037
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00355678
cap "a_8852_1842#" "a_9234_1153#" 3.22039
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.159793
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x4.X" 0.413829
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 125.167
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 13.3142
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_19460_5284#" 0.357191
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 6.68098
cap "a_10710_14512#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.623503
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x1.A" 0.431405
cap "a_18819_5950#" "a_19286_5950#" 3.15823
cap "a_12069_8487#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 5.90051
cap "a_5897_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0438534
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x8.X" 114.352
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 51.9259
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x22.X" 0.291031
cap "a_13709_1347#" "hgu_cdac_sw_buffer_1.x4.A" 0.0330642
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x3.x57.CLK" 252.718
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9989_6951#" 2.94567
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x3.x66.CLK" 5.84565
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.0917075
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.x30.Q" 30.6019
cap "hgu_cdac_sw_buffer_0.x5.A" "a_52_2136#" 0.0825611
cap "a_10871_8513#" "a_8928_8513#" 0.00965469
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n54567_7835#" 0.0130768
cap "a_3504_6078#" "a_2790_6052#" 0.0698533
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 0.0206179
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2586_6052#" 338.087
cap "a_1516_1179#" "hgu_cdac_sw_buffer_0.x6.A" 0.290299
cap "a_2521_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.424156
cap "a_11856_7798#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.000130029
cap "a_4922_1363#" "a_4790_1179#" 24.999
cap "a_407_11578#" "a_1448_10615#" 0.0529903
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n595_7253#" 205.023
cap "a_14245_2234#" "a_14492_2883#" 1.76042
cap "a_2398_1179#" "a_2444_2136#" 0.0165057
cap "a_5557_1868#" "a_3448_1868#" 0.174853
cap "a_n782_1868#" "a_n982_1868#" 0.380639
cap "a_9847_7233#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.2764
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x5.X" 0.0187367
cap "a_5695_8190#" "a_4978_8098#" 0.0445002
cap "a_n424_3698#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00640513
cap "a_12153_6352#" "hgu_sarlogic_flat_0.x3.x36.Q" 27.5562
cap "a_6533_1347#" "m1_n1268_3183#" 0.000496299
cap "a_12152_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0502757
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "hgu_sarlogic_flat_0.x3.x4.X" 4.64462
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_12137#" 0.79321
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.358599
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_6369_6951#" 147.07
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.294089
cap "a_5104_2883#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.573634
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_10550_14650#" 38.7857
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6460_1842#" 200.203
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.11193
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9894_6951#" 4.01099
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_3.x1.A" 0.104478
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.00917984
cap "a_9762_6052#" "a_9676_6925#" 0.219487
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x18.X" 0.0121132
cap "a_1222_1868#" "a_2701_2150#" 0.0717278
cap "a_6816_7317#" "a_4892_6925#" 0.0438281
cap "hgu_cdac_sw_buffer_0.x4.A" "a_52_2136#" 0.0629471
cap "a_10978_1868#" "a_11070_2234#" 36.9161
cap "a_13370_1868#" "a_13016_1868#" 45.5358
cap "a_15125_1868#" "hgu_sarlogic_flat_0.x3.x66.CLK" 2.33173
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.169228
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.129004
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_6006_1868#" 0.0102258
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9404_11849#" 38.7857
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" "a_4001_14512#" 0.828649
cap "hgu_cdac_half_0.db<1>" "a_10675_1331#" 0.0693835
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_140_2883#" 0.0113822
cap "a_4362_1842#" "a_4784_1868#" 0.0195981
cap "a_2199_15136#" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 161.539
cap "a_7842_6262#" "a_8086_6444#" 9.7173
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 12.7039
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x18.X" 0.879288
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_2287_6052#" 0.0311461
cap "hgu_cdac_half_0.d<0>" "hgu_cdac_sw_buffer_0.x11.VPWR" 3.10056
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0395728
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5897_7824#" 14.6723
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x1.A" 0.00299051
cap "a_4544_7824#" "a_4599_8487#" 0.00814303
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.251267
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n6934_15564#" 19.0834
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_1.x6.A" 6159.42
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x66.CLK" 117.727
cap "a_10099_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0536134
cap "a_2141_8513#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0431244
cap "a_8289_7824#" "a_8909_7798#" 0.00826202
cap "a_n7678_6446#" "a_n6292_6446#" 0.00345687
cap "a_1196_n1740#" "hgu_cdac_half_0.db<1>" 1.0501
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.x3.x66.CLK" 44.0652
cap "a_n2785_7946#" "a_n2301_7728#" 25.921
cap "a_5183_7798#" "a_5380_8487#" 0.443727
cap "a_19460_5924#" "a_19372_6316#" 0.0771193
cap "a_9234_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.514895
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.178462
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_1502_2234#" 0.0154543
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1970_1842#" 0.1274
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "a_n55391_7657#" 14.5734
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0073385
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_334_10641#" 0.655927
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.000459218
cap "a_13163_1153#" "hgu_sarlogic_flat_0.x4.x17.X" 8.63958
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 5.78093
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3326_3698#" 390.053
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 147.815
cap "a_3313_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.165097
cap "hgu_sarlogic_flat_0.x2.x7.Y" "a_2323_11578#" 0.438911
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 426.729
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8232_1868#" 1.20133
cap "a_16531_4952#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0518193
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_3050_3698#" 0.0714797
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0640103
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 97.8355
cap "a_11507_6951#" "a_11708_6951#" 0.367362
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7069_2234#" 186.885
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7507_6444#" 16.2764
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19372_5310#" 0.0708642
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6369_6951#" 0.0896124
cap "hgu_cdac_sw_buffer_1.x5.A" "a_10624_1868#" 0.00602276
cap "a_n6934_10472#" "hgu_cdac_half_1.d<6>" 0.00742015
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5380_8487#" 101.899
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 0.972138
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x2.x10.A" 0.651915
cap "a_13182_1868#" "m1_n1268_3395#" 0.0261119
cap "a_11855_6052#" "a_11719_6078#" 28.1914
cap "a_5840_1868#" "a_5891_1331#" 0.612622
cap "a_12068_6925#" "a_12556_8487#" 0.000107966
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7228_2136#" 6.57894
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6777_1179#" 0.0367583
cap "a_5557_1868#" "a_5840_1868#" 1.10352
cap "a_4976_1868#" "a_4784_1868#" 0.0419326
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 710.546
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5205_6951#" 183.4
cap "a_7369_6352#" "a_7509_6078#" 1.25671
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 370.349
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1502_2234#" 8.84276
cap "hgu_cdac_half_0.d<1>" "a_6841_1453#" 0.0750145
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4580_1868#" 7.11099
cap "hgu_cdac_half_1.d<0>" "a_2287_6052#" 0.0208753
cap "hgu_cdac_sw_buffer_1.x9.A" "a_14490_1363#" 0.0476839
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x5.A" 0.428255
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.0074119
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 70.5917
cap "a_n6887_12275#" "a_n7047_12137#" 38.8042
cap "a_4014_1179#" "a_4385_1179#" 0.0419326
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_comp_flat_0.RS_n" 43.6611
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10575_16177#" 0.328119
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_6006_1868#" 0.00478113
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_1107_1331#" 27.3145
cap "a_12068_6925#" "a_12154_8098#" 0.571937
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_11319_6951#" 0.0138108
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3614_1868#" 168.422
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.253356
cap "a_406_11482#" "a_611_11594#" 153.051
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18613_4670#" 0.299613
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.276178
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4312_2150#" 0.676867
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 348.955
cap "a_10978_1868#" "a_9146_1842#" 0.0241805
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4533_8513#" 0.043241
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_0.x5.A" 0.176939
cap "a_9677_8487#" "a_9523_8513#" 9.42692
cap "a_9209_8879#" "a_8909_7798#" 0.04898
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 202.418
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 1554.24
cap "a_6406_1179#" "a_5987_1153#" 38.2644
cap "a_8398_1868#" "a_8232_1868#" 785.621
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 3.46949
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 25.6938
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2501_8487#" 489.181
cap "a_11301_7798#" "a_12155_7798#" 49.2297
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_13262_6951#" 0.00187641
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_3408_9386#" 0.0575437
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2820_n241#" 0.0251516
cap "a_4598_6925#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00552126
cap "a_651_10968#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.16276
cap "a_10479_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.000577267
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 3.02392
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 0.172858
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 16.9285
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x4.x26.Q" 39.3464
cap "hgu_cdac_half_1.db<5>" "a_n2301_7728#" 0.00119316
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x5.X" 213.76
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3313_9386#" 0.367504
cap "a_n54471_7113#" "a_n54471_7657#" 13.72
cap "a_879_11334#" "a_407_11578#" 149.863
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_1325_14758#" 0.00334484
cap "a_8692_1179#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00156187
cap "a_17068_5284#" "a_18973_5510#" 0.0359063
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_18505_6316#" 0.0214019
cap "hgu_sarlogic_flat_0.x5.x1[7].Q_N" "a_20167_4670#" 177.677
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[6].Q" 1706.43
cap "a_2714_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525728
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x51.CLK" 44.1081
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.00417484
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 22.3645
cap "a_4125_7798#" "a_4914_7824#" 0.0419646
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 132.209
cap "a_9169_1179#" "a_8692_1179#" 0.0195981
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_0.x4.A" 0.305522
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_17068_6564#" 0.00782529
cap "a_7370_8098#" "a_7306_8190#" 0.213477
cap "a_7072_7798#" "a_7508_8190#" 4.12335
cap "a_16041_11987#" "a_15953_11987#" 2.2654
cap "a_3378_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 51.4286
cap "a_4679_6052#" "a_5117_6078#" 2.76336
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1578.03
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0878482
cap "a_15125_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 192.677
cap "hgu_cdac_half_1.d<6>" "a_n6934_10748#" 0.00742015
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 2279
cap "a_2530_1363#" "a_2544_n241#" 0.634741
cap "a_2262_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0588221
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "a_n7047_13623#" 0.0473818
cap "a_12490_6951#" "a_12555_6925#" 0.0419646
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2820_n241#" 0.0188111
cap "a_12671_6951#" "a_12381_6951#" 28.1914
cap "a_7228_2136#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00702789
cap "a_n7022_15426#" "a_n6934_15564#" 70.3566
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00649316
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x19.Q" 176.107
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_9762_6052#" 0.123447
cap "a_13182_1868#" "a_11538_1842#" 0.0591572
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_1.x4.A" 0.09378
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.362036
cap "a_4654_1153#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.045378
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1878.85
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 38.7141
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4212_1868#" 10.0724
cap "m1_n1268_3395#" "m1_n1268_3183#" 2.89474
cap "a_13163_1153#" "hgu_cdac_half_0.d<1>" 0.0974512
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1642.97
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 0.174332
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.d<2>" 0.0064019
cap "a_16113_5036#" "a_16221_4670#" 8.11912
cap "a_11830_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "a_7791_2556#" 1.19932
cap "a_14018_1153#" "hgu_sarlogic_flat_0.x4.x20.X" 18.8884
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 0.0483488
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6887_12275#" 0.0257489
cap "a_4437_6078#" "a_5117_6078#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q_N" 19.9583
cap "a_n447_11350#" "a_406_11482#" 26.4476
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x75.SET_B" 422.976
cap "a_4543_6078#" "a_2585_6352#" 0.0219374
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6517_7798#" 716.084
cap "a_1749_1347#" "a_1056_1868#" 0.00387848
cap "a_n1189_1153#" "a_n982_1868#" 0.332479
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12468_8879#" 4.11528
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0137692
cap "hgu_sarlogic_flat_0.x4.x24.Q" "hgu_cdac_half_1.db<1>" 3.09786
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_5176_2883#" 318.282
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14358_1179#" 1.7821
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_971_14764#" 0.621918
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_cdac_half_1.db<1>" 0.0390888
cap "a_11084_1179#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.522115
cap "a_1942_n460#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.294089
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14734_1545#" 0.337791
cap "a_8692_1179#" "a_10675_1331#" 0.00367232
cap "a_2141_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.0277187
cap "a_5166_1545#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00562753
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_2444_2136#" 8.6425
cap "a_3614_1868#" "hgu_sarlogic_flat_0.x4.x27.X" 0.00119025
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_cdac_half_1.d<2>" 0.0602507
cap "a_11709_2150#" "a_10790_1868#" 9.07266
cap "a_11488_2150#" "a_11244_1842#" 10.4326
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10710_13960#" 9.24709
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_half_0.db<1>" 0.50817
cap "a_9382_6925#" "a_9762_8098#" 1.49914
cap "a_9208_7317#" "a_9464_7798#" 0.0170009
cap "a_2725_6078#" "a_2287_6052#" 2.76336
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00428096
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 593.47
cap "a_3894_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00030703
cap "a_4564_1179#" "a_4790_1179#" 0.333727
cap "a_12626_6262#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0614971
cap "a_n542_11334#" "a_n1149_11335#" 0.852856
cap "a_4922_1363#" "hgu_cdac_sw_buffer_0.x5.A" 0.092688
cap "a_2268_n241#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.00398295
cap "a_2045_6078#" "a_2586_6052#" 125.475
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_4677_2234#" 0.280589
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 787.553
cap "a_16113_6590#" "a_16287_5924#" 0.129418
cap "a_16287_6564#" "a_16113_6316#" 0.129418
cap "a_5183_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.392507
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.d<2>" 0.186627
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0910224
cap "a_10624_1868#" "hgu_cdac_half_1.db<1>" 57.9185
cap "a_9383_8487#" "a_9762_8098#" 0.392056
cap "a_4068_1842#" "a_4580_1868#" 0.97482
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_half_0.d<1>" 0.0447497
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 202.418
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 3927.03
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 460.875
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x3.x51.CLK" 29.4301
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.0810504
cap "a_13016_1868#" "a_13067_1331#" 0.612622
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 546.293
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_8928_8513#" 0.225913
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5315_8513#" 0.930781
cap "a_10164_8487#" "a_9990_8513#" 196.703
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00929086
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.156403
cap "a_7284_6925#" "a_6516_6052#" 0.90566
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 74.5124
cap "a_9332_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.131611
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 187.61
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0509812
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4922_1363#" 0.160601
cap "a_16581_5510#" "a_18973_5510#" 0.0343381
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9523_8513#" 0.0123135
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_5379_6925#" 0.0504283
cap "a_4868_1461#" "a_4450_1153#" 2.75572
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "a_n7047_13347#" 0.194015
cap "a_12293_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0925584
cap "m1_n1268_3183#" "a_11538_1842#" 0.0412239
cap "a_5614_8795#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.020178
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5182_6052#" 0.233927
cap "a_6421_6052#" "a_4978_6052#" 0.818116
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.148007
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.737139
cap "a_11601_8879#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0117784
cap "a_17068_6564#" "a_16894_5950#" 0.0577266
cap "a_5891_1331#" "hgu_cdac_sw_buffer_0.x3.A" 0.209682
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x12.X" 0.0499979
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n1170_1868#" 168.318
cap "a_5557_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "a_10102_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0747045
cap "a_10163_6925#" "a_10397_7233#" 9.45283
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.14869
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.129492
cap "a_8586_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 110.466
cap "a_8908_6052#" "a_9115_6951#" 0.202112
cap "a_9221_6078#" "a_9989_6951#" 0.217103
cap "hgu_cdac_half_0.d<1>" "a_4450_1153#" 0.0534804
cap "a_15832_6596#" "a_16113_6316#" 0.114499
cap "a_4654_1153#" "hgu_cdac_sw_buffer_1.x5.A" 0.0511302
cap "hgu_cdac_half_1.d<1>" "a_10624_1868#" 0.0328522
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.141506
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x3.A0" 3.49056
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.00941684
cap "a_17775_5950#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0111497
cap "a_192_1868#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.405485
cap "a_6829_6078#" "a_4977_6352#" 0.194859
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6406_1179#" 3.35398
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_0.d<0>" 0.0351903
cap "a_4979_7798#" "a_4599_8487#" 3.36364
cap "a_n4397_8367#" "hgu_cdac_sw_buffer_2.x11.A" 7.37832
cap "a_2262_1153#" "a_2774_1545#" 0.0668742
cap "a_6991_8487#" "a_6816_7317#" 1.32534e-05
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.0108693
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_5451_8008#" 0.000218249
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6887_14037#" 5.61487
cap "a_9463_6052#" "a_10102_6078#" 3.15823
cap "a_18679_5924#" "a_18973_5924#" 198.527
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 630.793
cap "a_2585_6352#" "hgu_cdac_half_1.db<1>" 0.0193133
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12291_6444#" 16.2764
cap "hgu_cdac_half_0.d<1>" "a_8925_1347#" 0.0212377
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0387589
cap "hgu_sarlogic_flat_0.x4.x20.X" "a_14222_1153#" 0.186863
cap "a_4068_1842#" "a_4212_1868#" 69.6746
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54754_7657#" 60.7472
cap "hgu_sarlogic_flat_0.x1.x3.X" "a_555_10641#" 5.6952
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_5380_8487#" 0.0444939
cap "a_13667_1461#" "a_14018_1153#" 0.0470713
cap "a_13966_1545#" "a_14017_1453#" 0.213477
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "a_10550_13822#" 0.0237203
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 76.925
cap "a_8909_7798#" "a_9422_8106#" 9.45283
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" 39.2032
cap "hgu_tah_0.sw_n" "a_2323_11578#" 3.2532
cap "hgu_comp_flat_0.RS_n" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 580.856
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x48.Q_N" 5.52759
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16113_6316#" 4.3767
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1.10413
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_0.x6.A" 0.142547
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x32.Q_N" 126.423
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.040007
cap "a_6830_7824#" "a_7789_8106#" 0.0121322
cap "a_n424_3698#" "a_1222_1868#" 0.00491907
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1468_2556#" 2.02135
cap "a_2373_14732#" "a_2285_14758#" 0.0771193
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x6.X" 0.0097576
cap "a_5166_1545#" "a_4449_1453#" 0.0445002
cap "a_14679_9466#" "a_14591_9328#" 70.3566
cap "hgu_cdac_sw_buffer_0.x5.A" "a_3448_1868#" 0.0246845
cap "a_4124_6052#" "a_4143_6951#" 0.373065
cap "a_4437_6078#" "a_3977_6951#" 0.188965
cap "a_1203_1153#" "a_1707_1461#" 8.68715
cap "a_8086_6078#" "a_8288_6078#" 0.367362
cap "a_4978_8098#" "a_5496_8513#" 0.00884249
cap "a_19576_5950#" "a_18973_5924#" 55.1903
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_19460_5924#" 4.44533
cap "a_10181_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.00777447
cap "hgu_tah_0.sw" "a_66_11360#" 0.000743545
cap "a_n2025_7088#" "hgu_cdac_half_1.db<1>" 0.0207449
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x11.X" 0.0826195
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10710_14512#" 9.59031
cap "a_n53647_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 53.5361
cap "a_17068_5924#" "a_16113_6316#" 0.000469545
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 1.73419
cap "a_3165_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.00203599
cap "a_9332_12539#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.220722
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.A" 391.609
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x4.x6.A1" 196.814
cap "hgu_cdac_half_1.d<1>" "a_2585_6352#" 0.0535892
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4449_1453#" 0.16581
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 42976.6
cap "a_n53930_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 3.92584
cap "a_7072_7798#" "a_6516_6052#" 0.000130029
cap "a_4977_6352#" "a_5115_6444#" 0.10945
cap "a_8813_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 100.294
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.72334
cap "hgu_cdac_sw_buffer_1.x4.A" "a_3614_1868#" 0.00689275
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 1.05912
cap "a_n1170_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0303204
cap "a_8678_2234#" "hgu_cdac_sw_buffer_1.x4.A" 1.82153e-05
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.x3.X" 0.00571903
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x51.Q" 3.94531
cap "a_12627_8008#" "a_12069_8487#" 0.284867
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6704_2150#" 1.37535
cap "a_3929_14098#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.02857
cap "a_5315_8513#" "a_5496_8513#" 0.0411078
cap "a_16581_4644#" "a_17184_4670#" 51.1169
cap "hgu_cdac_sw_buffer_0.x4.A" "a_3448_1868#" 0.0316989
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x21.Q_N" 1.18382
cap "a_10235_8008#" "a_9763_7798#" 149.863
cap "a_12280_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.862752
cap "a_n3927_7727#" "hgu_cdac_sw_buffer_3.x9.X" 0.145091
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_2323_10792#" 0.0279896
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n4479_7727#" 24.1735
cap "hgu_cdac_sw_buffer_1.x9.A" "a_8692_1179#" 0.117963
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11915_8513#" 0.163924
cap "a_4842_7233#" "a_4598_6925#" 10.4326
cap "hgu_cdac_sw_buffer_1.x3.A" "a_14018_1153#" 0.0974295
cap "a_2057_1453#" "a_1222_1868#" 0.102133
cap "a_n964_n464#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.253937
cap "a_466_n245#" "a_n335_1453#" 0.638749
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 0.222569
cap "a_3050_3698#" "a_3326_3698#" 2.02485
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4425_8879#" 0.213474
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_8232_1868#" 2.95487
cap "a_7131_8513#" "a_6370_8513#" 0.0603549
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9989_6951#" 0.00832885
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n197_1545#" 3.34163
cap "a_n3877_7252#" "hgu_cdac_sw_buffer_2.x9.X" 0.00191442
cap "a_16088_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 0.268565
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7285_8487#" 3.07772
cap "a_10638_14098#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.220722
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_11601_8879#" 1.10183
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_8761_6951#" 0.0197159
cap "a_2057_14758#" "a_971_14764#" 5.66123
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x1.x8.S" 51.726
cap "m1_n1268_3183#" "a_2532_2883#" 0.226118
cap "a_14018_1153#" "a_12543_1179#" 0.00366824
cap "a_19460_5284#" "a_20167_4670#" 0.356169
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 88.08
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "a_4977_6352#" 0.153346
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n2773_7252#" 0.00938618
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x4.x29.Q" 10.0644
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x3.x7.X" 6.97871
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x21.Q_N" 27.7948
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18505_5310#" 328.909
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_583_1179#" 0.0190204
cap "a_13016_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0364066
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "a_10638_14098#" 0.332687
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9545_2234#" 2.83122
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n3325_7252#" 0.0112564
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 14.6901
cap "a_3954_15763#" "a_3866_15625#" 70.3566
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x3.Y" 7.13316
cap "a_n7678_6446#" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 2.95189
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0810117
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_16113_6590#" 39.1956
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 273.812
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 1179.18
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0452757
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9894_6951#" 0.491195
cap "a_9146_1842#" "a_8586_1868#" 0.0123524
cap "a_18923_5310#" "a_18973_5510#" 0.0121322
cap "a_8678_2234#" "a_8762_2234#" 9.7173
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0594261
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 0.828649
cap "a_5840_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.0246845
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9096_2150#" 0.676867
cap "a_7558_1545#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.828197
cap "a_19395_5950#" "a_19576_5950#" 0.0411078
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x20.X" 0.136994
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1149_11335#" 260.186
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n53647_7371#" 0.0841887
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "a_n53834_7113#" 41.9227
cap "a_9463_6052#" "a_9382_6925#" 0.0418328
cap "hgu_cdac_sw_buffer_0.x5.A" "a_13067_1331#" 0.0889424
cap "a_13709_1347#" "hgu_cdac_half_0.d<0>" 0.0186936
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6990_6925#" 0.00332941
cap "a_n422_1842#" "a_140_2883#" 2.63475
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_52_2136#" 29.3692
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_3639_2883#" 6.87887
cap "a_9847_7233#" "a_8927_6951#" 0.10945
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_3978_8513#" 2.51782
cap "a_3695_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 74.8896
cap "a_9620_2136#" "a_8232_1868#" 32.1353
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10099_8513#" 0.238894
cap "a_621_10615#" "a_2323_10792#" 0.0022296
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<2>" 304.565
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 635.792
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x36.Q" 24.4905
cap "a_12240_8795#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.955219
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_14175#" 0.13942
cap "a_5116_8190#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 17.1908
cap "a_4509_8879#" "a_4425_8879#" 9.7173
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10870_6951#" 3.02034
cap "hgu_cdac_sw_buffer_0.x4.A" "a_5840_1868#" 0.0316989
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x30.Q" 22.6024
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0964685
cap "a_7598_8513#" "a_6370_8513#" 33.3645
cap "a_6533_1347#" "a_6956_1179#" 3.85505
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x9.X" 0.0449933
cap "a_8232_1868#" "hgu_sarlogic_flat_0.x4.x29.Q" 57.6865
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_sw_buffer_0.x11.X" 117.016
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16980_5310#" 0.262389
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9244_12539#" 9.24709
cap "hgu_cdac_half_1.db<0>" "a_10234_6262#" 0.0108852
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14352_1868#" 0.19952
cap "a_1247_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.862273
cap "a_13709_1347#" "hgu_cdac_sw_buffer_0.x6.A" 0.120405
cap "a_18679_6564#" "a_18923_6590#" 10.4326
cap "a_n7678_6446#" "a_n7766_6446#" 386.23
cap "hgu_cdac_sw_buffer_0.x4.A" "a_13067_1331#" 0.155627
cap "a_8761_6951#" "a_7771_6925#" 1.16178
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x36.Q" 33.9935
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x3.A" 2.37224
cap "hgu_cdac_sw_buffer_1.x12.X" "a_1942_n460#" 107.446
cap "a_9677_8487#" "a_9762_8098#" 0.745726
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.d<6>" 0.00426783
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 39.0035
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "a_4892_6925#" 0.330372
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x30.Q" 33.989
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 838.753
cap "a_3314_11461#" "a_3378_9360#" 0.00417194
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5314_6951#" 0.114648
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.360911
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 51.9436
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10675_1331#" 27.2887
cap "hgu_cdac_sw_buffer_1.x2.X" "a_1666_n1100#" 0.0378512
cap "hgu_cdac_half_0.db<0>" "a_9233_1453#" 0.202811
cap "hgu_cdac_sw_buffer_1.x9.A" "a_14404_2136#" 0.0349268
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_13067_1331#" 0.877662
cap "a_11853_2234#" "a_11084_1179#" 0.35913
cap "a_7284_6925#" "a_7131_8513#" 0.0160919
cap "a_9332_12815#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 0.133615
cap "hgu_cdac_half_1.db<0>" "a_3050_3698#" 0.0454096
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_0.x2.X" 0.736096
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0124576
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 24.1991
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0186574
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11626_1153#" 20.7111
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 82.953
cap "a_9222_7824#" "a_9762_8098#" 139.35
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.db<1>" 2.12938
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_cdac_half_1.d<6>" 0.0379685
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x9.Y" 313.109
cap "a_4438_7824#" "a_4030_7798#" 0.603924
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x5.Q_N" 7.20011
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9379_10598#" 8.66384
cap "hgu_cdac_half_1.d<4>" "a_n6526_6819#" 0.0574734
cap "a_2923_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.603774
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x5.x1[0].Q" 57.2582
cap "a_8086_6444#" "hgu_sarlogic_flat_0.x3.x4.X" 0.116624
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x29.Q_N" 1.18382
cap "a_4509_8879#" "a_3978_8513#" 1.80337
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 34.1704
cap "a_6535_6951#" "a_7597_6951#" 136.687
cap "a_n638_n245#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 1.78229
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 8.47656
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4977_6352#" 0.210144
cap "hgu_cdac_sw_buffer_1.x3.A" "a_14222_1153#" 0.0816547
cap "a_n3877_7252#" "hgu_cdac_sw_buffer_3.x11.X" 0.00522785
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x3.x51.Q" 1.73712
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 56.5152
cap "a_n86_n245#" "a_n335_1453#" 0.00380434
cap "a_9620_2136#" "a_10151_1179#" 0.40551
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_1.x6.X" 51.6795
cap "a_9706_1363#" "a_9233_1453#" 158.657
cap "a_8852_1842#" "hgu_cdac_sw_buffer_0.x5.A" 0.00630575
cap "a_9438_1153#" "a_9234_1153#" 116.99
cap "a_9967_7798#" "a_10681_7824#" 0.0698533
cap "a_2672_8795#" "a_1586_8513#" 9.07266
cap "a_12068_6925#" "a_12555_6925#" 272.731
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 0.543018
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.149781
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1610_1868#" 0.986191
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 182.21
cap "a_n1058_3698#" "hgu_tah_0.sw_n" 2.80309
cap "a_3595_1153#" "a_4450_1153#" 47.6788
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x22.X" 0.0874707
cap "a_11244_1842#" "hgu_cdac_half_0.db<1>" 0.00571238
cap "hgu_cdac_half_1.d<4>" "a_n6994_7879#" 0.0344187
cap "a_7574_6052#" "a_7597_6951#" 0.103336
cap "a_7842_6262#" "a_7771_6925#" 0.00166248
cap "a_7370_8098#" "a_8814_7798#" 0.436244
cap "a_7072_7798#" "a_7306_7824#" 7.07352
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x33.Q" 164.401
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.00520634
cap "a_342_11360#" "hgu_sarlogic_flat_0.x1.x8.S" 0.513711
cap "a_52_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_5176_2883#" 0.258894
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n1145_2883#" 6.87887
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.0205944
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_19191_5950#" 0.102778
cap "hgu_tah_0.sw_n" "a_n134_11726#" 0.483067
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 0.342993
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_cdac_half_1.d<2>" 0.348553
cap "a_12871_8190#" "hgu_sarlogic_flat_0.x3.x4.X" 0.914511
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.d<5>" 0.0377492
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_6590#" 329.188
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x29.Q_N" 27.788
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x6.X" 26.8558
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6887_12551#" 13.458
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_0.x5.X" 24698.6
cap "a_7369_6352#" "a_6516_6052#" 26.4419
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 116.747
cap "a_11244_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0280518
cap "a_n3927_7727#" "a_n3651_7087#" 1.79489
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x51.Q" 0.197366
cap "hgu_cdac_sw_buffer_2.x12.X" "hgu_cdac_half_1.d<2>" 0.025601
cap "a_6990_6925#" "a_6935_6078#" 0.00570859
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_8644_2556#" 0.234697
cap "a_9146_1842#" "a_9545_2234#" 0.940588
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0146208
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 0.480296
cap "a_8852_1842#" "hgu_cdac_sw_buffer_0.x4.A" 0.00779117
cap "a_8678_2234#" "a_8996_1868#" 24.999
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 0.0757311
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 0.128416
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_15953_11987#" 15.3286
cap "a_n54752_6595#" "a_n54567_7835#" 0.10227
cap "a_2926_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 31.295
cap "m1_n1268_3183#" "a_6460_1842#" 0.0342025
cap "a_5380_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.05341
cap "a_n86_n245#" "hgu_cdac_sw_buffer_0.x11.X" 0.00867349
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 132.369
cap "a_1019_10793#" "hgu_sarlogic_flat_0.x1.x3.X" 80.3574
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.00260494
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 41.4062
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_cdac_half_1.d<2>" 5.05384
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 804.988
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16752_4952#" 0.151806
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_5987_1153#" 0.00163638
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 645.937
cap "hgu_cdac_half_0.db<1>" "a_1970_1842#" 0.0182897
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 1.54065
cap "a_18058_5316#" "a_19191_5632#" 0.256334
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10075_7317#" 0.363849
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 40.176
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x3.x5.X" 0.0515967
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6536_8513#" 161.87
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_half_0.db<0>" 0.304715
cap "a_10103_7824#" "a_9762_8098#" 1.18465
cap "a_12789_7233#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.275079
cap "a_6_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.06
cap "a_10771_1153#" "a_11275_1461#" 8.68715
cap "a_4654_1153#" "hgu_sarlogic_flat_0.x4.x11.X" 0.186863
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x2.A" 0.466227
cap "a_1422_7824#" "a_1752_8513#" 0.421034
cap "a_8398_1868#" "hgu_cdac_sw_buffer_1.x5.A" 0.00572897
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 1.02869
cap "a_16041_12125#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.37954
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14352_1868#" 0.109244
cap "a_19395_5950#" "a_18973_5924#" 0.00286714
cap "a_2719_8513#" "a_2207_8487#" 0.97482
cap "a_13494_2530#" "a_13462_2234#" 0.454338
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.x2.X" 0.0435096
cap "a_16581_4644#" "a_16752_4952#" 6.51542
cap "a_14017_1453#" "a_13016_1868#" 0.0699309
cap "a_18973_4644#" "a_17775_4670#" 0.0561836
cap "hgu_cdac_half_1.d<1>" "a_n7022_10610#" 0.083038
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7771_6925#" 0.00376102
cap "a_11084_1179#" "hgu_sarlogic_flat_0.x4.x17.X" 1.92372
cap "hgu_sarlogic_flat_0.x4.x19.Q_N" "hgu_sarlogic_flat_0.x4.x24.Q" 2.48046
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x3.A" 0.200126
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9706_1363#" 4.45995
cap "a_n7047_14175#" "hgu_cdac_half_1.d<5>" 0.0562653
cap "a_17068_6564#" "a_16894_6968#" 196.703
cap "a_16581_6790#" "a_17775_6606#" 0.603924
cap "a_18058_4670#" "a_18679_4644#" 111.114
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0712275
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9762_8098#" 27.9713
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "a_14566_7525#" 0.02202
cap "a_17184_5676#" "a_17068_5284#" 39.6993
cap "hgu_cdac_sw_buffer_1.x3.A" "a_7314_1363#" 0.0396168
cap "m1_n1268_3183#" "a_7069_2234#" 0.00578069
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_half_0.d<0>" 0.0368208
cap "a_7887_6951#" "a_7706_6951#" 0.0411078
cap "hgu_sarlogic_flat_0.x5.x3.A" "a_20768_8628#" 171.264
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3499_1331#" 2.59492
cap "a_7370_6052#" "a_7029_6360#" 0.124974
cap "a_7369_6352#" "a_7305_6444#" 0.213477
cap "hgu_sarlogic_flat_0.x1.x10.Y" "a_n1149_11335#" 4.06429
cap "a_9233_1453#" "a_9371_1545#" 0.10945
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_half_0.db<0>" 0.527473
cap "a_9967_7798#" "a_9676_6925#" 1.40342
cap "a_9763_7798#" "a_10163_6925#" 0.793816
cap "a_6370_8513#" "a_3978_8513#" 1.75954
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_5206_8513#" 0.0432342
cap "a_8586_1868#" "a_6006_1868#" 0.00366824
cap "hgu_cdac_half_1.db<5>" "a_n3651_7087#" 0.0261755
cap "hgu_comp_flat_0.RS_p" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 1.15655
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x1.X" 29.5522
cap "a_5104_2883#" "a_5176_2883#" 0.663553
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x3.A" 7579.17
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n55770_7835#" 0.749378
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_5987_1153#" 0.00428096
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9332_12539#" 0.242175
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 217.833
cap "a_1942_n460#" "a_2057_1453#" 0.00302347
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2058_1153#" 0.0974295
cap "a_1390_n460#" "a_1203_1153#" 0.0206553
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_3.x9.X" 0.0311158
cap "a_n472_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00240475
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 3.99124
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10076_8879#" 4.01828
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3499_1331#" 0.877662
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4892_6925#" 355.591
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "hgu_sarlogic_flat_0.x3.x4.X" 9.96137
cap "a_2814_8513#" "a_2988_8487#" 196.697
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x3.x5.X" 0.00806012
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.220466
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.0572343
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_9208_7317#" 1.92107
cap "hgu_cdac_half_1.db<3>" "a_n3927_7727#" 0.624965
cap "hgu_cdac_half_1.d<4>" "a_n6887_14037#" 0.00835257
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_0.x3.A" 0.420331
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x11.VPWR" 207.169
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.563886
cap "a_n3877_7252#" "hgu_cdac_sw_buffer_3.x8.X" 2.5343
cap "a_9332_12539#" "a_9404_12401#" 2.2654
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x15.X" 0.134933
cap "hgu_cdac_sw_buffer_1.x3.A" "a_9706_1363#" 0.0396168
cap "a_2914_9360#" "a_3309_9708#" 10.1945
cap "a_19460_5284#" "a_19286_5688#" 196.703
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0121523
cap "a_6990_6925#" "a_6830_7824#" 1.47701
cap "hgu_cdac_half_1.db<3>" "a_n2785_7946#" 0.0369784
cap "a_2820_n241#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "hgu_cdac_sw_buffer_1.x4.A" "a_1222_1868#" 0.0196986
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_half_1.db<4>" 1.80477
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00126403
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "a_3954_16039#" 1.54065
cap "a_n2219_8368#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.285888
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_cdac_sw_buffer_3.x11.X" 0.284617
cap "a_1137_14764#" "a_3841_14650#" 0.0094202
cap "a_12089_6444#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.71287
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 210.407
cap "a_4679_6052#" "a_2585_6352#" 0.0416245
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_cdac_half_1.db<1>" 34.839
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 60.4022
cap "a_10978_1868#" "a_8232_1868#" 0.00446409
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1222_1868#" 3.14873
cap "a_n6934_10472#" "a_n6934_10748#" 31.6127
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x3.x54.CLK" 8.73992
cap "a_11614_7824#" "a_11601_8879#" 0.281046
cap "a_8586_1868#" "a_7228_2136#" 0.00826202
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x19.Q" 32.9277
cap "a_2195_1545#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0197045
cap "a_7509_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0942556
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 247.997
cap "a_5840_1868#" "a_3448_1868#" 0.0163442
cap "a_12090_7824#" "a_11720_7824#" 0.0411078
cap "a_n3387_7727#" "hgu_cdac_sw_buffer_2.x9.X" 0.023895
cap "a_2988_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 16.0026
cap "a_7575_7798#" "a_7789_8106#" 10.4326
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_3.x11.A" 0.328231
cap "a_1945_10648#" "hgu_sarlogic_flat_0.x2.x3.Y" 2.53478
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_190_n245#" 0.135067
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.d<2>" 0.0558059
cap "a_18505_5036#" "a_18412_4670#" 36.6828
cap "a_6516_6052#" "a_6369_6951#" 0.834772
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.591445
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_19576_4670#" 0.456469
cap "a_5206_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0117059
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.d<3>" 17506.8
cap "a_11625_1453#" "a_12044_1461#" 0.245765
cap "a_11626_1153#" "a_11763_1545#" 9.07266
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 1166.86
cap "a_n7047_12689#" "hgu_cdac_half_1.db<1>" 0.0117747
cap "a_14018_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0707179
cap "a_1137_14764#" "a_1732_15124#" 1.18465
cap "a_2285_2234#" "hgu_cdac_half_0.db<1>" 0.000598948
cap "a_342_11726#" "a_n1149_11676#" 0.042868
cap "a_4437_6078#" "a_2585_6352#" 0.190266
cap "a_11084_1179#" "hgu_cdac_half_0.d<1>" 0.0542822
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 125.604
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_1.x6.X" 0.434285
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.150288
cap "a_1637_6052#" "hgu_cdac_half_1.db<1>" 0.00785337
cap "a_14132_1179#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.524014
cap "a_16113_12125#" "a_16041_12263#" 2.2654
cap "a_16197_5310#" "a_16113_5310#" 9.7173
cap "a_17184_5676#" "a_16581_5510#" 51.0087
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x27.Q" 192.78
cap "a_11154_8513#" "a_12287_8513#" 0.256334
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.00814963
cap "a_4143_6951#" "a_4544_7824#" 0.00404346
cap "a_2285_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00483979
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 7.49565
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.247879
cap "hgu_sarlogic_flat_0.x5.x2.x6.SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 163.55
cap "a_8398_1868#" "hgu_cdac_half_1.db<1>" 0.00510117
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 29.1494
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" "a_2373_14732#" 0.252423
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1105_2708#" 0.356461
cap "a_9404_12677#" "a_9332_12815#" 2.20314
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1516_1179#" 0.117963
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 3.92422
cap "a_16799_5950#" "a_16427_5950#" 0.333727
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5891_1331#" 0.871125
cap "a_9950_1545#" "a_9438_1153#" 0.0668742
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x3.x54.CLK" 2.34232
cap "a_9332_12401#" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 0.852074
cap "a_16088_10874#" "a_16000_10736#" 70.3566
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 4210.57
cap "a_6533_1347#" "a_6318_2530#" 0.00530255
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_18973_6790#" 0.27584
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.db<3>" 123.816
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.00572134
cap "a_8398_1868#" "a_8710_2530#" 3.22666
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16427_5950#" 0.918044
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_1.x11.X" 11902.6
cap "hgu_sarlogic_flat_0.x1.x27.Q_N" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.138432
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 1007.34
cap "a_17003_6968#" "a_17184_6956#" 0.0411078
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19286_6968#" 0.915661
cap "a_n716_1842#" "hgu_sarlogic_flat_0.x4.x2.A" 0.37055
cap "a_n1170_1868#" "a_n424_3698#" 0.00284239
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6934_15564#" 8.4711
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_6830_7824#" 0.00552395
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_cdac_half_1.db<1>" 0.016728
cap "a_18819_5950#" "a_18058_5950#" 0.0603549
cap "a_14726_7663#" "a_14566_7801#" 38.8042
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3802_1868#" 1.40284
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_1945_11268#" 0.156877
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_971_14764#" 1.62638
cap "a_1107_1331#" "a_1056_1868#" 0.612622
cap "a_4922_1363#" "hgu_cdac_sw_buffer_0.x3.A" 0.215466
cap "hgu_cdac_half_1.d<1>" "a_n7047_12689#" 0.0867029
cap "a_6830_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 5.97852
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_2.x4.X" 0.174268
cap "a_n7047_12137#" "a_n6959_12275#" 2.2654
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 6.46852
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 43.1508
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 25.7529
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x11.A" 35.6123
cap "a_1390_n460#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 125.643
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "a_10638_14098#" 0.852074
cap "hgu_sarlogic_flat_0.x3.x30.Q" "a_8762_8513#" 413.994
cap "a_12012_2136#" "a_13462_2234#" 0.00800396
cap "hgu_cdac_half_1.d<1>" "a_1637_6052#" 0.0197807
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14490_1363#" 0.0643231
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_1.d<0>" 32.1754
cap "a_4892_6925#" "a_5496_8513#" 0.0105046
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.178809
cap "hgu_cdac_sw_buffer_1.x4.A" "a_9234_1153#" 0.0824049
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 257.716
cap "a_18224_6596#" "hgu_sarlogic_flat_0.x3.x66.CLK" 245.781
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x27.X" 0.503865
cap "a_n7022_10334#" "hgu_cdac_sw_buffer_3.x11.X" 0.0054309
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11775_8487#" 492.516
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x14.X" 0.0138146
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8925_1347#" 0.875574
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.161568
cap "hgu_cdac_sw_buffer_0.x5.A" "a_14017_1453#" 0.321188
cap "a_3960_3698#" "a_4922_2883#" 1.8402
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3926_2530#" 11.2353
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_n1336_1868#" 0.011923
cap "a_12090_7824#" "a_11614_7824#" 0.00286714
cap "a_14436_1461#" "a_13476_1179#" 0.0121322
cap "a_14155_1545#" "a_13709_1347#" 4.12335
cap "a_18412_6590#" "a_18679_6564#" 0.0698533
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18505_6590#" 29.902
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.d<1>" 28.0636
cap "a_11720_7824#" "a_9762_8098#" 0.0170624
cap "a_7707_8513#" "a_7131_8513#" 0.00245718
cap "hgu_cdac_sw_buffer_2.x4.X" "a_n1209_7728#" 210.514
cap "a_n1749_7728#" "a_n607_7947#" 0.0630004
cap "a_12068_6925#" "a_12153_6352#" 0.531959
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 56.584
cap "a_7888_8513#" "a_7843_8008#" 0.0190167
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.0210734
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x8.S" 0.0794056
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 40.155
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.000232859
cap "a_9221_6078#" "a_11300_6052#" 0.00625355
cap "a_1732_6052#" "a_2287_6052#" 196.703
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_3929_14788#" 1.66644
cap "hgu_cdac_half_1.db<2>" "a_n3651_7087#" 0.0292286
cap "a_4362_1842#" "a_4580_1868#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_7235_8795#" 0.344185
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_sw_buffer_3.x9.X" 10.6982
cap "a_n3387_7727#" "hgu_cdac_sw_buffer_3.x11.X" 0.721308
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1390_n460#" 2.4978
cap "hgu_cdac_sw_buffer_3.x8.X" "hgu_sarlogic_flat_0.x4.x21.Q" 2.4305
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.202347
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n412_n464#" 2.06136
cap "hgu_cdac_half_1.db<0>" "a_n2251_7253#" 9.50714
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x14.X" 0.0174972
cap "hgu_cdac_sw_buffer_0.x4.A" "a_14017_1453#" 0.555307
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 117.837
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 3.99125
cap "a_7182_1179#" "a_6841_1453#" 1.34244
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18819_5950#" 0.350648
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54471_7657#" 59.4789
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14492_2883#" 68.1073
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x6.A" 0.00272955
cap "a_18224_4670#" "a_20167_4670#" 0.00833421
cap "a_16581_6790#" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 0.0132785
cap "hgu_cdac_half_0.db<1>" "a_4677_2234#" 0.000598948
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.343832
cap "a_773_1868#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.434926
cap "hgu_cdac_sw_buffer_1.x6.A" "a_14222_1153#" 0.0591283
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_14017_1453#" 0.0577851
cap "a_n572_1868#" "a_0_1868#" 0.00245718
cap "hgu_comp_flat_0.RS_n" "hgu_comp_flat_0.comp_outn" 0.163769
cap "hgu_cdac_sw_buffer_0.x6.A" "a_3614_1868#" 0.0257717
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n643_1347#" 373.405
cap "a_8678_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.000241482
cap "a_9461_2234#" "hgu_cdac_sw_buffer_0.x5.A" 0.000665994
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16427_5676#" 37.5878
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x31.Q_N" 157.35
cap "a_4143_6951#" "a_4331_6951#" 158.824
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n6526_6819#" 99.3331
cap "a_n55304_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.00833794
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x10.A" 137.138
cap "a_4677_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00483979
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x13.X" 0.0733079
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.d<2>" 7032.69
cap "hgu_cdac_half_1.d<0>" "a_12153_6352#" 0.0612707
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5319_7824#" 0.15145
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_cdac_half_1.d<6>" 0.0815179
cap "a_12098_1363#" "hgu_cdac_half_1.db<0>" 0.0677377
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 33.091
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "a_3898_9386#" 0.0137973
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_12154_6052#" 0.585088
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_tah_0.tah_vn" 11.7521
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_6790#" 491.918
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 2.10727
cap "hgu_cdac_half_1.d<0>" "a_16221_4670#" 0.0669418
cap "a_7707_8513#" "a_7598_8513#" 7.07352
cap "a_8379_1153#" "hgu_cdac_half_0.db<1>" 0.315673
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53834_7657#" 194.489
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n6994_7879#" 0.00422622
cap "a_18412_6590#" "a_18589_6590#" 0.893863
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_19460_4644#" 0.356037
cap "a_18224_5316#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0871477
cap "hgu_cdac_sw_buffer_0.x4.A" "a_9461_2234#" 0.00083683
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 460.04
cap "a_3448_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0364066
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x11.A" 35.6123
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.14617
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x12.X" 186.359
cap "a_8908_6052#" "a_9421_6360#" 9.45283
cap "hgu_cdac_sw_buffer_1.x4.X" "a_466_n245#" 0.00024618
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_0.x5.A" 0.0012707
cap "a_6754_1842#" "hgu_cdac_half_0.db<1>" 0.0182897
cap "a_16020_4670#" "a_15832_4670#" 157.97
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x27.Q" 60.0496
cap "a_n134_11726#" "a_611_11594#" 198.527
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x4.x24.Q_N" 14.1579
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.73959
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.d<2>" 25.0532
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5318_6078#" 40.372
cap "hgu_sarlogic_flat_0.x1.x3.X" "hgu_sarlogic_flat_0.x1.x8.S" 89.6462
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17003_6968#" 0.0787817
cap "a_n876_1179#" "a_1107_1331#" 0.00612053
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1056_1868#" 463.039
cap "a_6979_1545#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.957996
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3841_14650#" 17.1482
cap "a_15666_6596#" "a_16287_6564#" 116.949
cap "a_4362_1842#" "a_4212_1868#" 9.25861
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.102077
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.96546
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.950526
cap "a_11538_1842#" "a_12269_2150#" 1.60431
cap "a_11070_2234#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.00393125
cap "a_11614_7824#" "a_9762_8098#" 0.0995431
cap "a_3595_1153#" "a_1749_1347#" 0.00185991
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_7029_6360#" 0.152374
cap "a_n1058_3698#" "m1_n1268_3183#" 0.314504
cap "a_9620_2136#" "hgu_cdac_sw_buffer_1.x5.A" 0.00264414
cap "m1_n1268_3395#" "a_6318_2530#" 0.104233
cap "a_8761_6951#" "a_9626_7233#" 2.75572
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x6.A1" 406.578
cap "a_11830_1153#" "hgu_cdac_sw_buffer_1.x4.A" 0.0689734
cap "a_10280_8513#" "a_9967_7798#" 0.0776364
cap "a_4332_8513#" "a_1586_8513#" 0.00365378
cap "a_18224_6596#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 636.314
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_1454_6950#" 225.459
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2842
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 1066.44
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 170.137
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.x11.A" 1.84272
cap "a_n107_2234#" "hgu_sarlogic_flat_0.x4.x2.A" 0.00979454
cap "a_52_2136#" "a_n424_3698#" 1.33696
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_394_2556#" 0.232446
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 346.778
cap "m1_n1268_3395#" "a_13494_2530#" 0.104233
cap "a_1942_n460#" "hgu_cdac_sw_buffer_1.x4.A" 2.06136
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0463548
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_sarlogic_flat_0.x4.x21.Q" 0.254593
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x60.CLK" 13.535
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.114887
cap "a_n7047_11861#" "a_n6959_11999#" 2.2654
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.db<2>" 7400.62
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 492.524
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0593472
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.00261222
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x4.X" 0.999062
cap "a_19576_4670#" "a_18973_4644#" 55.1903
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_19460_4644#" 4.33366
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0931547
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x20.Q_N" 2.68857
cap "a_11774_6925#" "a_11775_8487#" 0.259422
cap "a_11319_6951#" "a_11601_8879#" 0.00165213
cap "a_17068_5284#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0134093
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1732_15124#" 1.17825
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4544_7824#" 6.42323
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_3378_9360#" 0.0238093
cap "hgu_cdac_half_1.d<0>" "hgu_tah_0.sw_n" 197.545
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_16287_6564#" 0.245265
cap "hgu_cdac_sw_buffer_0.x9.X" "a_n1190_n245#" 115.378
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7316_2883#" 219.125
cap "hgu_cdac_sw_buffer_1.x6.A" "a_7314_1363#" 0.0285881
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19191_4670#" 4.46279
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n53364_7371#" 0.173355
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "a_n53551_7113#" 8.03536
cap "a_3894_2234#" "hgu_cdac_sw_buffer_1.x4.A" 1.82153e-05
cap "a_9221_6078#" "a_9208_7317#" 0.171184
cap "a_20167_6606#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 74.83
cap "a_4099_1461#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 2.78779
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2530_1363#" 4.30376
cap "a_15666_6596#" "a_15832_6596#" 746.902
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0763185
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14492_2883#" 195.64
cap "a_5182_6052#" "a_5379_6925#" 0.252137
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x6.A" 0.131948
cap "hgu_cdac_half_0.db<1>" "a_2544_n241#" 0.0296048
cap "a_4680_7798#" "a_4599_8487#" 0.0882577
cap "a_16531_6232#" "a_16287_5924#" 10.4326
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x12.X" 186.359
cap "hgu_cdac_sw_buffer_1.x1.A" "a_1716_n241#" 115.329
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_2586_6052#" 0.0514502
cap "a_5840_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0364066
cap "a_n447_11350#" "a_n134_11726#" 272.731
cap "a_16581_5924#" "a_16287_6564#" 0.0494487
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.00031129
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.922288
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x4.x28.Q" 0.14694
cap "a_2188_1868#" "a_1222_1868#" 0.0213612
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10075_7317#" 0.439875
cap "a_2058_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0319711
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 1011.83
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n1287_2708#" 0.00317688
cap "a_4143_6951#" "a_4979_7798#" 0.0604129
cap "a_13067_1331#" "hgu_cdac_sw_buffer_0.x3.A" 0.209682
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10790_1868#" 3.12979
cap "a_4125_7798#" "a_4598_6925#" 0.24518
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_2.x11.A" 59.4294
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0542718
cap "a_4450_1153#" "a_4836_2136#" 0.63508
cap "a_4449_1453#" "a_4677_2234#" 0.00894118
cap "a_12870_6078#" "a_12153_6352#" 1.0521
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n3651_7087#" 0.0804485
cap "a_9706_1363#" "hgu_cdac_sw_buffer_1.x6.A" 0.0285881
cap "hgu_cdac_half_0.db<0>" "a_10624_1868#" 0.0197539
cap "hgu_cdac_half_1.d<0>" "a_13930_1842#" 0.18331
cap "a_8586_1868#" "a_8232_1868#" 45.5358
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12089_6078#" 0.00999704
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15666_6596#" 269.438
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_15832_6596#" 0.302309
cap "hgu_cdac_sw_buffer_2.x9.X" "a_n1473_7088#" 0.0147307
cap "hgu_cdac_sw_buffer_1.x4.A" "a_5891_1331#" 0.0314257
cap "a_9404_11849#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.116889
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_8814_7798#" 0.00204549
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_12413#" 0.340418
cap "hgu_tah_0.sw" "hgu_tah_0.vin" 143.578
cap "a_5557_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.00111896
cap "a_7314_1363#" "a_7368_1868#" 0.0253556
cap "a_11625_1453#" "hgu_cdac_half_1.db<0>" 87.161
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "a_10023_11664#" 0.00375744
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9708_2883#" 6.47127
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_5950#" 361.79
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7771_6925#" 115.322
cap "hgu_cdac_half_1.d<0>" "a_n7047_14175#" 0.0981677
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9464_7798#" 340.13
cap "a_6841_1453#" "a_6842_1153#" 784.493
cap "a_1586_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.528681
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 4105.14
cap "a_9761_6352#" "a_11613_6078#" 0.188934
cap "a_10280_8513#" "a_11320_8513#" 0.00487497
cap "a_5450_6262#" "hgu_cdac_half_1.db<1>" 0.00518593
cap "a_n7022_15150#" "hgu_cdac_half_1.d<2>" 1.63739
cap "a_17068_6564#" "a_16980_6590#" 0.0771193
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.715712
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1145_2883#" 1.04653
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_4196_9386#" 3.23322
cap "a_14726_7663#" "a_14654_7663#" 2.2654
cap "a_9379_10598#" "a_9291_10736#" 70.3566
cap "hgu_cdac_half_0.db<1>" "a_7949_1868#" 0.00163562
cap "a_7370_6052#" "hgu_cdac_half_1.d<0>" 0.0839761
cap "a_1752_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.035262
cap "a_971_14764#" "a_1836_14758#" 1.1422
cap "hgu_cdac_sw_buffer_0.x5.A" "a_7046_1153#" 0.189356
cap "a_1203_1153#" "a_1222_1868#" 0.490884
cap "a_17068_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 4.46723
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16221_5950#" 0.13461
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "a_n7022_10610#" 9.95913
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x5.A" 1.01196
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n876_1179#" 347.957
cap "a_10790_1868#" "a_10341_1868#" 0.539343
cap "a_12491_8513#" "a_12556_8487#" 0.0419646
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 365.912
cap "a_5451_8008#" "a_5205_6951#" 0.0236704
cap "a_18058_6596#" "a_19286_6968#" 32.1937
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_544_11360#" 0.598108
cap "hgu_sarlogic_flat_0.x4.x19.Q" "a_n607_7947#" 0.0236791
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_7949_1868#" 0.0200037
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x3.X" 28.4016
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_2586_6052#" 0.0574943
cap "a_466_n245#" "hgu_cdac_half_0.db<0>" 1.24182
cap "a_11626_1153#" "m1_n1268_3183#" 0.00115803
cap "a_1137_14764#" "a_1886_14958#" 138.861
cap "a_16113_11849#" "a_16041_11987#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9626_7233#" 1.35998
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_5166_1545#" 0.00659316
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6935_6078#" 0.0378064
cap "a_8379_1153#" "a_8692_1179#" 245.187
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3494_9752#" 6.86463
cap "a_10279_6951#" "a_9966_6052#" 0.034932
cap "a_2199_15136#" "a_3841_14650#" 0.0399349
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_cdac_sw_buffer_0.x3.A" 31.2842
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2057_1453#" 0.321188
cap "a_16581_5510#" "hgu_sarlogic_flat_0.x3.x57.CLK" 3.08511
cap "a_16799_5950#" "a_16581_5924#" 0.37344
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4331_6951#" 8.60726
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_cdac_sw_buffer_0.x3.A" 0.269975
cap "hgu_cdac_sw_buffer_0.x4.A" "a_7046_1153#" 0.326476
cap "hgu_cdac_half_1.db<3>" "hgu_comp_flat_0.P" 0.00423944
cap "a_6817_8879#" "a_6901_8879#" 9.7173
cap "a_3497_2708#" "hgu_sarlogic_flat_0.x4.x24.Q" 27.4339
cap "a_9620_2136#" "hgu_cdac_half_1.db<1>" 0.00752081
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.68086
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4029_6052#" 0.0337527
cap "a_9208_7317#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0821498
cap "a_7842_6262#" "a_7575_7798#" 0.00022246
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16113_5036#" 2.80886
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16581_5924#" 5.05399
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x4.A" 0.0014377
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.146407
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5176_2556#" 1.94754
cap "hgu_cdac_half_1.d<1>" "a_5450_6262#" 0.0211974
cap "a_8852_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.00874349
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0723157
cap "a_6829_6078#" "a_8813_6052#" 0.00854969
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.275231
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_10673_2708#" 196.824
cap "a_n6526_6819#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 787.053
cap "hgu_cdac_sw_buffer_0.x5.A" "a_9438_1153#" 0.189356
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x16.X" 0.779131
cap "a_5319_7824#" "a_4914_7824#" 0.00245718
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 9.02317
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.d<2>" 18658.3
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_sw_buffer_0.x5.A" 0.200316
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_half_1.db<1>" 6382.6
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 223.878
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "a_n7047_14175#" 0.116889
cap "a_2199_15136#" "a_1732_15124#" 3.15823
cap "hgu_tah_0.tah_vn" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200.484
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.00139383
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2057_1453#" 0.555307
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0121096
cap "a_n3049_7252#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0274897
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x4.x29.Q" 1.86676
cap "a_18819_6956#" "a_18973_6790#" 9.42692
cap "a_16581_5924#" "a_17068_5924#" 272.159
cap "a_1534_2530#" "a_1056_1868#" 1.04133
cap "a_n422_1842#" "a_1222_1868#" 0.0602847
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 29.4113
cap "a_16113_5036#" "a_16581_4644#" 63.2838
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16287_5284#" 2.79535
cap "a_11320_8513#" "a_12556_8487#" 26.4419
cap "hgu_cdac_sw_buffer_1.x9.A" "a_3165_1868#" 0.00134193
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2988_8487#" 148.231
cap "a_2033_8879#" "a_2501_8487#" 62.6614
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6994_7879#" 850.799
cap "a_18224_4670#" "a_19286_5688#" 0.0812733
cap "a_1749_1347#" "a_1502_2234#" 0.049645
cap "a_1516_1179#" "a_1970_1842#" 0.0373688
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18973_4644#" 0.807157
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.db<3>" 31.3672
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 1.82234
cap "a_9762_6052#" "a_12153_6352#" 0.0400429
cap "a_12733_1868#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.427412
cap "hgu_cdac_sw_buffer_0.x4.A" "a_9438_1153#" 0.326476
cap "a_10151_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.280162
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_n1170_1868#" 0.0638997
cap "a_12012_2136#" "m1_n1268_3395#" 0.0586499
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.342033
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 1007.34
cap "a_11320_8513#" "a_12154_8098#" 0.0723713
cap "hgu_cdac_half_1.d<0>" "a_4029_6052#" 0.0226716
cap "a_10790_1868#" "a_11084_1179#" 0.238048
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 1.12392
cap "a_2058_1153#" "a_2774_1545#" 1.80337
cap "a_2057_1453#" "a_2975_1179#" 45.3026
cap "a_n54754_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 13.492
cap "a_2820_n241#" "a_2057_1453#" 0.698141
cap "a_3898_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 27.0433
cap "a_6925_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0663939
cap "a_4125_7798#" "a_4029_6052#" 0.0297321
cap "a_16581_4644#" "a_16287_5284#" 0.0494487
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10341_1868#" 2.34232
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3866_15625#" 39.0091
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 317.022
cap "hgu_cdac_half_1.d<1>" "a_12154_6052#" 0.053634
cap "a_16581_4644#" "a_18973_4644#" 0.0359816
cap "a_8232_1868#" "a_9545_2234#" 0.213477
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x54.CLK" 51.1356
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x29.Q" 0.15571
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x17.X" 0.204122
cap "a_8087_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.185098
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_5451_8008#" 1.65768
cap "a_5451_8008#" "a_6517_7798#" 0.00798209
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7575_7798#" 0.0191748
cap "a_11301_7798#" "a_11914_6951#" 0.0115546
cap "a_18819_6956#" "a_18224_6596#" 1.18465
cap "a_11154_2234#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.810733
cap "a_3929_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.11238
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.188504
cap "hgu_cdac_sw_buffer_1.x4.A" "a_13016_1868#" 0.0109611
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3007_2556#" 0.0375117
cap "a_11853_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 188.618
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.961146
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.184815
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x12.X" 0.364325
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 965.845
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12626_6262#" 0.0357833
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 388.494
cap "a_18224_5316#" "a_18505_5310#" 155.321
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_tah_0.sw_n" 1.07105
cap "a_6516_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.673435
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x4.x14.X" 1.13252
cap "a_9244_12263#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.828649
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.d<6>" 84.3961
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_6936_7824#" 0.000288543
cap "hgu_cdac_half_1.db<0>" "a_n7390_7871#" 0.0823521
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1222_1868#" 0.0257717
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.157359
cap "a_18973_4644#" "a_19460_4644#" 269.85
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 1.1926
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.0291398
cap "a_11388_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.40505
cap "a_8478_6951#" "a_7771_6925#" 96.845
cap "a_1920_2150#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.676867
cap "a_n7047_12137#" "hgu_cdac_half_1.d<2>" 0.0771263
cap "a_4979_7798#" "a_5183_7798#" 116.949
cap "a_4978_8098#" "a_5451_8008#" 155.321
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6830_7824#" 109.537
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 98.3012
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x19.Q" 1.75803
cap "a_14017_1453#" "a_13067_1331#" 0.0201739
cap "a_1752_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 413.42
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0104045
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16799_5632#" 3.74855
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x28.Q" 0.458171
cap "a_n197_1545#" "a_n130_1153#" 0.946053
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8423_2883#" 6.87887
cap "a_6300_1179#" "hgu_cdac_half_0.d<1>" 0.0542822
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3007_2556#" 1.19932
cap "a_4425_8879#" "a_4533_8513#" 8.11912
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14404_2136#" 2.71368
cap "a_4141_1347#" "a_4068_1842#" 0.1006
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "a_1454_6950#" 0.142229
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4979_7798#" 46.8074
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.d<6>" 363.997
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x4.x25.Q" 0.442965
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_sw_buffer_3.x9.X" 0.0381261
cap "a_8006_8795#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.020178
cap "a_6724_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 110.155
cap "a_10771_1153#" "a_11102_2530#" 0.00567281
cap "a_3802_1868#" "a_4002_1868#" 0.380639
cap "a_9676_6925#" "a_9382_6925#" 198.527
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13263_8513#" 179.849
cap "a_12012_2136#" "a_11538_1842#" 264.899
cap "a_4654_1153#" "hgu_cdac_half_0.db<0>" 0.119831
cap "a_20167_5326#" "a_19460_5284#" 96.845
cap "a_6842_1153#" "a_4450_1153#" 0.133004
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18973_6790#" 0.0743684
cap "hgu_sarlogic_flat_0.x3.x1.X" "a_1178_6950#" 0.187148
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6900_7317#" 0.8491
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 1.19366
cap "a_n7022_10886#" "hgu_cdac_half_1.d<1>" 0.0208456
cap "a_4587_1545#" "hgu_sarlogic_flat_0.x4.x24.Q_N" 0.0357233
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11084_1179#" 0.00311769
cap "a_12044_1461#" "hgu_cdac_half_1.db<1>" 0.00642452
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8288_6078#" 108.788
cap "a_11084_1179#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0139156
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3302_6078#" 0.153783
cap "a_n6526_6819#" "a_n4479_7727#" 0.728226
cap "a_n55304_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 0.361166
cap "a_6318_2530#" "hgu_sarlogic_flat_0.x3.x36.Q" 248.604
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13709_1347#" 0.0473199
cap "a_n964_n464#" "hgu_cdac_sw_buffer_0.x11.A" 0.558714
cap "hgu_sarlogic_flat_0.x4.x2.A" "hgu_cdac_half_1.db<1>" 0.507293
cap "a_n55204_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 350.109
cap "a_9676_6925#" "a_9383_8487#" 0.0075673
cap "a_15666_6596#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.564013
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x5.Q" 76.828
cap "a_11937_2234#" "a_11538_1842#" 0.940588
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 1.67554
cap "a_11388_1868#" "a_11070_2234#" 24.999
cap "a_9574_1179#" "a_9234_1153#" 0.0603549
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.0220635
cap "a_10771_1153#" "a_9233_1453#" 0.614623
cap "hgu_tah_0.sw" "a_546_11738#" 0.136414
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9523_8513#" 0.235433
cap "a_n53014_7459#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 0.230041
cap "a_9697_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0114378
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.x3.x36.Q" 0.460271
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00196845
cap "a_8925_1347#" "a_6842_1153#" 0.00166562
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_192_10793#" 60.6732
cap "a_10235_8008#" "a_8909_7798#" 0.000469545
cap "a_7305_6444#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0119375
cap "hgu_tah_0.tah_vn" "a_n4479_7727#" 0.233867
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_9523_8513#" 0.939815
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6887_14037#" 0.457983
cap "a_4144_8513#" "a_4739_8513#" 1.18465
cap "a_12733_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 195.87
cap "a_13182_1868#" "hgu_cdac_half_1.d<0>" 0.0184995
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[1].Q" 71.3655
cap "a_n3387_7727#" "a_n3049_7252#" 2.05609
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4922_1363#" 9.38205
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.db<0>" 0.742385
cap "a_9116_8513#" "a_8928_8513#" 161.804
cap "a_n871_7253#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0483805
cap "a_9234_1153#" "hgu_cdac_half_0.d<0>" 0.0472035
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 15.1965
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 0.122471
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18224_6596#" 0.101121
cap "a_2285_2234#" "a_1516_1179#" 0.35913
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x3.x6.X" 0.0161114
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_cdac_half_0.d<1>" 0.0435491
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x9.X" 4.58801
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.d<2>" 34.4336
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0239266
cap "a_n3387_7727#" "hgu_cdac_sw_buffer_3.x7.X" 3.50264
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x7.X" 0.676934
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.0857402
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x7.X" 23.6541
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.909009
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x17.X" 494.923
cap "a_n55487_7371#" "a_n55391_7657#" 0.465119
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x2.A" 0.254293
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 2265.27
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1886_14958#" 270.524
cap "a_7370_6052#" "a_9762_6052#" 1.75954
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6956_1179#" 0.520266
cap "a_16799_4670#" "a_15832_4670#" 1.25671
cap "a_9234_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.289978
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 27.5452
cap "hgu_cdac_sw_buffer_1.x11.A" "a_n1158_n1744#" 4.70866
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x27.Q" 33.9935
cap "a_18058_6596#" "a_15666_6596#" 1.75954
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11719_6078#" 0.0378064
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 261.321
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16531_6232#" 12.3688
cap "a_825_11360#" "a_611_11594#" 10.4326
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.267085
cap "a_3499_1331#" "a_4450_1153#" 0.00986741
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_52_2136#" 8.6425
cap "m1_n1268_3183#" "a_1105_2708#" 0.196931
cap "a_9327_6078#" "a_9697_6078#" 0.0411078
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x9.Y" 96.9159
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0165471
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.0118569
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n334_1153#" 0.923437
cap "a_1942_n460#" "a_1203_1153#" 0.0200885
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_8813_6052#" 0.0337527
cap "a_n1336_1868#" "a_n1287_2708#" 0.532119
cap "a_n7760_6349#" "hgu_cdac_sw_buffer_3.x9.X" 0.748351
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "a_15953_11987#" 9.59031
cap "a_1820_1868#" "a_1056_1868#" 1.34244
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_cdac_half_1.db<0>" 0.0360368
cap "hgu_cdac_sw_buffer_0.x11.A" "a_n1240_n1104#" 240.364
cap "a_6318_2530#" "a_6460_1842#" 0.0876016
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n2773_7252#" 0.0112564
cap "a_10978_1868#" "hgu_cdac_half_1.db<1>" 5.96275
cap "a_6925_2150#" "a_6460_1842#" 0.946053
cap "a_342_11726#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.170642
cap "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.208864
cap "a_8852_1842#" "a_9461_2234#" 1.89299
cap "hgu_comp_flat_0.RS_n" "a_n7390_7871#" 21.2325
cap "hgu_tah_0.sw_n" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 19.6914
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10771_1153#" 0.590043
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x7.X" 0.144047
cap "a_9115_6951#" "a_9208_7317#" 36.6828
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4893_8487#" 458.693
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_394_2883#" 84.2638
cap "a_14734_1545#" "a_14935_1179#" 0.898742
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18505_6316#" 0.0134023
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18058_4670#" 0.131807
cap "a_1164_n241#" "a_1107_1331#" 0.0321074
cap "a_15666_6596#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.00376105
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0469123
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_18058_6596#" 0.410015
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x27.Q_N" 934.279
cap "hgu_cdac_half_0.db<1>" "a_8283_1331#" 0.0693835
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.15664
cap "a_8814_7798#" "a_8762_8513#" 0.60413
cap "a_16041_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 0.852074
cap "hgu_cdac_half_1.d<0>" "m1_n1268_3183#" 32.9
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_11861#" 1.95981
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x4.x15.X" 0.00153252
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 144.34
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n53930_7835#" 54.1047
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 439.019
cap "a_14358_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.0603
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.329301
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_2790_6052#" 0.00863708
cap "a_2790_6052#" "a_2036_7824#" 1.19304
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4836_2136#" 3.56125
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19286_5950#" 35.222
cap "a_192_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.052162
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 6.27859
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0199264
cap "a_n412_n464#" "hgu_cdac_sw_buffer_0.x3.A" 4.84648
cap "a_14017_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "m1_n1268_3183#" "a_3926_2530#" 0.226118
cap "m1_n1268_3395#" "a_4922_2883#" 0.104233
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_1.x4.A" 0.0887979
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_3314_11461#" 8.87454
cap "a_3841_14098#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.99313
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 613.225
cap "a_1056_1868#" "a_1676_1842#" 149.185
cap "a_11301_7798#" "a_11507_6951#" 0.244253
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0125726
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_1.x5.A" 0.0434338
cap "a_11915_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.945615
cap "a_4868_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 13.2194
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3448_1868#" 137.449
cap "a_7228_2136#" "a_7316_2883#" 0.545368
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x8.X" 0.0135157
cap "a_16448_15176#" "a_16448_14835#" 12.1079
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_half_0.d<1>" 0.126153
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.0191503
cap "a_7069_2234#" "a_6925_2150#" 4.12335
cap "a_1390_n460#" "a_1196_n1740#" 0.0415972
cap "hgu_cdac_sw_buffer_1.x3.A" "a_10771_1153#" 0.176077
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 1.19199
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_0.x6.X" 339.303
cap "a_19460_6564#" "a_19395_6968#" 0.0419646
cap "a_11830_1153#" "hgu_cdac_half_0.d<0>" 0.0393766
cap "a_11601_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 4.70712
cap "a_5557_1868#" "a_5176_2883#" 0.583522
cap "a_9222_7824#" "a_10681_7824#" 0.00082349
cap "a_n447_11350#" "hgu_cdac_half_1.d<0>" 0.0164473
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.d<6>" 61.8188
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.0763376
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_0.d<1>" 1.1909
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_1.x4.A" 0.0537347
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x5.Q" 419.324
cap "hgu_sarlogic_flat_0.x1.x4.OUT" "a_n1149_11676#" 151.004
cap "a_5614_8795#" "a_3978_8513#" 0.124974
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4913_6078#" 0.0501704
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6286_2234#" 0.070317
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18679_5284#" 2.69549
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_11987#" 1.29601
cap "a_11319_6951#" "a_12467_7317#" 0.213477
cap "hgu_cdac_half_1.d<1>" "a_n595_7253#" 6.50842
cap "a_2774_1179#" "a_2530_1363#" 8.06792
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_sw_buffer_2.x11.A" 0.117971
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3841_14374#" 0.0665474
cap "a_12154_8098#" "a_12626_6262#" 0.00644591
cap "a_5840_1868#" "a_7046_1153#" 2.03913
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_3929_14788#" 0.0216253
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x8.X" 0.0171202
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_1.x4.A" 0.0611112
cap "a_7131_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0124073
cap "a_9461_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_cdac_sw_buffer_1.x9.A" 0.191708
cap "a_13636_1842#" "a_13546_2234#" 0.0668742
cap "a_1732_6052#" "a_2245_6360#" 9.45283
cap "a_3326_3698#" "hgu_cdac_half_1.db<1>" 0.263586
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_3929_14374#" 0.852074
cap "a_11830_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.245669
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.db<2>" 305.317
cap "a_13262_6951#" "a_12155_7798#" 0.471572
cap "a_n472_2150#" "a_n1170_1868#" 2.75572
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.328679
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8087_7824#" 0.00284773
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x11.X" 0.721308
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 2.28094
cap "hgu_cdac_sw_buffer_1.x4.A" "a_2820_n241#" 0.0662311
cap "a_12089_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0120042
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12089_6078#" 0.0337993
cap "a_5396_6360#" "hgu_sarlogic_flat_0.x3.x7.X" 0.693939
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0603444
cap "a_6817_8879#" "a_6990_6925#" 0.00351606
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 1.38078
cap "a_9901_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0747364
cap "a_1942_n460#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12239_7233#" 2.03262
cap "a_8908_6052#" "a_7369_6352#" 0.342334
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00639149
cap "a_2199_15136#" "a_1886_14958#" 119.399
cap "a_4143_6951#" "a_5379_6925#" 26.4286
cap "a_2195_1545#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0276301
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x12.X" 0.124985
cap "a_12359_7798#" "a_12556_8487#" 0.443727
cap "a_n1334_3698#" "a_n1287_2708#" 0.0159563
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 3.07258
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 80.7453
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x54.Q_N" 123.549
cap "a_4437_6078#" "a_5450_6262#" 63.2838
cap "a_1164_n241#" "hgu_cdac_sw_buffer_1.x11.A" 0.320323
cap "a_3894_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.000241482
cap "a_13476_1179#" "hgu_sarlogic_flat_0.x4.x20.X" 2.00425
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.067368
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11488_2150#" 1.3766
cap "a_9463_6052#" "a_9901_6078#" 2.76336
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "a_n55304_6595#" 223.707
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0994406
cap "a_n2025_7088#" "hgu_cdac_sw_buffer_2.x9.X" 2.4978
cap "a_8281_2708#" "a_8423_2556#" 7.83272
cap "a_4893_8487#" "a_5496_8513#" 55.1903
cap "a_1716_n241#" "hgu_cdac_half_0.d<1>" 0.19842
cap "a_1390_n460#" "hgu_cdac_sw_buffer_1.x5.X" 0.0106341
cap "a_12359_7798#" "a_12154_8098#" 153.051
cap "a_3841_14374#" "a_4001_14512#" 38.8042
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" "a_n54850_7371#" 153.424
cap "a_n4203_7087#" "hgu_cdac_sw_buffer_3.x9.X" 2.4978
cap "a_11300_6052#" "a_11856_7798#" 0.000130029
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.688023
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9626_7233#" 0.290758
cap "a_1164_n241#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0629185
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" 199.365
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "a_n54567_7835#" 1.20262
cap "a_8761_6951#" "a_9762_8098#" 0.0649894
cap "a_8927_6951#" "a_9464_7798#" 0.0106684
cap "hgu_comp_flat_0.RS_n" "a_n7660_7467#" 0.188265
cap "hgu_cdac_half_1.d<1>" "a_3326_3698#" 0.083033
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n424_3698#" 34.6902
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.00417484
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.162173
cap "a_5891_1331#" "hgu_cdac_half_0.d<0>" 0.0176576
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 18.9326
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 448.178
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 1.26849
cap "a_9677_8487#" "a_9676_6925#" 1.20801
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9900_8190#" 16.2764
cap "a_n7047_12137#" "hgu_cdac_half_1.d<6>" 0.0511621
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 26.166
cap "a_3448_1868#" "hgu_sarlogic_flat_0.x4.x27.X" 0.00262739
cap "a_3165_1868#" "a_1970_1842#" 0.572601
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0738837
cap "a_4679_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "hgu_cdac_sw_buffer_1.x9.X" "a_1942_n460#" 0.0147307
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.0344365
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 1166.2
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.347971
cap "a_7598_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0672432
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_20464_8538#" 1.69257
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_17775_5326#" 42.9684
cap "a_18973_6790#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 5.52759
cap "a_9317_2150#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0277187
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_7046_1153#" 0.0404474
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.db<4>" 7651.87
cap "hgu_sarlogic_flat_0.x5.x2.x7.floating" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 1181.8
cap "a_9209_8879#" "a_9116_8513#" 36.6828
cap "a_9222_7824#" "a_9676_6925#" 0.0332764
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14746_2883#" 318.273
cap "a_9706_1363#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0530342
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8740_2883#" 0.26268
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16088_10322#" 8.32117
cap "a_5891_1331#" "hgu_cdac_sw_buffer_0.x6.A" 0.116246
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_10681_7824#" 2.58994
cap "a_n1749_7728#" "a_n2301_7728#" 0.60488
cap "a_5557_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.00203599
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18923_6232#" 10.1789
cap "a_8283_1331#" "a_8692_1179#" 0.0424254
cap "a_3929_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.13648
cap "a_407_11578#" "a_1019_10793#" 0.370712
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "a_15953_11987#" 32.0043
cap "a_18505_6590#" "a_18973_6790#" 63.2838
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.402246
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00943925
cap "a_13636_1842#" "hgu_cdac_half_1.d<1>" 0.0764151
cap "a_4979_7798#" "a_5380_8487#" 1.69106
cap "a_4978_8098#" "a_5206_8513#" 0.019576
cap "a_4922_1363#" "hgu_cdac_sw_buffer_1.x4.A" 0.0334032
cap "a_1993_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.168306
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 2708.95
cap "a_8398_1868#" "hgu_cdac_half_0.db<0>" 0.0184057
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 5.51228
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.db<1>" 15982.4
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0494863
cap "a_2057_1453#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0577851
cap "a_9116_8513#" "a_8909_7798#" 0.343584
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0592055
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 787.553
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_9962_2883#" 0.77823
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10673_2708#" 0.496892
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 4.6168
cap "a_16581_5510#" "a_16752_5310#" 6.51542
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_14726_8215#" 0.180877
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n130_1153#" 0.251008
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.143092
cap "a_2262_1153#" "a_2268_n241#" 0.680624
cap "a_7759_1179#" "a_6842_1153#" 188.605
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1390_n460#" 4.6802
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 179.494
cap "a_1945_10648#" "a_192_10793#" 0.0100739
cap "a_9146_1842#" "hgu_cdac_half_0.d<1>" 4.55663e-05
cap "hgu_cdac_half_1.db<3>" "a_n6676_7789#" 0.0712807
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 10.4816
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.125718
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_19460_5924#" 0.129124
cap "a_9438_1153#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.92132
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6829_6078#" 0.57723
cap "a_n890_2234#" "a_n716_1842#" 206.408
cap "a_n422_1842#" "a_n1170_1868#" 125.516
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14566_7525#" 1.25275
cap "a_5206_8513#" "a_5315_8513#" 7.07352
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_14175#" 1.29601
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16894_4670#" 0.0826681
cap "hgu_sarlogic_flat_0.x1.x3.X" "a_334_10641#" 0.616142
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x25.Q" 26.2543
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 44.0035
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00322251
cap "a_8087_8190#" "hgu_sarlogic_flat_0.x3.x4.X" 0.914511
cap "a_11154_8513#" "a_12381_6951#" 0.00475837
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 26.9375
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x3.Y" 3.92034
cap "a_n54752_8227#" "a_n54754_7657#" 3.57751
cap "a_7772_8487#" "a_7597_6951#" 1.32534e-05
cap "a_342_11360#" "a_n1149_11335#" 0.0238129
cap "a_1382_10641#" "hgu_sarlogic_flat_0.x1.x8.S" 0.240997
cap "a_18224_6596#" "a_18505_6590#" 155.321
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 9.86745
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 4.44572
cap "a_18505_6316#" "a_18505_5310#" 4.51052
cap "a_18679_5924#" "a_18973_5510#" 0.06093
cap "a_12566_2883#" "hgu_sarlogic_flat_0.x3.x63.CLK" 1.66267
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.d<6>" 33.177
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16287_5924#" 13.3964
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 4.54824e-05
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 183.151
cap "hgu_cdac_sw_buffer_3.x12.X" "a_n3325_7252#" 2.5343
cap "a_10279_6951#" "a_9989_6951#" 28.1914
cap "m1_n1268_3183#" "a_9708_2883#" 0.226118
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6925_2150#" 0.0093819
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 183.636
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_19286_5688#" 0.226599
cap "a_19372_5310#" "a_19460_5284#" 0.0771193
cap "a_12789_7233#" "hgu_sarlogic_flat_0.x3.x66.Q_N" 0.020178
cap "a_16894_4670#" "a_16581_4644#" 123.94
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" "hgu_tah_0.vin" 45.5651
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n204_1868#" 7.01734
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.db<0>" 20267.6
cap "a_10341_1868#" "a_9962_2883#" 0.590437
cap "a_n7047_11861#" "hgu_cdac_half_1.d<2>" 0.0771263
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 441.107
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0825014
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x4.x19.Q" 72.9458
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_8761_6951#" 0.148995
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.169228
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8423_2883#" 1.04653
cap "a_13476_1179#" "a_13667_1461#" 0.330211
cap "a_4679_6052#" "a_4424_7317#" 0.0240736
cap "a_4977_6352#" "a_4598_6925#" 0.268129
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x51.Q" 29.1648
cap "a_n53551_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0131621
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_half_1.db<1>" 0.0829805
cap "a_7046_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 2.02112
cap "hgu_sarlogic_flat_0.x5.x2.x7.SW" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 169.816
cap "hgu_cdac_half_1.db<3>" "a_n7760_6349#" 0.415759
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0207359
cap "a_12352_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 115.154
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x12.X" 0.000933792
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_2988_8487#" 0.900231
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9762_8098#" 1.17629
cap "a_n1145_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.863679
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 0.000394936
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.x2.floating" 0.59909
cap "a_4914_8190#" "a_4125_7798#" 0.0771193
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_9762_8098#" 9.58399
cap "a_19576_5950#" "a_18973_5510#" 0.141337
cap "a_16197_6590#" "a_16287_6564#" 0.0668742
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.Q_N" 458.307
cap "hgu_cdac_sw_buffer_1.x9.A" "a_3614_1868#" 0.0166258
cap "a_8678_2234#" "hgu_cdac_sw_buffer_1.x9.A" 0.000160685
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16894_5688#" 0.0608993
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_1.x2.X" 18565.4
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_1.x6.X" 75.0584
cap "a_14148_1868#" "a_13780_1868#" 0.333727
cap "a_n6526_6819#" "hgu_comp_flat_0.comp_outn" 4.80578
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9676_6925#" 0.130728
cap "a_10871_8513#" "a_10163_6925#" 0.0319019
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x1.x8.S" 1.79468
cap "a_2057_1453#" "hgu_cdac_sw_buffer_0.x3.A" 0.745959
cap "a_17003_5950#" "a_16427_5950#" 0.00245718
cap "a_6516_6052#" "a_7029_6360#" 9.45283
cap "a_5451_8008#" "a_4892_6925#" 0.170747
cap "a_5183_7798#" "a_5379_6925#" 0.24699
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7706_6951#" 0.0092837
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 0.615198
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6990_6925#" 194.021
cap "a_2584_1868#" "a_2444_2136#" 38.2644
cap "a_n6526_6819#" "hgu_cdac_sw_buffer_3.x11.A" 0.122955
cap "a_4437_6078#" "a_4424_7317#" 0.171184
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_7771_6925#" 0.00640449
cap "a_3866_15625#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 70.2445
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 2731.6
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16531_6232#" 0.0506011
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 7.31603
cap "hgu_tah_0.tah_vn" "hgu_comp_flat_0.comp_outn" 6.06096
cap "a_n3877_7252#" "hgu_sarlogic_flat_0.x4.x21.Q" 205.843
cap "a_7370_6052#" "a_4977_6352#" 0.00290076
cap "hgu_cdac_sw_buffer_1.x4.A" "a_3448_1868#" 0.0109611
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 703.328
cap "a_9438_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_11268#" 707.462
cap "a_4508_7317#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.9425
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.db<4>" 24.7404
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 158.925
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_3.x11.A" 0.00816201
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9523_8513#" 0.724542
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.00164287
cap "a_3866_15901#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.276178
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 1.95525
cap "hgu_cdac_sw_buffer_0.x6.A" "a_13016_1868#" 0.0278414
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_sw_buffer_0.x3.A" 0.468981
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5379_6925#" 117.062
cap "a_10235_8008#" "a_11301_7798#" 0.00798209
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_382_1545#" 4.23772
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_3639_2556#" 0.754393
cap "a_3977_6951#" "a_4738_6951#" 0.0603549
cap "a_13476_1179#" "hgu_cdac_sw_buffer_1.x3.A" 0.0984959
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.0712335
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 9.95913
cap "a_4922_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00910699
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 30.3453
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_6536_8513#" 0.0390894
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14490_1363#" 4.26946
cap "a_16531_6590#" "a_15666_6596#" 2.75572
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 13.2541
cap "a_16197_6590#" "a_15832_6596#" 0.0445002
cap "a_18058_5316#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.120282
cap "a_8761_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.576694
cap "a_4680_7798#" "a_4143_6951#" 0.0106684
cap "a_2451_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.349105
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14566_7525#" 0.142935
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_2988_8487#" 0.0511035
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_sarlogic_flat_0.x4.x5.Q_N" 144.61
cap "a_15832_4670#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.0366714
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "hgu_cdac_half_1.db<1>" 7.21732
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.00647533
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 98.0188
cap "a_1622_1179#" "a_1516_1179#" 52.6208
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16531_5310#" 12.4601
cap "a_7153_2234#" "a_5840_1868#" 0.213477
cap "hgu_cdac_half_1.d<2>" "a_n6676_7789#" 0.0133614
cap "a_1732_6052#" "hgu_tah_0.sw_n" 0.45985
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16113_6590#" 1.47917
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 103.235
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.206315
cap "hgu_sarlogic_flat_0.x5.x2.x10.A" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 29.237
cap "a_n685_1461#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0198087
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n335_1453#" 245.209
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_6369_6951#" 0.00885244
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16980_5310#" 0.0617664
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.958161
cap "hgu_cdac_half_1.d<3>" "a_n6934_10472#" 0.00981939
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16197_6590#" 0.441226
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4677_2234#" 0.1759
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 41.6435
cap "a_n422_1842#" "a_52_2136#" 264.899
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x12.X" 0.117879
cap "hgu_tah_0.sw" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2.0047
cap "a_10771_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.128407
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x10.Y" 0.039122
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7371_7798#" 0.31999
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 1.3355
cap "a_3058_6262#" "a_2926_6078#" 25.8462
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n7047_12413#" 4.09158
cap "a_1203_1153#" "hgu_cdac_sw_buffer_0.x5.A" 0.398889
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12358_6052#" 0.460591
cap "a_5840_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.0109611
cap "hgu_cdac_half_1.db<2>" "a_n1699_7253#" 0.00795782
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 7.31296
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5896_6078#" 109.117
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0614971
cap "a_4029_6052#" "a_4977_6352#" 0.00965469
cap "hgu_cdac_half_1.d<6>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00426216
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.20258
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2586_6052#" 855.926
cap "a_n54284_7835#" "a_n54471_7657#" 159.581
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" "a_n54567_7835#" 0.653381
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_sw_buffer_3.x11.X" 65.3282
cap "hgu_cdac_sw_buffer_1.x4.A" "a_13067_1331#" 0.0314257
cap "a_6723_6951#" "a_6535_6951#" 162.977
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0285767
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_13524_2883#" 0.525857
cap "a_13163_1153#" "a_11317_1347#" 0.00185991
cap "a_n716_1842#" "a_n643_1347#" 0.1006
cap "hgu_cdac_half_1.d<2>" "a_n7760_6349#" 0.170542
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 6.68098
cap "a_10771_1153#" "a_10624_1868#" 1.75801
cap "hgu_cdac_half_0.d<1>" "a_6006_1868#" 0.000888543
cap "a_747_11682#" "a_406_11482#" 1.18465
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00885244
cap "a_11774_6925#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 193.788
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1203_1153#" 0.67795
cap "a_9379_10874#" "a_9379_10598#" 31.6127
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.x66.CLK" 422.092
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.371818
cap "a_466_n245#" "hgu_cdac_sw_buffer_1.x11.VPWR" 1.9363
cap "a_10280_8513#" "a_9677_8487#" 55.1903
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 26.157
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6754_1842#" 0.217221
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0828877
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11915_8513#" 0.724542
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 347.84
cap "a_18973_5924#" "a_18973_5510#" 10.7452
cap "a_18224_5316#" "a_19286_5950#" 0.09028
cap "hgu_cdac_sw_buffer_0.x6.A" "a_52_2136#" 0.0474233
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x4.OUT" 15.4084
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_10234_6262#" 181.097
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_sw_buffer_3.x9.X" 0.174268
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.194574
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7314_1363#" 0.278801
cap "a_322_2883#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.571776
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" "a_583_1179#" 14.4029
cap "hgu_cdac_sw_buffer_0.x8.X" "hgu_cdac_sw_buffer_0.x5.X" 0.00796545
cap "hgu_cdac_half_1.d<3>" "a_n6934_10748#" 0.00981939
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "hgu_sarlogic_flat_0.x5.x1[3].Q_N" 25.7042
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x6.X" 0.0324358
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_cdac_half_1.d<0>" 55.5111
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x5.Q" 28.7068
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 0.171574
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_0.db<1>" 0.576286
cap "a_3595_1153#" "a_4068_1842#" 0.436887
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 0.00957561
cap "a_4362_1842#" "a_4141_1347#" 0.345539
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16894_6968#" 0.214989
cap "a_13207_2556#" "hgu_sarlogic_flat_0.x4.x18.X" 0.821162
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_11601_8879#" 1.34937
cap "a_10790_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 722.065
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1586_8513#" 900.953
cap "a_12152_1868#" "a_12098_2883#" 0.019156
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 160.264
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x13.X" 0.163096
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.0342655
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 164.138
cap "a_9234_1153#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00048323
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_19144_4952#" 6.2681
cap "a_6535_6951#" "a_6936_7824#" 0.00404346
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_13163_1153#" 134.494
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.00385267
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x6.A1" 625.831
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.00194484
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.00473692
cap "a_9348_1179#" "a_9233_1453#" 2.71589
cap "a_7228_2136#" "hgu_cdac_half_0.d<1>" 0.000410097
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_sarlogic_flat_0.x3.x5.X" 0.342993
cap "hgu_cdac_half_1.d<0>" "a_16581_4644#" 0.0365353
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.0982832
cap "a_16752_4952#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.274551
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5950#" 507.149
cap "a_6031_2883#" "a_5889_2708#" 5.57222
cap "a_n4429_7252#" "hgu_cdac_sw_buffer_3.x1.A" 1.25725
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 270.224
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_half_0.d<0>" 0.0156581
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x9.X" 0.0251026
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x10.X" 0.0647258
cap "a_n422_1842#" "hgu_cdac_sw_buffer_0.x4.A" 0.0135985
cap "a_12098_2883#" "hgu_sarlogic_flat_0.x4.x18.X" 0.00944015
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4332_8513#" 0.191782
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8087_7824#" 0.640315
cap "a_12358_6052#" "a_12381_6951#" 0.103336
cap "a_12626_6262#" "a_12555_6925#" 0.00166248
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x10.A" 5.04414
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9463_6052#" 1.7885
cap "a_3504_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 157.372
cap "a_10235_8008#" "a_9761_6352#" 0.000602417
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_19286_4670#" 0.121871
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_sarlogic_flat_0.x3.x51.Q" 0.967704
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1502_2234#" 222.299
cap "a_15666_5950#" "a_16113_6590#" 0.0812733
cap "a_8908_6052#" "a_9522_6951#" 0.0460462
cap "a_4141_1347#" "a_4014_1179#" 25.6382
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_n3325_7252#" 0.150211
cap "a_n3049_7252#" "hgu_sarlogic_flat_0.x4.x24.Q" 32.622
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "a_11190_1179#" 3.34417
cap "hgu_cdac_half_1.d<1>" "a_n1149_11335#" 0.00431252
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.029772
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18923_6232#" 2.91335
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 9.59031
cap "a_10790_1868#" "a_11070_2234#" 149.675
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x51.CLK" 34.3485
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x6.A" 7463.92
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x8.S" 37.2521
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_half_0.d<0>" 0.0103799
cap "a_9620_2136#" "hgu_cdac_half_0.db<0>" 0.0385227
cap "a_2914_9360#" "a_1752_8513#" 0.308285
cap "a_1863_9386#" "a_2207_8487#" 1.85563
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x1.x8.S" 0.238883
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_7314_1363#" 0.0665623
cap "a_4680_7798#" "a_5183_7798#" 1.87354
cap "a_n53930_7371#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 38.3269
cap "a_4438_7824#" "a_5451_8008#" 63.2838
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.00706702
cap "a_9234_1153#" "a_10675_1331#" 0.539343
cap "a_4124_6052#" "a_4331_6951#" 0.202112
cap "a_4437_6078#" "a_5205_6951#" 0.217103
cap "a_12098_1363#" "a_11853_2234#" 0.015096
cap "a_108_11334#" "a_n28_11682#" 28.1914
cap "a_11814_8106#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.06036
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0896169
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_half_0.d<0>" 0.0350741
cap "a_12627_8008#" "hgu_sarlogic_flat_0.x3.x36.Q" 2.13015
cap "a_n7047_11861#" "hgu_cdac_half_1.d<6>" 0.0511621
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.0630133
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x4.X" 8.72847
cap "a_2820_n241#" "hgu_cdac_half_0.d<0>" 1.19857
cap "a_8852_1842#" "a_8762_2234#" 0.0668742
cap "a_n1240_n1104#" "a_n688_n1104#" 0.60488
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x6.A" 7543.53
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_4670#" 190.019
cap "a_14490_1363#" "a_13930_1842#" 0.269695
cap "a_9620_2136#" "a_9706_1363#" 0.000452706
cap "a_11600_7317#" "a_11775_8487#" 1.32534e-05
cap "a_12359_7798#" "a_12555_6925#" 0.24699
cap "a_7130_6951#" "a_6516_6052#" 0.0460462
cap "a_9461_2234#" "a_9438_1153#" 0.186138
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2026.24
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0798595
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 236.228
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14661_2150#" 0.401915
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.123258
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2560.52
cap "a_9761_6352#" "a_10478_6444#" 0.0445002
cap "a_6086_6951#" "a_4892_6925#" 0.603924
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "a_5379_6925#" 123.549
cap "a_3841_13822#" "a_3841_14098#" 31.6127
cap "a_1752_8513#" "a_2501_8487#" 132.368
cap "a_15832_6596#" "a_15832_5950#" 9.90262
cap "a_4332_8513#" "a_4509_8879#" 0.893863
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_3504_6078#" 0.0133968
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0627627
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9348_1179#" 0.521193
cap "a_n86_n245#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.00918768
cap "a_1410_1868#" "a_1610_1868#" 0.380639
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x5.A" 4.39824
cap "a_1114_n1100#" "a_1666_n1100#" 0.60488
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_cdac_sw_buffer_0.x6.A" 0.228688
cap "a_12090_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 0.0815326
cap "a_9706_1363#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00278699
cap "hgu_cdac_sw_buffer_1.x12.X" "a_2057_1453#" 0.0717043
cap "a_10280_8513#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.274957
cap "a_n53551_7657#" "a_n53834_7657#" 14.4561
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10479_8190#" 4.20177
cap "hgu_cdac_half_1.db<0>" "a_4679_6052#" 0.00923252
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_0.x3.A" 0.0440811
cap "a_2820_n241#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13953_1179#" 0.0366928
cap "a_7772_8487#" "a_8928_8513#" 0.264291
cap "a_2398_1179#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0981234
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "a_9950_1179#" 0.0694059
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_11132_2883#" 0.525857
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_8927_6951#" 0.387853
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 10014.7
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_2373_14732#" 2.55077
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x9.Y" 0.103191
cap "a_12490_6951#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.167971
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1222_1868#" 0.0166258
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9652_1461#" 0.951716
cap "a_16799_5950#" "a_15832_5950#" 1.25671
cap "a_16221_5688#" "a_16113_5310#" 8.11912
cap "hgu_tah_0.sw" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 520.704
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n54752_8227#" 1.16998
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 0.235929
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3004_6360#" 0.286444
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13709_1347#" 0.000865331
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4679_6052#" 1.77864
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_4977_6352#" 108.801
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0194979
cap "a_9461_2234#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0328048
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "a_n55304_8227#" 8.83376
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x3.Y" 1.15405
cap "a_10023_11664#" "a_10023_11461#" 12.1079
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x4.X" 1.32431
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x4.A" 0.0185069
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15832_5950#" 14.7774
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4449_1453#" 12.8519
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2808_n935#" 0.00302258
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 345.984
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0348232
cap "a_n876_1179#" "a_n716_1842#" 2.59686
cap "a_7503_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.258229
cap "a_17775_5326#" "a_18973_5510#" 0.0537409
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8928_8513#" 0.408491
cap "a_18058_5316#" "a_18505_5310#" 139.717
cap "a_9146_1842#" "a_10790_1868#" 0.0625473
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_0.x5.X" 0.0193413
cap "a_3695_8513#" "a_3783_9360#" 1.33166
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.db<4>" 73.5018
cap "a_6300_1179#" "a_7182_1179#" 9.25861
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 6.30197
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_11855_6052#" 0.0311461
cap "a_11070_2234#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0712092
cap "a_4437_6078#" "hgu_cdac_half_1.db<0>" 0.0289608
cap "a_16581_5924#" "a_17003_5950#" 0.00286714
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n3651_7087#" 5.52331
cap "a_7176_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.19993
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_8798_1179#" 0.478018
cap "a_11830_1153#" "a_12152_1868#" 0.0732459
cap "a_6300_1179#" "a_6286_2234#" 0.262985
cap "a_2287_6052#" "a_2036_7824#" 0.0416457
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_2287_6052#" 0.00431854
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13780_1868#" 38.835
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54754_7657#" 6.70216
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8692_1179#" 373.154
cap "a_4141_1347#" "a_5987_1153#" 0.00185991
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0834679
cap "a_17068_5924#" "a_15832_5950#" 26.4367
cap "a_5380_8487#" "a_5379_6925#" 2.37166
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0351322
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_1146_7824#" 0.232586
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.074924
cap "hgu_cdac_half_1.d<5>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.00604657
cap "a_1056_1868#" "a_n107_2234#" 0.0746361
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x3.A0" 5.35381
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 202.418
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6516_6052#" 0.00141535
cap "a_4922_1363#" "hgu_cdac_half_0.d<0>" 0.0189578
cap "a_1970_1842#" "a_3614_1868#" 0.0625473
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.236554
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x4.x17.X" 0.278801
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53647_7835#" 1.20499
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 688.695
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 2.28213
cap "a_n7047_13623#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 4.09158
cap "hgu_cdac_half_1.d<6>" "a_n6676_7789#" 0.0414014
cap "a_13636_1842#" "a_14018_1153#" 3.22039
cap "a_n53647_7835#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 3.81481
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_12556_8487#" 0.0191179
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.OUT" 397.372
cap "a_4437_6078#" "a_4978_8098#" 0.00019266
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4977_6352#" 568.86
cap "a_13476_1179#" "hgu_cdac_sw_buffer_1.x6.A" 0.0716554
cap "a_3518_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.19556
cap "a_14566_7801#" "hgu_sarlogic_flat_0.x3.x5.X" 1.4038
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_cdac_sw_buffer_3.x11.X" 0.016728
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 3.48868
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 7.42041
cap "hgu_cdac_half_0.db<1>" "a_13930_1842#" 0.0182897
cap "a_11626_1153#" "a_12012_2136#" 0.63508
cap "a_11625_1453#" "a_11853_2234#" 0.00894118
cap "a_4922_1363#" "hgu_cdac_sw_buffer_0.x6.A" 0.120552
cap "a_11153_6951#" "a_9989_6951#" 0.0637992
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0390215
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10575_15901#" 0.638094
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 42976.6
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9762_8098#" 48.0157
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 70.0245
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_9371_1545#" 0.0197045
cap "a_7260_1461#" "a_6842_1153#" 2.75572
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4913_6444#" 4.02318
cap "a_n924_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 5.04367
cap "a_n1145_2556#" "a_n1287_2708#" 7.83272
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7570_2556#" 0.209439
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_8928_8513#" 0.0333024
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00718158
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 1185.94
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0147038
cap "a_13930_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 1.03196
cap "a_8852_1842#" "a_8996_1868#" 69.6746
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.00600797
cap "a_5557_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.441997
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n130_1153#" 0.00992074
cap "hgu_cdac_sw_buffer_0.x11.X" "hgu_cdac_sw_buffer_0.x2.X" 58.1499
cap "a_1942_n460#" "a_1196_n1740#" 0.583515
cap "hgu_cdac_half_1.d<0>" "a_6516_6052#" 0.107039
cap "a_1534_2530#" "a_1502_2234#" 0.454338
cap "a_14544_1868#" "a_14017_1453#" 0.00707399
cap "a_6723_6951#" "a_3977_6951#" 0.00365378
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11774_6925#" 0.0036372
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9146_1842#" 19.1013
cap "a_3977_6951#" "a_4144_8513#" 0.903643
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 134.494
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14101_2150#" 3.09193
cap "hgu_cdac_sw_buffer_1.x9.A" "a_9234_1153#" 0.116854
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.133162
cap "a_13163_1153#" "a_13462_2234#" 0.0870745
cap "hgu_cdac_half_1.d<6>" "a_n7760_6349#" 0.254
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_2532_2883#" 0.0113822
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00331867
cap "hgu_cdac_half_1.db<0>" "a_14018_1153#" 0.00929086
cap "a_6_1179#" "a_n335_1453#" 1.34244
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4677_2234#" 0.0500374
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17302_6232#" 0.0018725
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0557132
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_half_1.db<3>" 120.491
cap "a_4001_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.080526
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 0.803296
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x3.x36.Q" 0.144776
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.972138
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14404_2136#" 147.703
cap "a_11813_6360#" "a_9762_6052#" 0.0405978
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 123.549
cap "a_9221_6078#" "a_10234_6262#" 63.2838
cap "a_1137_14764#" "a_1325_14758#" 163.223
cap "a_1123_11360#" "a_407_11578#" 1.80337
cap "a_1940_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 119.927
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 25.6938
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x3.x51.CLK" 68.1039
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1468_2556#" 1.61534
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.789383
cap "a_n54752_8227#" "a_n54471_7657#" 7.35626
cap "a_18224_6596#" "a_18505_6316#" 0.114499
cap "a_17068_5924#" "a_17302_6232#" 9.45283
cap "a_16581_5924#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 5.52759
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_n424_3698#" 0.482763
cap "a_9761_6352#" "a_10478_6078#" 1.0521
cap "a_n6526_6819#" "a_n7390_7871#" 215.119
cap "a_3614_1868#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.924597
cap "a_4312_2150#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0216392
cap "a_8289_7824#" "a_7772_8487#" 0.422868
cap "a_9761_6352#" "a_10163_6925#" 0.342844
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.0127269
cap "a_16894_5688#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 0.00957561
cap "a_9404_12401#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 1.76562
cap "a_12098_1363#" "hgu_cdac_half_0.d<1>" 0.0215201
cap "a_17068_5284#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 4.5176
cap "a_11625_1453#" "a_12733_1868#" 0.662528
cap "a_2607_14758#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.0067155
cap "a_11709_2150#" "a_11538_1842#" 6.51542
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 5.59945
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 0.0320051
cap "a_18412_5310#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 114.023
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x14.X" 0.00727312
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6754_1842#" 0.0519435
cap "hgu_cdac_sw_buffer_1.x4.A" "a_14017_1453#" 0.116308
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x3.x51.CLK" 1.12944
cap "a_3302_6444#" "a_2585_6352#" 0.0445002
cap "hgu_tah_0.tah_vn" "a_n7390_7871#" 56.3212
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5183_7798#" 0.0393473
cap "a_14661_2150#" "a_13930_1842#" 1.60431
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13462_2234#" 0.00588755
cap "a_n2219_8368#" "a_n4397_8367#" 0.0107447
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6934_10472#" 0.0289591
cap "a_n876_1179#" "a_n107_2234#" 0.35913
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_cdac_half_1.d<3>" 0.00573899
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4836_2136#" 720.752
cap "a_1942_n460#" "hgu_cdac_sw_buffer_1.x5.X" 0.0292286
cap "a_4978_6052#" "a_5117_6078#" 0.256334
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x5.A" 0.0016724
cap "a_n6994_7879#" "a_n7390_7871#" 134.344
cap "a_13065_2708#" "a_13207_2556#" 7.83272
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_8281_2708#" 318.297
cap "a_12358_6052#" "a_12154_6052#" 116.949
cap "a_12626_6262#" "a_12153_6352#" 145.432
cap "a_8232_1868#" "hgu_cdac_half_0.d<1>" 0.000934109
cap "a_n7678_6446#" "a_n7216_6420#" 21.4356
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 0.813293
cap "hgu_sarlogic_flat_0.x5.x1[5].Q" "a_20167_5326#" 76.4213
cap "a_6533_1347#" "a_6841_1453#" 140.295
cap "a_6300_1179#" "a_6842_1153#" 125.365
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_sarlogic_flat_0.x3.x48.Q_N" 1.38226
cap "a_n472_2150#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.676867
cap "a_15953_12539#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 0.0790112
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x4.x17.X" 245.206
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x3.x30.Q" 0.586925
cap "hgu_cdac_sw_buffer_0.x6.A" "a_3448_1868#" 0.0278414
cap "a_2285_2234#" "a_3614_1868#" 0.00363298
cap "a_466_n245#" "a_n334_1153#" 0.0160472
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x4.X" 252.292
cap "a_4362_1842#" "hgu_cdac_half_0.d<1>" 4.55663e-05
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_cdac_half_1.d<3>" 0.0531183
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9115_6951#" 108.788
cap "a_11561_1179#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.167971
cap "a_7182_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 34.1616
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_18058_5950#" 708.179
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_5688#" 363.643
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_sw_buffer_3.x9.X" 0.267338
cap "a_15832_5316#" "a_16531_5310#" 0.245765
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 22.1803
cap "a_4843_8795#" "a_4893_8487#" 0.0121322
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.d<3>" 0.152567
cap "a_6286_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 180.208
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x30.Q" 1110.74
cap "a_9461_2234#" "hgu_cdac_sw_buffer_1.x4.A" 0.000275943
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "a_n55304_8227#" 0.0401501
cap "a_9209_8879#" "a_7772_8487#" 0.00798209
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.0716814
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x21.Q_N" 4.00105
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x9.Y" 0.121849
cap "a_11319_6951#" "a_9676_6925#" 0.188938
cap "a_14654_7801#" "hgu_sarlogic_flat_0.x1.x8.S" 0.242175
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x28.Q" 29.2324
cap "a_12870_6444#" "a_12626_6262#" 9.7173
cap "a_2057_1453#" "a_2786_2883#" 0.000117297
cap "a_7574_6052#" "a_6535_6951#" 1.53521
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9317_2150#" 16.3979
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 152.651
cap "a_11830_1153#" "hgu_cdac_sw_buffer_1.x9.A" 0.0980871
cap "a_13930_1842#" "a_13780_1868#" 9.25861
cap "a_18679_5924#" "a_18412_5950#" 0.0698533
cap "a_12155_7798#" "a_12154_6052#" 0.154741
cap "a_11154_2234#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.00660984
cap "a_7284_6925#" "a_9208_7317#" 0.0438281
cap "hgu_cdac_sw_buffer_1.x7.X" "hgu_cdac_sw_buffer_1.x1.X" 0.00209537
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x11.X" 8.17759
cap "a_n335_1453#" "a_190_n245#" 0.00499051
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9182_1545#" 1.67079
cap "a_1203_1153#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.432933
cap "a_12152_1868#" "a_13016_1868#" 0.108588
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9890_2883#" 0.905485
cap "hgu_cdac_half_1.db<0>" "a_14222_1153#" 0.00992074
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6934_10748#" 0.0289591
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.192218
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16287_4644#" 2.22895
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1942_n460#" 0.0426705
cap "hgu_sarlogic_flat_0.x1.x4.OUT" "hgu_sarlogic_flat_0.x1.x10.Y" 73.3096
cap "a_1146_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 256.174
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "a_n53834_7113#" 13.492
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10234_6262#" 0.0989394
cap "a_10234_6262#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.229998
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_2786_2883#" 0.173643
cap "hgu_tah_0.sw" "a_544_11360#" 0.269101
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.323276
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x4.A" 2.46432
cap "hgu_cdac_sw_buffer_1.x4.X" "a_2268_n241#" 112.438
cap "a_4438_7824#" "a_5206_8513#" 0.376306
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.00439382
cap "a_13067_1331#" "hgu_cdac_half_0.d<0>" 0.0176576
cap "a_3908_1179#" "a_3926_2530#" 0.343514
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_7771_6925#" 0.0331207
cap "a_9522_6951#" "a_9989_6951#" 3.15823
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 32.2255
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_sarlogic_flat_0.x4.x29.Q" 7.12156
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16980_6590#" 0.0875307
cap "a_18412_6590#" "a_18613_6968#" 0.367362
cap "hgu_cdac_sw_buffer_0.x1.X" "hgu_cdac_sw_buffer_0.x3.A" 1.65074
cap "a_n7766_6446#" "hgu_cdac_sw_buffer_3.x9.X" 0.0755581
cap "a_3894_2234#" "hgu_cdac_sw_buffer_1.x9.A" 0.000160685
cap "a_5064_8795#" "a_3978_8513#" 9.07266
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "a_6422_7798#" 1.23077
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0624513
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x22.X" 8.36788
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0257612
cap "a_13016_1868#" "hgu_sarlogic_flat_0.x4.x18.X" 236.139
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.784773
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_16581_5510#" 0.388237
cap "a_16581_4644#" "a_16287_4644#" 198.527
cap "a_5840_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.0278414
cap "a_n472_2150#" "hgu_cdac_sw_buffer_0.x3.A" 0.0180685
cap "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_cdac_half_1.db<1>" 0.0804653
cap "a_9221_6078#" "a_8927_6951#" 0.5938
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7131_8513#" 0.178462
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 4.09158
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x5.x1[2].Q" 43.9698
cap "a_2262_1153#" "a_1056_1868#" 2.03913
cap "a_3314_11461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 265.557
cap "hgu_sarlogic_flat_0.x2.x3.Y" "hgu_sarlogic_flat_0.x3.x5.X" 0.0015782
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 135.773
cap "hgu_cdac_half_1.d<2>" "a_n7047_13899#" 0.0771263
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 341.099
cap "a_5495_6951#" "a_4977_6352#" 0.00505433
cap "a_20464_8538#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.309396
cap "hgu_cdac_sw_buffer_0.x6.A" "a_13067_1331#" 0.116246
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_19144_6590#" 6.26916
cap "a_n7660_7467#" "a_n6526_6819#" 75.8475
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x27.X" 0.101214
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 5619.53
cap "hgu_tah_0.sw_n" "a_1178_6950#" 0.443491
cap "a_12155_7798#" "a_12495_7824#" 0.0603549
cap "a_12359_7798#" "a_12294_7824#" 0.97482
cap "a_2369_2234#" "a_1970_1842#" 0.940588
cap "a_1820_1868#" "a_1502_2234#" 24.999
cap "a_2774_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00570267
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_n1209_7728#" 0.010399
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 7.05983
cap "a_11625_1453#" "hgu_cdac_half_0.d<1>" 0.0750145
cap "a_13636_1842#" "hgu_cdac_half_0.db<0>" 0.00520527
cap "a_13182_1868#" "hgu_cdac_half_0.db<1>" 0.0204547
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6935_6078#" 0.541757
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 9.59031
cap "a_18973_6790#" "a_19460_5924#" 0.0768418
cap "a_19460_6564#" "a_18973_5924#" 0.0768418
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x15.X" 4.57763
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53010_7683#" 0.226599
cap "a_6817_8879#" "a_5380_8487#" 0.00798209
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12467_7317#" 0.439875
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4599_8487#" 0.585716
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x3.x51.Q" 19.023
cap "a_n7660_7467#" "hgu_tah_0.tah_vn" 429.951
cap "a_9574_1179#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.535018
cap "a_4141_1347#" "hgu_cdac_sw_buffer_1.x5.A" 0.0243815
cap "a_n6887_13761#" "a_n6959_13761#" 2.2654
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 1.38078
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7558_1545#" 0.32657
cap "a_5182_6052#" "a_6829_6078#" 0.013201
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n1473_7088#" 0.0125351
cap "a_4978_6052#" "a_7071_6052#" 0.0637992
cap "a_3614_1868#" "a_4677_2234#" 33.3567
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2476_1461#" 0.960663
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 0.116889
cap "a_14101_2150#" "a_13930_1842#" 6.51542
cap "a_9990_8513#" "a_9848_8795#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_5379_6925#" 0.00640449
cap "a_n7660_7467#" "a_n6994_7879#" 7.48748
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.236965
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17775_6606#" 33.3271
cap "a_2104_15080#" "a_1592_14732#" 0.97482
cap "hgu_cdac_sw_buffer_1.x9.A" "a_5891_1331#" 0.0451676
cap "a_1716_n241#" "hgu_cdac_sw_buffer_1.x11.X" 0.00522785
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0139237
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n7022_15426#" 9.95913
cap "a_8232_1868#" "a_8786_1868#" 2.0574
cap "a_5557_1868#" "hgu_cdac_sw_buffer_1.x9.A" 0.00134193
cap "a_3977_6951#" "a_4978_6052#" 0.065159
cap "a_2373_14732#" "a_2308_15136#" 0.0419646
cap "a_8883_1461#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.424976
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.364287
cap "a_n55487_7835#" "a_n55391_7657#" 318.957
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 0.322661
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x27.X" 0.148676
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_cdac_half_0.d<0>" 0.0396163
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_10023_11461#" 2.13669
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x6.A" 0.00386203
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x11.X" 0.310432
cap "hgu_tah_0.sw_n" "a_1945_10648#" 122.507
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.228898
cap "a_1203_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.90571
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 2154.03
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1325_11738#" 257.278
cap "a_1410_1868#" "a_1056_1868#" 45.5358
cap "a_15125_1868#" "hgu_cdac_half_0.db<0>" 0.00147905
cap "a_11614_7824#" "a_12556_8487#" 1.60951
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x23.Q" 15.9494
cap "a_14404_2136#" "a_13930_1842#" 264.907
cap "a_334_10968#" "hgu_sarlogic_flat_0.x1.x3.A0" 1.63598
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.322543
cap "a_17068_5924#" "a_17775_6606#" 0.356169
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9902_7824#" 0.0645061
cap "a_5451_8008#" "a_4893_8487#" 0.284867
cap "a_1502_2234#" "a_1676_1842#" 206.408
cap "a_1970_1842#" "a_1222_1868#" 125.516
cap "a_8379_1153#" "a_8678_2234#" 0.0870745
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_7598_8513#" 0.0406491
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 4.93777
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x7.X" 0.00289291
cap "a_3497_2708#" "a_3326_3698#" 1.06271
cap "hgu_cdac_sw_buffer_0.x8.X" "hgu_sarlogic_flat_0.x4.x5.Q_N" 2.30122
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_sw_buffer_1.x5.X" 344.784
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_0.db<0>" 0.0838793
cap "a_11320_8513#" "a_12240_8795#" 0.10945
cap "a_11084_1179#" "a_11317_1347#" 123.893
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_cdac_sw_buffer_0.x6.A" 4.00105
cap "a_8678_2234#" "a_6754_1842#" 0.0128617
cap "hgu_cdac_half_0.d<1>" "a_5987_1153#" 0.0974512
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1325_14758#" 109.244
cap "a_11614_7824#" "a_12154_8098#" 139.349
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_7228_2136#" 0.210138
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7789_8106#" 0.0147299
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4030_7798#" 4.28097
cap "a_5118_7824#" "a_4978_8098#" 1.25671
cap "a_11685_8879#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.62348
cap "a_3695_8513#" "a_2036_7824#" 0.541767
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x3.x51.Q" 0.146823
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" 5.78093
cap "a_1502_14758#" "a_1137_14764#" 0.0445002
cap "a_2444_2136#" "a_3050_3698#" 0.0781635
cap "hgu_tah_0.sw_n" "a_n607_7947#" 0.247841
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_11319_6951#" 0.00515109
cap "a_9146_1842#" "a_9317_2150#" 6.51542
cap "a_8852_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.00698494
cap "a_6533_1347#" "a_4450_1153#" 0.00166562
cap "a_n7022_15150#" "hgu_sarlogic_flat_0.x1.x2.x10.A" 0.268565
cap "a_16113_5036#" "hgu_sarlogic_flat_0.x3.x51.CLK" 2.05884
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 109756
cap "a_11507_6951#" "a_10163_6925#" 0.00826202
cap "a_9761_6352#" "a_9697_6444#" 0.213477
cap "a_9463_6052#" "a_9899_6444#" 4.12335
cap "a_546_11738#" "a_108_11334#" 2.76336
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_138_1363#" 312.577
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1516_1179#" 370.727
cap "a_5182_6052#" "a_5115_6444#" 0.946053
cap "a_12671_6951#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 9.68035
cap "a_n335_1453#" "a_n643_1347#" 140.295
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9332_12539#" 0.852074
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6842_1153#" 702.856
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 768702
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_3.x11.X" 0.0815179
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_n424_3698#" 0.868363
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9962_2883#" 152.449
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 14.7325
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.923512
cap "a_747_11682#" "a_2323_11578#" 0.00489248
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.00721671
cap "a_5613_7233#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.28637
cap "a_10099_8513#" "a_9523_8513#" 0.00245718
cap "a_611_11594#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.28564
cap "a_19144_5310#" "a_19286_5688#" 4.12335
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x51.Q_N" 123.549
cap "a_2045_6078#" "a_3058_6262#" 63.2838
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_19460_5284#" 123.549
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 36.2667
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "a_3954_16039#" 19.0834
cap "hgu_cdac_sw_buffer_1.x4.A" "a_7046_1153#" 0.0689734
cap "a_6421_6052#" "hgu_cdac_half_1.db<0>" 0.0100528
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2287.28
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7503_8513#" 0.555003
cap "a_n422_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "a_6816_7317#" "a_7284_6925#" 63.2838
cap "a_13182_1868#" "a_14661_2150#" 0.0717278
cap "a_16287_5284#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.645764
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0574819
cap "a_9461_2234#" "a_8996_1868#" 3.15823
cap "a_18973_4644#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 5.52759
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 0.00163638
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_0.x5.A" 0.0152751
cap "a_2268_n241#" "hgu_cdac_half_0.db<0>" 0.260771
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_15832_5316#" 0.43308
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_11084_1179#" 0.0108634
cap "m1_n1268_3395#" "a_n1287_2708#" 0.0476256
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x6.A1" 6524.46
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0229627
cap "a_4099_1461#" "a_3908_1179#" 0.324014
cap "a_6421_6052#" "a_6517_7798#" 0.0297321
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.483544
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.200663
cap "a_2900_8879#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.92973
cap "a_16581_6790#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 5.52759
cap "hgu_cdac_sw_buffer_1.x4.A" "a_2057_1453#" 0.0991792
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "a_n6959_14313#" 2.2654
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 3.65805
cap "a_19460_4644#" "a_19372_5036#" 0.0771193
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.27449
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 93.5729
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x75.Q_N" 0.00677046
cap "a_12555_6925#" "a_13072_6078#" 0.238265
cap "a_13636_1842#" "a_13582_1179#" 0.0107488
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4450_1153#" 0.754783
cap "hgu_cdac_half_0.d<0>" "hgu_cdac_sw_buffer_0.x3.A" 0.0086773
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 1.00672
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n4479_7727#" 1.63001
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 2.09849
cap "a_12358_6052#" "a_12494_6078#" 69.9631
cap "a_18505_5036#" "a_18819_4670#" 25.8462
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14746_2883#" 0.524238
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_11190_1179#" 0.477347
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 124.408
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.db<2>" 0.0810676
cap "a_4362_1842#" "a_3595_1153#" 2.58992
cap "a_18973_5924#" "a_18412_5950#" 0.0378806
cap "hgu_tah_0.sw" "a_192_10793#" 0.323389
cap "a_879_11334#" "a_1019_10793#" 0.0417412
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 546.269
cap "a_9990_8513#" "a_8927_6951#" 0.00675286
cap "a_19460_5924#" "a_19286_5950#" 196.703
cap "a_18923_5310#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 2.91311
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4979_7798#" 0.012604
cap "hgu_cdac_sw_buffer_1.x4.A" "a_9438_1153#" 0.0689734
cap "a_4836_2136#" "a_6194_1868#" 0.00826202
cap "a_2285_2234#" "a_2369_2234#" 8.57416
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_0.x4.A" 0.0127157
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6422_7798#" 189.138
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9404_12401#" 13.5546
cap "a_192_1868#" "a_140_2883#" 0.019156
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.207427
cap "a_5397_8106#" "a_4978_8098#" 0.245765
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12069_8487#" 454.538
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_sw_buffer_1.x4.A" 0.066818
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "a_16287_6564#" 0.0780541
cap "a_n412_n464#" "hgu_cdac_sw_buffer_0.x1.X" 0.0261755
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.342832
cap "a_1222_1868#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0195818
cap "hgu_sarlogic_flat_0.x5.x1[1].Q" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.004279
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.0741446
cap "a_4679_6052#" "a_4892_6925#" 0.216795
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_14566_7801#" 0.00704406
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_sw_buffer_0.x3.A" 0.390514
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13016_1868#" 0.0178097
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0124576
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3499_1331#" 189.265
cap "a_7369_6352#" "a_8086_6078#" 1.0521
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11856_7798#" 340.073
cap "a_13182_1868#" "a_13780_1868#" 0.0603549
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.0955423
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4425_8879#" 0.00140295
cap "a_6087_8513#" "a_4893_8487#" 0.603924
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 444.825
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.0135157
cap "a_n447_11350#" "hgu_sarlogic_flat_0.x1.x3.A0" 9.89745
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x57.CLK" 55.5975
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9233_1453#" 41.6937
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 2121.78
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 185.329
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x11.X" 0.00719058
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 38.7857
cap "hgu_cdac_sw_buffer_0.x5.A" "a_10675_1331#" 0.0889424
cap "a_7370_6052#" "a_8813_6052#" 0.818116
cap "a_6990_6925#" "a_6829_6078#" 1.39504
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_1448_10615#" 0.0274253
cap "a_6286_2234#" "a_6194_1868#" 36.9161
cap "a_3595_1153#" "a_4014_1179#" 38.2644
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x10.Y" 0.0148027
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0404754
cap "a_6830_7824#" "a_7771_6925#" 0.948787
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12152_1868#" 4.31299
cap "a_4437_6078#" "a_4892_6925#" 0.0336324
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_sw_buffer_2.x8.X" 1.25942
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 197.536
cap "a_2285_2234#" "a_1222_1868#" 33.3567
cap "a_n6526_6819#" "hgu_cdac_half_1.db<1>" 0.0943712
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 3.08269
cap "a_3977_6951#" "a_6535_6951#" 0.00290076
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "m1_n1268_3395#" 0.0139236
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.0572617
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16531_6232#" 0.138902
cap "a_6348_2883#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.571776
cap "a_n7047_12137#" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 0.0810504
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7570_2883#" 0.807925
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_8281_2708#" 0.496892
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.0171202
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12467_7317#" 0.0135228
cap "a_7574_6052#" "a_7071_6052#" 1.87354
cap "hgu_tah_0.sw_n" "a_n1147_7253#" 0.00434754
cap "a_18505_6590#" "a_18058_5950#" 0.0812733
cap "a_7842_6262#" "a_6829_6078#" 63.2838
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_15666_6596#" 0.329998
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "a_15832_6596#" 0.11494
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0170824
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_sarlogic_flat_0.x4.x5.Q_N" 2.12989
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 6.68098
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_1.db<1>" 0.0127294
cap "a_7072_7798#" "a_6816_7317#" 0.0170009
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.309663
cap "hgu_cdac_sw_buffer_0.x4.A" "a_10675_1331#" 0.155627
cap "a_4868_1461#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.00395624
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 0.00189369
cap "a_6318_2530#" "hgu_sarlogic_flat_0.x4.x12.X" 0.151027
cap "a_5380_8487#" "a_5292_8879#" 0.0771193
cap "a_n6994_7879#" "hgu_cdac_half_1.db<1>" 0.0557774
cap "a_8761_6951#" "a_9676_6925#" 125.539
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x4.x18.X" 1.06139
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_3978_8513#" 0.080573
cap "hgu_cdac_sw_buffer_2.x4.X" "a_n1473_7088#" 5.52331
cap "a_6006_1868#" "a_4836_2136#" 0.280073
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_cdac_half_1.d<3>" 0.237533
cap "a_4425_8879#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.852561
cap "hgu_cdac_sw_buffer_1.x3.A" "a_9233_1453#" 0.137862
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.189849
cap "a_4125_7798#" "a_4425_8879#" 0.04898
cap "a_9146_1842#" "a_9962_2883#" 0.00711908
cap "a_9332_11849#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.6616
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14960_2883#" 1.63689
cap "a_12789_7233#" "a_11153_6951#" 0.124974
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_1.x2.X" 22815.7
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.0733079
cap "a_1325_11738#" "hgu_sarlogic_flat_0.x1.x10.Y" 0.00426294
cap "a_12870_6078#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 2.23825
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 49042.6
cap "a_11775_8487#" "a_12019_8795#" 10.4326
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_cdac_half_0.d<1>" 0.0478647
cap "a_3802_1868#" "a_3978_2234#" 0.898742
cap "a_17775_6606#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.48281
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54471_7657#" 13.7077
cap "m1_n1268_3183#" "a_4449_1453#" 0.00676899
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10681_7824#" 0.0822598
cap "hgu_sarlogic_flat_0.x3.x48.Q_N" "a_4638_8106#" 0.020178
cap "a_9706_1363#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0115889
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 1968.64
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 0.269408
cap "a_17775_4670#" "a_18058_4670#" 0.818116
cap "hgu_cdac_half_1.db<3>" "a_n7766_6446#" 0.0352376
cap "hgu_cdac_half_1.d<1>" "a_n6526_6819#" 0.037623
cap "a_10681_7824#" "hgu_sarlogic_flat_0.x3.x5.X" 0.93712
cap "a_13182_1868#" "a_14101_2150#" 9.07266
cap "a_13636_1842#" "a_13880_2150#" 10.4326
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.17779
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0127294
cap "a_n23_2234#" "a_n1336_1868#" 0.213477
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_2373_14732#" 117.053
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 3.26903
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5063_7233#" 17.3789
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 9.9172
cap "a_11178_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.07998
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 8.45713
cap "a_1196_n1740#" "a_2820_n241#" 0.212645
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 2.02648
cap "a_n54471_7113#" "a_n54754_7113#" 14.4561
cap "a_n876_1179#" "a_n335_1453#" 137.769
cap "a_6286_2234#" "a_6006_1868#" 149.675
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0355208
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 30.0651
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 1.67441
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8281_2708#" 27.4135
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_108_11334#" 0.217477
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 0.276178
cap "hgu_cdac_half_1.d<1>" "a_n6994_7879#" 0.0120144
cap "a_10790_1868#" "a_8232_1868#" 0.0108817
cap "hgu_tah_0.sw_n" "a_n871_7253#" 0.00434754
cap "a_9967_7798#" "a_8762_8513#" 0.695583
cap "hgu_sarlogic_flat_0.x3.x20.Q" "a_3978_8513#" 412.336
cap "a_13182_1868#" "a_14404_2136#" 49.3786
cap "hgu_cdac_half_1.d<6>" "a_n7047_13899#" 0.0511621
cap "a_4125_7798#" "a_3978_8513#" 1.59293
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_1.x5.X" 0.018232
cap "a_2723_6444#" "a_2586_6052#" 9.07266
cap "a_11388_1868#" "hgu_cdac_half_1.db<1>" 1.20296
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 4.4505
cap "a_13065_2708#" "a_13016_1868#" 0.532119
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_5318_6078#" 0.425339
cap "a_16020_5310#" "a_16581_5510#" 0.00576443
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.014061
cap "a_1502_14758#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.80743
cap "a_3926_2530#" "a_4922_2883#" 14.6203
cap "a_12154_8098#" "a_12090_8190#" 0.213477
cap "a_11856_7798#" "a_12292_8190#" 4.12335
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" "hgu_sarlogic_flat_0.x5.x2.x2.floating" 1166.86
cap "a_n3651_7087#" "a_n3325_7252#" 24.4774
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 3085.36
cap "a_18058_6596#" "a_17775_6606#" 0.818116
cap "a_1863_9386#" "a_1945_10648#" 3.08594
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 3.47485
cap "a_19694_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.92333
cap "a_18058_5316#" "a_19286_5950#" 0.0769102
cap "a_5889_2708#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0044464
cap "a_747_11682#" "a_n134_11726#" 9.42692
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.448279
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1336_1868#" 461.086
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x4.x11.X" 0.0188698
cap "hgu_tah_0.sw" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 370.367
cap "a_11300_6052#" "a_11153_6951#" 0.834772
cap "hgu_cdac_half_1.db<0>" "a_12358_6052#" 0.0183245
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x10.A" 7.6757
cap "a_11856_7798#" "a_11774_6925#" 0.102491
cap "a_12154_8098#" "a_11319_6951#" 0.0411475
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_84_1461#" 0.00641577
cap "a_7285_8487#" "a_8479_8513#" 0.603924
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 126.421
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_1.x3.A" 0.129492
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_1.x5.X" 0.0144071
cap "a_14017_1453#" "hgu_cdac_half_0.d<0>" 0.0660977
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_3050_3698#" 201.978
cap "a_3929_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.568949
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 26.1202
cap "a_7182_1179#" "a_7228_2136#" 0.0165057
cap "a_11178_1868#" "a_11070_2234#" 8.06792
cap "a_11853_2234#" "hgu_cdac_half_1.d<1>" 0.0328048
cap "hgu_sarlogic_flat_0.x5.x3.A" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 21.5929
cap "a_18224_5316#" "a_18058_5950#" 0.0449887
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_12626_6262#" 8.18173
cap "a_3894_2234#" "a_1970_1842#" 0.0111468
cap "a_n890_2234#" "a_n782_1868#" 8.06792
cap "a_19191_5950#" "a_19286_5950#" 2.76336
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_1448_10615#" 0.877304
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 424.923
cap "a_13370_1868#" "hgu_sarlogic_flat_0.x4.x18.X" 0.612075
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.00673241
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18973_5510#" 0.289805
cap "a_n1749_7728#" "hgu_cdac_half_1.d<6>" 1.54754
cap "a_7370_8098#" "a_9222_7824#" 0.133741
cap "a_7371_7798#" "a_9763_7798#" 0.137382
cap "a_18613_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.96
cap "a_8927_6951#" "a_9115_6951#" 162.975
cap "a_16531_6232#" "a_15666_5950#" 2.75572
cap "a_n53834_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0131621
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18412_4670#" 13.4049
cap "a_n1145_2556#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.833855
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.d<2>" 41.5776
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0154819
cap "a_2820_n241#" "hgu_cdac_sw_buffer_1.x5.X" 110.317
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_half_0.d<1>" 6038.99
cap "a_14017_1453#" "hgu_cdac_sw_buffer_0.x6.A" 0.417174
cap "a_n130_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0388997
cap "a_879_11334#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.00246708
cap "a_n54752_6595#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 0.042727
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.020241
cap "a_13930_1842#" "a_14746_2883#" 0.00711908
cap "hgu_sarlogic_flat_0.x3.x2.X" "a_1940_8513#" 0.071892
cap "a_6841_1453#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0176157
cap "a_773_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 194.105
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.155111
cap "a_9371_1545#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0108915
cap "a_10235_8008#" "a_10163_6925#" 0.0374098
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9676_6925#" 98.3359
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_10870_6951#" 10.0655
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 1.01887
cap "a_8908_6052#" "a_8814_7798#" 0.0156667
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14960_2883#" 1.7653
cap "hgu_sarlogic_flat_0.x3.x66.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 71.6212
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.186781
cap "a_1526_15136#" "hgu_tah_0.sw" 0.0583779
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x5.A" 4.19507
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 373.757
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_1178_6950#" 2.75173
cap "a_11613_6078#" "a_12381_6951#" 0.217103
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_8761_6951#" 0.00654328
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_0.x11.X" 781.917
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8232_1868#" 137.76
cap "a_4979_7798#" "a_6830_7824#" 0.0050728
cap "a_18973_4644#" "a_19460_5284#" 0.0768418
cap "a_17302_6590#" "a_16581_6790#" 1.84901
cap "a_11830_1153#" "a_12342_1545#" 0.0668742
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 12.6991
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 12.8103
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.469728
cap "a_4332_8513#" "a_4533_8513#" 0.367362
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 70.5917
cap "a_11320_8513#" "a_8762_8513#" 0.00290076
cap "m1_n1268_3183#" "a_14404_2136#" 0.0862369
cap "m1_n1268_3395#" "a_14245_2234#" 0.00410933
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_half_0.db<1>" 0.372151
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.0834273
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.00439382
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_11036_2556#" 5.04408
cap "a_4893_8487#" "a_5206_8513#" 124.312
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "a_n7022_15150#" 9.95913
cap "a_4977_6352#" "a_6516_6052#" 0.366641
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x9.X" 326.892
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00899455
cap "a_5695_7824#" "hgu_sarlogic_flat_0.x3.x4.X" 0.721366
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x1.X" 0.134605
cap "a_9404_12677#" "a_9404_12401#" 31.6127
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x4.A" 0.0720428
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.d<3>" 0.067944
cap "a_3448_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.011923
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18224_5316#" 0.0198719
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_5292_8879#" 0.131276
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.d<5>" 0.00468822
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x33.Q" 140.618
cap "a_11625_1453#" "a_10790_1868#" 0.102133
cap "a_n7766_6446#" "hgu_cdac_half_1.d<2>" 0.00616561
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_0.x2.X" 26.5055
cap "a_n638_n245#" "a_n688_n1104#" 0.272419
cap "a_9461_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.00074359
cap "a_n7047_13347#" "hgu_cdac_half_1.d<2>" 0.0771263
cap "a_4978_6052#" "a_2585_6352#" 0.00290076
cap "hgu_cdac_half_1.d<1>" "a_n6887_14037#" 0.0112582
cap "hgu_cdac_half_1.db<3>" "a_n3325_7252#" 110.745
cap "hgu_cdac_half_1.d<1>" "a_12733_1868#" 72.9458
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x1.x8.S" 0.00240391
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.0940356
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x26.Q" 64.3986
cap "a_7284_6925#" "a_7234_7233#" 0.0121322
cap "a_12153_6352#" "a_13072_6078#" 159.225
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x4.x9.X" 0.044343
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.364478
cap "a_n4429_7252#" "a_n6526_6819#" 0.0129088
cap "a_7888_8513#" "a_7284_6925#" 0.0105046
cap "a_19372_6590#" "a_19286_6968#" 9.75667
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2820_n241#" 0.0426705
cap "hgu_cdac_half_1.db<0>" "a_n1209_7728#" 0.014862
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "a_n7047_14175#" 38.7857
cap "a_4438_7824#" "a_4437_6078#" 0.179934
cap "a_4680_7798#" "a_4124_6052#" 0.000130029
cap "a_11561_1179#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0810423
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 1117.9
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.213697
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 384.071
cap "a_2151_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0322628
cap "hgu_cdac_half_1.d<5>" "a_n6887_12551#" 0.00763072
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 3030.73
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.070317
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00462144
cap "a_n4429_7252#" "hgu_tah_0.tah_vn" 0.426734
cap "hgu_sarlogic_flat_0.x2.x3.Y" "a_2323_10792#" 431.636
cap "a_14566_8077#" "a_13073_7824#" 0.0809594
cap "a_1056_1868#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.112205
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x17.X" 176.578
cap "a_6842_1153#" "a_6006_1868#" 0.127485
cap "a_6841_1453#" "a_6460_1842#" 0.450889
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 221.808
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10151_1179#" 158.133
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3165_1868#" 0.384707
cap "a_n3387_7727#" "hgu_sarlogic_flat_0.x4.x24.Q" 4.67023
cap "a_n6959_12689#" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 0.852074
cap "a_12291_6444#" "a_12358_6052#" 0.946053
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1676_1842#" 0.00733883
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.Q_N" 1295.24
cap "a_12068_6925#" "a_12627_8008#" 0.170747
cap "a_11600_7317#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 152.367
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_9739_14835#" 0.654296
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_5326#" 204.141
cap "a_16581_4644#" "a_16980_5036#" 1.32533
cap "a_16113_5036#" "a_16427_4670#" 25.8462
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0125351
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_2.x9.X" 0.0551863
cap "a_n3927_7727#" "a_n2785_7946#" 0.0630004
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 555.372
cap "a_13570_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.937378
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_2.x12.X" 0.0026579
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "a_6370_8513#" 0.0198857
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x10.A" 5.04414
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 3772.41
cap "a_12870_6444#" "a_13072_6078#" 0.893863
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.0152919
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 532.317
cap "a_1137_14764#" "a_971_14764#" 781.546
cap "a_52_2136#" "a_583_1179#" 0.40551
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_12098_2883#" 0.00207308
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 87.212
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_8813_6052#" 0.783764
cap "a_879_11334#" "hgu_sarlogic_flat_0.x1.x8.S" 11.953
cap "a_8379_1153#" "a_9234_1153#" 47.6788
cap "a_4362_1842#" "a_2444_2136#" 0.0137614
cap "a_7597_6951#" "a_7706_6951#" 7.07352
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 0.276178
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2790_6052#" 1.17801
cap "a_5840_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 137.513
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.0117893
cap "a_11614_7824#" "a_12555_6925#" 0.948787
cap "a_1203_1153#" "a_2057_1453#" 31.9271
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6979_1545#" 3.34163
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x3.A0" 0.848036
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x9.X" 0.00730887
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x3.x60.CLK" 0.0577628
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x51.Q" 0.00355363
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0178553
cap "a_n422_1842#" "a_n424_3698#" 0.0212873
cap "a_6536_8513#" "a_8479_8513#" 0.00837946
cap "a_14018_1153#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.00243858
cap "a_4654_1153#" "a_5367_1179#" 0.080689
cap "a_4922_1363#" "a_5166_1545#" 9.7173
cap "a_7228_2136#" "a_6842_1153#" 0.63508
cap "a_7069_2234#" "a_6841_1453#" 0.00894118
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_half_1.db<1>" 0.0311957
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n2219_8368#" 0.0855305
cap "a_n3049_7252#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.171237
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53647_7371#" 173.323
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_n2773_7252#" 32.6473
cap "a_n7022_15150#" "a_n7022_15426#" 31.6127
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x20.X" 0.0704706
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.000696094
cap "a_9421_6360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.06036
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 1.54065
cap "hgu_sarlogic_flat_0.x3.x2.X" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 3.53432
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x5.X" 789.206
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_3.x11.X" 102.736
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.00716253
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00791001
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54567_7371#" 172.888
cap "a_2719_8513#" "a_2814_8513#" 2.76336
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4509_8879#" 5.02514
cap "hgu_cdac_half_1.d<0>" "a_9966_6052#" 0.05022
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5176_2883#" 60.5177
cap "a_2725_6078#" "a_2926_6078#" 0.333727
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 371.137
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4922_1363#" 0.0476839
cap "hgu_cdac_sw_buffer_2.x11.A" "a_n607_7947#" 0.0497173
cap "a_n1189_1153#" "a_n890_2234#" 0.0870745
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_9382_6925#" 0.482672
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_sw_buffer_3.x11.A" 23.8496
cap "a_n7678_6446#" "a_n7678_6901#" 160.905
cap "a_6491_1461#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0198087
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 0.21407
cap "hgu_cdac_half_1.db<5>" "a_n3927_7727#" 221.775
cap "a_2033_8879#" "a_1586_8513#" 137.889
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_9096_2150#" 0.00314543
cap "a_16894_4670#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.160318
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.284968
cap "hgu_cdac_sw_buffer_0.x5.A" "a_583_1179#" 0.0514365
cap "hgu_cdac_half_1.db<5>" "a_n2785_7946#" 0.134605
cap "a_13067_1331#" "hgu_sarlogic_flat_0.x4.x18.X" 2.59492
cap "hgu_tah_0.sw" "a_1592_14732#" 0.0562623
cap "hgu_tah_0.sw" "hgu_tah_0.vip" 145.444
cap "a_14935_1179#" "a_14490_1363#" 36.9161
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x15.X" 0.0252846
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x16.X" 0.0380644
cap "a_7046_1153#" "hgu_cdac_half_0.d<0>" 0.0393766
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 5122.12
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_14654_8491#" 1.95981
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1707_1461#" 2.79766
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.499965
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13709_1347#" 38.4905
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.sw" 14.279
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_3866_15625#" 2.73349
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.0918234
cap "a_9233_1453#" "hgu_cdac_sw_buffer_1.x6.A" 0.0995875
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_4144_8513#" 0.0647963
cap "a_6816_7317#" "a_6369_6951#" 149.863
cap "a_n2219_8368#" "hgu_cdac_half_1.d<5>" 50.7621
cap "a_20167_5950#" "a_18973_5924#" 0.603924
cap "hgu_sarlogic_flat_0.x5.x1[3].Q_N" "a_19460_5924#" 123.549
cap "a_10624_1868#" "a_11102_2530#" 1.04133
cap "hgu_sarlogic_flat_0.x4.x29.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.19935
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 10.5394
cap "hgu_cdac_half_1.d<6>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.303265
cap "a_n7047_12689#" "a_n7047_12413#" 31.6127
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0277577
cap "a_7575_7798#" "a_7771_6925#" 0.24699
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x26.Q" 40.452
cap "hgu_tah_0.sw_n" "a_2036_7824#" 0.158292
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x11.X" 1715.39
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 39.1036
cap "a_9169_1179#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.168306
cap "a_9438_1153#" "a_9574_1179#" 69.6746
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x11.X" 1.86156
cap "a_2057_1453#" "hgu_cdac_half_0.d<0>" 0.0307861
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "a_18224_4670#" 0.0416252
cap "a_9404_11849#" "a_9332_11987#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_cdac_half_1.db<1>" 0.817921
cap "hgu_cdac_sw_buffer_0.x6.A" "a_7046_1153#" 0.245669
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5379_6925#" 0.0571431
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.d<3>" 26.7557
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x6.A" 0.00157321
cap "a_15832_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 0.00224826
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_140_2883#" 6.52302
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4598_6925#" 0.01524
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x23.Q" 32.6799
cap "a_10978_1868#" "a_10771_1153#" 0.332479
cap "a_3929_13960#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 0.516584
cap "a_n54471_7113#" "a_n54850_7371#" 0.708901
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 5871.4
cap "a_3595_1153#" "hgu_cdac_sw_buffer_1.x5.A" 0.111349
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10575_16177#" 178.705
cap "a_9438_1153#" "hgu_cdac_half_0.d<0>" 0.0393766
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0372372
cap "a_n7047_11861#" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 1.78728
cap "a_4362_1842#" "a_4836_2136#" 264.903
cap "m1_n1268_3395#" "a_10341_1868#" 0.0166266
cap "a_5451_8008#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.000196951
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_half_0.d<0>" 0.038436
cap "a_18224_5316#" "a_18412_5310#" 158.45
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12573_2556#" 1.20087
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_tah_0.sw" 0.126969
cap "a_2057_1453#" "hgu_cdac_sw_buffer_0.x6.A" 0.417174
cap "a_19286_4670#" "a_18973_5510#" 0.0196205
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 73.1421
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 0.0614717
cap "a_407_11578#" "a_n1149_11335#" 1.04439
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x6.floating" 29.8706
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_cdac_half_1.db<1>" 0.0352421
cap "a_9438_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.245669
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 3.41829
cap "a_7772_8487#" "a_8006_8795#" 9.45283
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9760_1868#" 1.62496
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_cdac_sw_buffer_0.x6.A" 0.257379
cap "a_6754_1842#" "a_7176_1868#" 0.0195981
cap "a_9522_6951#" "a_9208_7317#" 25.8462
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0500833
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x1.A" 50.1056
cap "a_454_n939#" "hgu_cdac_sw_buffer_1.x9.X" 0.130866
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_4144_8513#" 0.022424
cap "hgu_cdac_sw_buffer_1.x9.A" "a_3448_1868#" 0.0178097
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_11538_1842#" 0.0499405
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6370_8513#" 817.692
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.792993
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.d<6>" 438.331
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.485473
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9291_10736#" 9.20721
cap "a_10280_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.206547
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_half_0.db<0>" 0.00163717
cap "a_4362_1842#" "a_6286_2234#" 0.0111468
cap "a_1970_1842#" "a_52_2136#" 0.0141959
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_4922_2883#" 0.0151042
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_sw_buffer_1.x6.A" 0.0712275
cap "a_8232_1868#" "a_9317_2150#" 0.10945
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10681_7824#" 6.21173
cap "a_11855_6052#" "a_12153_6352#" 136.691
cap "a_11613_6078#" "a_12154_6052#" 125.472
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x4.x11.X" 0.063327
cap "a_10181_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0156322
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 32.5788
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_0.x11.X" 29.1479
cap "a_18224_5316#" "a_19286_5688#" 136.679
cap "a_4976_1868#" "a_4836_2136#" 38.2644
cap "hgu_cdac_half_1.d<4>" "a_n6887_13761#" 0.00835257
cap "a_2045_6078#" "a_2151_6078#" 55.1903
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_cdac_half_1.db<4>" 0.0067015
cap "a_8908_6052#" "hgu_cdac_half_1.d<0>" 0.107039
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x25.Q" 32.669
cap "a_11154_8513#" "a_11775_8487#" 116.949
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_3841_14650#" 4.09158
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 22788
cap "a_n2025_7088#" "hgu_cdac_sw_buffer_2.x4.X" 0.029027
cap "a_n1699_7253#" "a_n1749_7728#" 0.272419
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "hgu_cdac_sw_buffer_0.x3.A" 0.470328
cap "a_12381_6951#" "a_11914_6951#" 3.15823
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x21.Q_N" 3.45077
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9221_6078#" 0.466408
cap "a_19395_4670#" "hgu_sarlogic_flat_0.x5.x1[7].Q" 0.0500186
cap "a_1920_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 14.3191
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.173631
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0268803
cap "m1_n1268_3183#" "a_14746_2883#" 0.196931
cap "a_14155_1545#" "a_14017_1453#" 0.10945
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10624_1868#" 0.594584
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_cdac_half_1.db<4>" 0.0242117
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6829_6078#" 112.064
cap "hgu_cdac_sw_buffer_0.x5.A" "a_11244_1842#" 0.00630575
cap "a_14935_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0190204
cap "a_9697_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0287164
cap "a_11538_1842#" "a_10341_1868#" 0.0171375
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3007_2556#" 0.388596
cap "a_n7022_15702#" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 0.21407
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_n6934_10472#" 1.54065
cap "a_18973_6790#" "a_19144_6590#" 6.51542
cap "a_10279_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0874006
cap "a_15832_5950#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.00489308
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6841_1453#" 41.6435
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_971_14764#" 595.701
cap "a_4738_6951#" "a_4424_7317#" 25.8462
cap "a_n7766_6446#" "hgu_cdac_half_1.d<6>" 0.0216277
cap "a_466_n245#" "hgu_cdac_sw_buffer_0.x6.X" 0.0349859
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_cdac_sw_buffer_0.x5.X" 5.05384
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 341.368
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.057124
cap "a_879_11334#" "a_1123_11360#" 9.7173
cap "a_n7047_13347#" "hgu_cdac_half_1.d<6>" 0.0511621
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 37.9738
cap "a_5557_1868#" "a_6754_1842#" 0.0171375
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x6.A" 0.438131
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.158718
cap "a_2398_1179#" "a_2530_1363#" 24.999
cap "a_6394_1868#" "a_6194_1868#" 0.380639
cap "a_11613_6078#" "a_12495_7824#" 0.0125654
cap "a_406_11482#" "a_n1149_11676#" 0.0377179
cap "a_11317_1347#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 360.19
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00196845
cap "hgu_cdac_sw_buffer_0.x4.A" "a_11244_1842#" 0.00779117
cap "a_7285_8487#" "a_7684_8879#" 1.32533
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x51.CLK" 59.6849
cap "hgu_sarlogic_flat_0.x4.x18.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0194979
cap "a_18679_5924#" "a_18224_5950#" 151.938
cap "a_18505_6316#" "a_18058_5950#" 139.717
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11600_7317#" 0.000162905
cap "hgu_cdac_sw_buffer_1.x9.A" "a_5840_1868#" 0.0178097
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x4.x10.X" 0.612075
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1970_1842#" 0.0203234
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3302_6078#" 0.83152
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11574_1545#" 1.68343
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x8.X" 185.628
cap "a_n1189_1153#" "a_n643_1347#" 207.499
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0375608
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1105_2708#" 18.3112
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53930_7835#" 0.560207
cap "a_7575_7798#" "a_6830_7824#" 198.527
cap "a_12556_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 4.82784
cap "hgu_cdac_half_1.db<2>" "a_n2785_7946#" 14.9935
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_cdac_sw_buffer_0.x5.X" 0.0447222
cap "a_10675_1331#" "hgu_cdac_sw_buffer_0.x3.A" 0.209682
cap "a_n6887_13761#" "a_n6887_13485#" 31.6127
cap "a_11319_6951#" "a_12555_6925#" 26.4356
cap "a_18224_6596#" "a_19144_6590#" 0.10945
cap "a_14492_2883#" "a_14222_1153#" 0.46292
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9895_8513#" 4.56295
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.740254
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11244_1842#" 5.8338
cap "a_7888_8513#" "a_7707_8513#" 0.0411078
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13067_1331#" 0.0451676
cap "a_12382_8513#" "a_12672_8513#" 28.1914
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 12.4776
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53930_7835#" 17.7572
cap "hgu_cdac_sw_buffer_1.x3.A" "a_10624_1868#" 0.0161379
cap "a_4438_7824#" "a_5118_7824#" 0.37344
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7510_7824#" 4.44954
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 352.57
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7022_15426#" 8.66384
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13207_2883#" 3.31917
cap "a_9244_12539#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 12.0663
cap "a_16287_5924#" "a_16113_6316#" 205.485
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.736946
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.304718
cap "hgu_sarlogic_flat_0.x4.x24.Q" "a_n1473_7088#" 0.0140666
cap "hgu_cdac_sw_buffer_1.x5.A" "a_10790_1868#" 0.00572897
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 334.469
cap "a_12154_8098#" "hgu_sarlogic_flat_0.x3.x5.X" 3.26174
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_4029_6052#" 0.00431854
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18058_4670#" 262.43
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3926_2530#" 0.154134
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x63.Q_N" 7.81872
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5115_6444#" 0.981454
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1970_1842#" 0.0254983
cap "a_12352_2883#" "hgu_cdac_half_1.d<1>" 5.02033
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9676_6925#" 111.153
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_n6934_10748#" 1.69321
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10870_6951#" 1.27474
cap "a_9762_6052#" "a_9966_6052#" 116.949
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n399_1179#" 1.16377
cap "a_6536_8513#" "a_6901_8879#" 0.0445002
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 133.061
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.d<3>" 17901.9
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x51.CLK" 40.1986
cap "a_11317_1347#" "a_11070_2234#" 0.049645
cap "a_11084_1179#" "a_11538_1842#" 0.0373688
cap "a_13709_1347#" "a_13930_1842#" 0.345539
cap "a_n7022_10334#" "a_n7022_10610#" 31.6127
cap "a_11507_6951#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 7.06857
cap "hgu_cdac_sw_buffer_1.x1.X" "a_1114_n1100#" 0.620996
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.82596
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "a_n1149_14360#" 150.757
cap "a_8086_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.052025
cap "a_16581_4644#" "a_18058_4670#" 0.340948
cap "a_9146_1842#" "a_9760_1868#" 52.6208
cap "a_16581_6790#" "a_18679_6564#" 0.0301462
cap "a_9763_7798#" "a_9464_7798#" 33.3645
cap "a_3378_9360#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.385715
cap "a_10550_13822#" "a_10710_13960#" 38.8042
cap "a_4125_7798#" "a_3378_9360#" 0.247011
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 194.673
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x60.CLK" 346.073
cap "hgu_cdac_sw_buffer_1.x7.X" "hgu_cdac_sw_buffer_1.x6.X" 1.16248
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_13485#" 0.905225
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x2.X" 0.344694
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.159543
cap "a_7305_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0135695
cap "a_n55304_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 8.83376
cap "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" "hgu_tah_0.vip" 4.07752
cap "a_16581_4644#" "a_17003_4670#" 0.00286714
cap "a_14654_7939#" "hgu_sarlogic_flat_0.x1.x8.S" 0.340418
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18505_6316#" 1.43034
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "a_10023_11664#" 0.0436551
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_half_0.db<0>" 0.381978
cap "a_n55204_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 0.465119
cap "hgu_cdac_half_0.db<0>" "a_1056_1868#" 0.0197539
cap "a_7305_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0222598
cap "hgu_cdac_half_1.db<0>" "a_10771_1153#" 0.00428096
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1549.68
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1018.81
cap "a_2285_2234#" "a_52_2136#" 0.00185991
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x57.Q_N" 7.85611
cap "a_12382_8513#" "a_11154_8513#" 33.3645
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" 99.9062
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.d<0>" 0.00812445
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.08269
cap "a_2141_2150#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.00197498
cap "a_11206_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 181.169
cap "a_2058_1153#" "a_1056_1868#" 0.105835
cap "a_19372_5310#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.43945
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.db<2>" 26.8349
cap "a_n858_2530#" "hgu_sarlogic_flat_0.x4.x2.A" 0.0250838
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x29.Q_N" 0.195792
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4638_8106#" 5.55423
cap "a_18973_4644#" "a_18224_4670#" 138.957
cap "a_19460_4644#" "a_18058_4670#" 49.2297
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.db<1>" 0.368265
cap "a_17302_6232#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.020178
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0229198
cap "a_17184_5676#" "hgu_sarlogic_flat_0.x3.x54.CLK" 39.7184
cap "a_2268_n241#" "hgu_cdac_sw_buffer_1.x11.VPWR" 200.424
cap "a_10279_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.488342
cap "a_2033_8879#" "a_1940_8513#" 36.6828
cap "a_6286_2234#" "a_5987_1153#" 0.0870745
cap "a_3841_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 3.83528
cap "a_4438_7824#" "a_5397_8106#" 0.0121322
cap "a_4680_7798#" "a_4544_7824#" 28.1914
cap "a_8852_1842#" "hgu_cdac_sw_buffer_1.x9.A" 0.00475638
cap "a_18973_4644#" "a_18923_4952#" 0.0121322
cap "a_7316_2883#" "a_7314_1363#" 0.00157176
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10815_2556#" 0.832304
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.126803
cap "a_7284_6925#" "a_8005_7233#" 1.84901
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00139003
cap "hgu_cdac_sw_buffer_0.x6.X" "a_n86_n245#" 110.745
cap "a_11614_7824#" "a_12294_7824#" 0.37344
cap "hgu_cdac_half_1.d<0>" "a_n6887_12551#" 0.0125707
cap "hgu_cdac_half_1.d<4>" "a_n4397_8367#" 0.525607
cap "a_16894_5950#" "a_18058_5950#" 0.0637992
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0129209
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_1.x5.A" 0.0497924
cap "a_1863_9386#" "a_2036_7824#" 0.00424691
cap "a_4979_7798#" "a_5379_6925#" 0.793816
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_3058_6262#" 0.0147943
cap "hgu_cdac_half_1.db<1>" "a_2586_6052#" 0.0205714
cap "a_3841_13822#" "a_3929_13822#" 2.20314
cap "a_2199_15136#" "a_971_14764#" 32.1869
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 58.9118
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n55487_7835#" 4.29221
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 340.119
cap "a_n422_1842#" "hgu_sarlogic_flat_0.x4.x8.X" 1.23083
cap "a_n1058_3698#" "a_n1287_2708#" 0.0181558
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13016_1868#" 1.20591
cap "a_15666_5950#" "a_18058_5950#" 1.75954
cap "hgu_sarlogic_flat_0.x4.x14.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.06059
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12342_1545#" 0.838057
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_583_1179#" 0.263322
cap "a_17302_4952#" "hgu_sarlogic_flat_0.x5.x1[6].Q" 0.150815
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "a_17775_4670#" 177.677
cap "a_6318_2530#" "hgu_sarlogic_flat_0.x4.x6.A1" 104.586
cap "a_n7047_12137#" "hgu_cdac_half_1.d<3>" 0.0690466
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00170319
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1390_n460#" 0.652477
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_13072_6078#" 154.553
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.313542
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17003_5688#" 0.0102592
cap "a_9383_8487#" "a_8762_8513#" 116.949
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_half_0.d<0>" 0.113823
cap "a_13065_2708#" "a_13067_1331#" 0.100453
cap "a_n335_1453#" "a_382_1545#" 0.0445002
cap "a_13494_2530#" "hgu_sarlogic_flat_0.x4.x6.A1" 104.623
cap "hgu_tah_0.sw_n" "hgu_tah_0.sw" 17959.5
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2285_2234#" 0.000665994
cap "a_7234_7233#" "a_6369_6951#" 2.75572
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n716_1842#" 0.000346904
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x27.Q_N" 5.52759
cap "a_9221_6078#" "hgu_cdac_half_1.db<1>" 0.0103719
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 483.266
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 30.7844
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 0.0329896
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5183_7798#" 0.737244
cap "a_7284_6925#" "a_7887_6951#" 55.1903
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_13462_2234#" 8.8739
cap "a_15666_5316#" "a_16531_5310#" 2.75572
cap "a_7784_2883#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.538061
cap "a_8852_1842#" "a_9364_1868#" 0.97482
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 12.5765
cap "a_n220_1179#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.520266
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n3927_7727#" 0.774157
cap "a_9676_6925#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 5.52759
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2725_6078#" 0.146985
cap "hgu_cdac_half_1.d<1>" "a_2586_6052#" 0.0735198
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 28.7376
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.0748597
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x4.x11.X" 0.00153252
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_0.x6.A" 0.067646
cap "a_10790_1868#" "hgu_cdac_half_1.db<1>" 23.1913
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6370_2234#" 0.00660984
cap "a_6536_8513#" "a_7684_8879#" 0.213477
cap "a_19694_6590#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 0.020178
cap "a_n1699_7253#" "hgu_sarlogic_flat_0.x4.x19.Q" 205.315
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x1.x8.S" 0.00839611
cap "a_9739_14835#" "a_10550_14650#" 3.47594
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "a_14726_8215#" 2.77871
cap "a_19395_4670#" "a_18973_4644#" 0.00286714
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16894_5950#" 36.2603
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2285_2234#" 0.00083683
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x4.X" 244.822
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 1118.02
cap "a_11855_6052#" "a_12293_6078#" 2.76336
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x3.A" 0.0417815
cap "a_11613_6078#" "a_12494_6078#" 9.42692
cap "a_8908_6052#" "a_9762_6052#" 49.2297
cap "a_n55204_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 0.465119
cap "hgu_sarlogic_flat_0.x4.x8.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0151477
cap "a_n1189_1153#" "a_n876_1179#" 245.187
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10815_2883#" 3.45636
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0165454
cap "a_6252_2556#" "hgu_sarlogic_flat_0.x4.x12.X" 0.241059
cap "a_8478_6951#" "a_9676_6925#" 0.0561836
cap "a_16894_4670#" "a_16427_4670#" 3.15823
cap "a_18679_5924#" "a_18589_6316#" 0.0668742
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "a_n6887_14037#" 0.243549
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.725904
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12572_6360#" 9.83667
cap "a_1105_2708#" "a_1247_2556#" 7.83272
cap "a_8283_1331#" "a_9234_1153#" 0.00986741
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x3.x4.X" 0.0211688
cap "a_4738_6951#" "a_5205_6951#" 3.15823
cap "a_n386_1545#" "a_n643_1347#" 8.57416
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x7.X" 22.9902
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_15666_5950#" 43.1334
cap "a_18973_5924#" "a_18224_5950#" 138.909
cap "a_19460_5924#" "a_18058_5950#" 49.2297
cap "a_17068_5284#" "a_17302_5310#" 9.45283
cap "a_16894_5688#" "a_16980_5310#" 9.75667
cap "a_3908_1179#" "hgu_cdac_half_0.db<1>" 0.177553
cap "a_4141_1347#" "hgu_cdac_half_0.db<0>" 0.0580184
cap "a_9221_6078#" "hgu_cdac_half_1.d<1>" 0.0564695
cap "a_1749_1347#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000868214
cap "hgu_comp_flat_0.RS_n" "hgu_comp_flat_0.Q" 0.0672559
cap "a_2444_2136#" "hgu_cdac_sw_buffer_1.x5.A" 0.00161586
cap "hgu_cdac_half_1.db<5>" "hgu_comp_flat_0.P" 0.0051377
cap "a_3960_3698#" "a_4068_1842#" 0.492247
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3614_1868#" 53.7039
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8678_2234#" 149.753
cap "a_5206_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0357772
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18412_5950#" 0.0477195
cap "a_n130_1153#" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.086335
cap "hgu_cdac_sw_buffer_1.x3.A" "a_4654_1153#" 0.0816547
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "hgu_sarlogic_flat_0.x2.x3.Y" 0.00627861
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_2036_7824#" 0.866924
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x7.X" 0.0393194
cap "a_4141_1347#" "a_2058_1153#" 0.00166562
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x3.x51.CLK" 9.28439
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4312_2150#" 1.37409
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.d<3>" 33.4822
cap "a_9761_6352#" "a_12154_6052#" 0.00290076
cap "hgu_sarlogic_flat_0.x3.x33.Q" "m1_n1268_3183#" 34.0079
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_12286_6951#" 0.402786
cap "a_10771_1153#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 134.427
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.0936655
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.0350826
cap "hgu_cdac_half_0.db<1>" "a_1666_n1100#" 0.00910255
cap "a_14404_2136#" "a_14935_1179#" 0.40551
cap "hgu_cdac_half_1.d<1>" "a_10790_1868#" 0.020664
cap "a_1410_1868#" "a_1502_2234#" 36.9161
cap "a_5695_8190#" "a_5897_7824#" 0.893863
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 3.45184
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2719_8513#" 5.08588
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x26.Q" 32.9624
cap "a_n1170_1868#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0150942
cap "hgu_cdac_half_1.d<0>" "a_n2219_8368#" 0.657648
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x3.x36.Q" 38.1919
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54754_7113#" 21.0017
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x3.x30.Q" 28.7423
cap "a_6300_1179#" "a_6533_1347#" 123.825
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x3.x3.X" 0.466227
cap "a_10710_13960#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.0790112
cap "a_14358_1179#" "a_14018_1153#" 0.0603549
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6460_1842#" 0.0764151
cap "hgu_sarlogic_flat_0.x2.x7.Y" "a_3314_11664#" 3.17907
cap "a_7182_1179#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.535018
cap "hgu_cdac_half_1.db<5>" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 30.4055
cap "a_18679_5924#" "a_19144_6232#" 0.946053
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n7390_7871#" 26.4736
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.db<0>" 2.60574
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_14037#" 1.39746
cap "a_12790_8795#" "a_12556_8487#" 9.45283
cap "a_6842_1153#" "a_5987_1153#" 47.6788
cap "a_7370_8098#" "a_7789_8106#" 0.245765
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 226.917
cap "m1_n1268_3183#" "a_3165_1868#" 0.0245161
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "hgu_sarlogic_flat_0.x5.x1[5].Q" 0.981026
cap "a_4001_13960#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 12.5535
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_1.db<1>" 34.0618
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 839.183
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.927283
cap "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 53.7582
cap "hgu_cdac_sw_buffer_3.x1.A" "a_n3049_7252#" 0.00698779
cap "a_16088_10322#" "a_16000_10460#" 70.3566
cap "a_12155_7798#" "a_11775_8487#" 3.36364
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "a_n7047_12689#" 2.184
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_13880_2150#" 0.00209695
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 82.6732
cap "hgu_cdac_sw_buffer_0.x5.A" "a_4677_2234#" 0.000665994
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_18679_4644#" 0.289067
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_583_1179#" 158.178
cap "a_1970_1842#" "a_3448_1868#" 0.381319
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_19460_5924#" 0.0727162
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54850_7835#" 177.542
cap "a_1586_2234#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.810733
cap "a_2045_6078#" "hgu_cdac_half_1.d<0>" 0.064337
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0854869
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8710_2530#" 66.2104
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 1.84378
cap "a_n1145_2556#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.05238
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x4.x26.Q" 0.685071
cap "a_17068_5284#" "a_17775_4670#" 0.356169
cap "a_12491_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.00728984
cap "a_9317_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.167157
cap "a_8928_8513#" "a_10076_8879#" 0.213477
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 5.04561
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13462_2234#" 218.203
cap "a_13636_1842#" "a_13476_1179#" 2.59686
cap "a_6816_7317#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000247458
cap "a_9332_12125#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.220722
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_cdac_sw_buffer_3.x7.X" 0.00165107
cap "a_11626_1153#" "a_13163_1153#" 0.198345
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60.8955
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.364478
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53364_7371#" 253.631
cap "a_11319_6951#" "a_12153_6352#" 0.0404152
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.171365
cap "a_14018_1153#" "hgu_cdac_half_0.d<1>" 0.0534804
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_2323_11578#" 0.129306
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "a_6369_6951#" 334.521
cap "a_9332_12401#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.10755
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x22.X" 0.0303127
cap "a_2607_14758#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0381132
cap "a_17068_4644#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 0.356037
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_11102_2530#" 0.00414616
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 731.619
cap "a_108_11334#" "a_544_11360#" 4.12335
cap "a_3695_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 36.7075
cap "a_4738_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 31.3058
cap "hgu_cdac_sw_buffer_0.x4.A" "a_4677_2234#" 0.00083683
cap "hgu_tah_0.sw_n" "a_n6934_15564#" 0.546786
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9115_6951#" 0.50361
cap "a_4143_6951#" "a_5291_7317#" 0.213477
cap "hgu_cdac_sw_buffer_1.x12.X" "a_1196_n1740#" 0.124985
cap "a_8379_1153#" "hgu_cdac_sw_buffer_0.x5.A" 0.398889
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.00559584
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_1886_14958#" 0.157823
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0444236
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 269.33
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_7069_2234#" 0.010756
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" 0.000547447
cap "a_12012_2136#" "hgu_cdac_half_0.db<1>" 0.0426353
cap "a_11853_2234#" "hgu_cdac_half_0.db<0>" 0.000542222
cap "hgu_cdac_sw_buffer_2.x11.A" "hgu_cdac_sw_buffer_2.x7.X" 0.000350128
cap "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" "a_3866_15625#" 0.268565
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 1.40914
cap "hgu_cdac_sw_buffer_0.x5.A" "a_6754_1842#" 0.0203234
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_1.d<1>" 29.1947
cap "a_2262_1153#" "a_2444_2136#" 0.425504
cap "a_16581_5510#" "a_17302_5310#" 1.84901
cap "a_10280_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 5.56697
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 39.302
cap "hgu_sarlogic_flat_0.x1.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 12.4773
cap "a_3866_15901#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 9.95913
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7455_7233#" 16.2764
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9233_1453#" 0.0271596
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_6460_1842#" 0.0207359
cap "a_7707_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.81624
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.240694
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 0.138444
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1.18063
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x10.A" 51.9259
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_6316#" 325.48
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.00520171
cap "hgu_cdac_sw_buffer_1.x5.A" "a_4836_2136#" 0.00264414
cap "a_8379_1153#" "hgu_cdac_sw_buffer_0.x4.A" 0.67795
cap "a_4144_8513#" "a_4424_7317#" 0.00852014
cap "a_4599_8487#" "a_4598_6925#" 0.259422
cap "a_13476_1179#" "hgu_cdac_half_1.db<0>" 0.343528
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0297646
cap "a_11154_8513#" "a_13263_8513#" 0.0993867
cap "a_4680_7798#" "a_4979_7798#" 33.3645
cap "hgu_cdac_sw_buffer_1.x6.A" "a_10624_1868#" 0.00737071
cap "a_10550_13822#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 12.6991
cap "a_9244_11987#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 0.623503
cap "a_11153_6951#" "a_12239_7233#" 9.07266
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6754_1842#" 0.0254983
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17184_4670#" 12.3804
cap "a_3908_1179#" "a_4449_1453#" 137.769
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2287_6052#" 6.70937
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n806_2234#" 0.530863
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_2790_6052#" 0.354824
cap "a_12012_2136#" "a_11966_1179#" 0.0165057
cap "a_11613_6078#" "hgu_cdac_half_1.db<0>" 0.0289608
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x3.x60.CLK" 2.19517
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_cdac_sw_buffer_0.x4.A" 0.00141125
cap "a_7046_1153#" "hgu_sarlogic_flat_0.x3.x57.CLK" 5.43579
cap "a_18058_5316#" "a_18058_5950#" 15.1042
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4532_6951#" 0.0674417
cap "hgu_tah_0.tah_vn" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 1257.15
cap "a_n542_11334#" "a_406_11482#" 0.0173225
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_12827#" 1.33573
cap "a_6817_8879#" "a_6830_7824#" 0.281046
cap "hgu_cdac_sw_buffer_1.x9.A" "a_n412_n464#" 0.00124157
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x14.X" 0.0101213
cap "hgu_cdac_sw_buffer_1.x9.A" "a_14017_1453#" 0.16581
cap "a_7575_7798#" "a_8087_8190#" 0.0668742
cap "a_7371_7798#" "a_8289_7824#" 66.364
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 1.02642
cap "a_14566_8077#" "a_12155_7798#" 4.73295
cap "a_8398_1868#" "a_9233_1453#" 0.102133
cap "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_0.x2.X" 20.2018
cap "a_3448_1868#" "hgu_sarlogic_flat_0.x4.x19.Q" 86.5306
cap "m1_n1268_3183#" "a_13709_1347#" 0.000496299
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7022_15150#" 17.4782
cap "hgu_sarlogic_flat_0.x1.x9.Y" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.497424
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x63.CLK" 29.7136
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.00573015
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 7.00487
cap "a_14358_1179#" "a_14222_1153#" 69.6746
cap "a_9677_8487#" "a_8762_8513#" 125.467
cap "a_7069_2234#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0328048
cap "hgu_tah_0.sw" "a_1478_10968#" 6.15678
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 88.0562
cap "hgu_sarlogic_flat_0.x1.x4.x6.SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 1.38078
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.hgu_cdac_unit_0.CTOP" 7.31749
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_half_0.d<1>" 0.172889
cap "hgu_cdac_sw_buffer_1.x12.X" "hgu_cdac_sw_buffer_1.x5.X" 0.025601
cap "a_10279_6951#" "a_10234_6262#" 0.0100638
cap "a_10710_14512#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.243549
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 202.418
cap "hgu_cdac_sw_buffer_0.x5.A" "a_2544_n241#" 0.0251516
cap "a_3960_3698#" "a_3050_3698#" 0.26428
cap "a_19191_5950#" "a_18058_5950#" 0.256334
cap "a_6990_6925#" "a_6536_8513#" 0.00318275
cap "a_5450_6262#" "a_4978_6052#" 149.863
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4914_7824#" 0.384039
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_2287_6052#" 0.345302
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_11153_6951#" 347.99
cap "a_2045_6078#" "a_2725_6078#" 0.37344
cap "hgu_cdac_half_1.db<2>" "hgu_comp_flat_0.P" 0.00298839
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 800.124
cap "a_12733_1868#" "hgu_cdac_half_0.db<0>" 0.00147905
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0827373
cap "a_n7660_7467#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 95.593
cap "a_2141_2150#" "a_1222_1868#" 9.07266
cap "a_1920_2150#" "a_1676_1842#" 10.4326
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 43973
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x1.x8.S" 0.00839611
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12556_8487#" 99.1394
cap "a_n1149_14360#" "a_n1149_14701#" 12.1079
cap "a_n107_2234#" "a_138_1363#" 0.015096
cap "a_7843_8008#" "a_7597_6951#" 0.0236704
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7771_6925#" 143.615
cap "a_13073_7824#" "a_12871_7824#" 0.367362
cap "a_14679_9742#" "hgu_sarlogic_flat_0.x1.x8.S" 9.05165
cap "a_9222_7824#" "a_8762_8513#" 0.305162
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3954_16039#" 8.4711
cap "m1_n1268_3183#" "a_140_2883#" 0.226118
cap "a_n422_1842#" "a_n472_2150#" 0.0121322
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "a_9739_15176#" 0.0118023
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 2.08435
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_sw_buffer_1.x11.X" 0.0815179
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x57.CLK" 3948.77
cap "hgu_sarlogic_flat_0.x3.x6.X" "a_1454_6950#" 300.466
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x75.Q_N" 0.0468477
cap "hgu_cdac_half_1.d<0>" "a_16427_4670#" 0.403771
cap "a_2285_2234#" "a_3448_1868#" 0.0746361
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.00456222
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12154_8098#" 47.9312
cap "a_n1334_3698#" "hgu_sarlogic_flat_0.x4.x1.X" 128.807
cap "hgu_cdac_sw_buffer_1.x9.A" "a_9461_2234#" 0.00049247
cap "hgu_cdac_sw_buffer_0.x4.A" "a_2544_n241#" 0.0188111
cap "hgu_cdac_half_0.d<1>" "a_14222_1153#" 0.0446413
cap "a_4922_1363#" "a_4677_2234#" 0.015096
cap "hgu_cdac_half_0.db<0>" "hgu_sarlogic_flat_0.x4.x17.X" 0.163096
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x2.floating" 0.0373361
cap "hgu_cdac_sw_buffer_0.x1.X" "hgu_cdac_half_0.d<0>" 22.6871
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_6842_1153#" 0.758738
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.025309
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.db<4>" 1072.52
cap "a_5897_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.701
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_18058_5316#" 0.0557643
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.591445
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n858_2530#" 0.0175308
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.db<2>" 30.5904
cap "a_16287_5924#" "a_16427_5950#" 69.9631
cap "a_7574_6052#" "a_7788_6360#" 10.4326
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_cdac_half_1.d<5>" 0.0395037
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0682593
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16287_4644#" 1.23868
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.21407
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 356.047
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6935_6078#" 0.0418165
cap "a_2774_1545#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00657653
cap "hgu_cdac_sw_buffer_0.x5.A" "a_7949_1868#" 0.00182101
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_1970_1842#" 0.00267383
cap "a_7284_6925#" "a_8927_6951#" 0.198364
cap "hgu_tah_0.sw" "a_334_10968#" 0.0742111
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n4397_8367#" 0.0134396
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x57.CLK" 29.2412
cap "a_12089_6078#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0219087
cap "a_14436_1461#" "hgu_cdac_half_1.db<0>" 0.00641577
cap "a_2820_n241#" "a_2544_n241#" 0.529752
cap "a_7369_6352#" "a_7887_6951#" 0.00505433
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0140666
cap "a_n1158_n1744#" "hgu_cdac_half_0.db<0>" 1.1514
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1164_n241#" 0.0186296
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "a_n55391_7657#" 0.241734
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0154006
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n334_1153#" 18.965
cap "a_18973_5924#" "a_19144_6232#" 6.51542
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x21.Q" 7.09807
cap "a_n1336_1868#" "a_n716_1842#" 149.185
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_19191_5950#" 0.116658
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x28.Q_N" 2.26079
cap "a_18224_5316#" "a_20167_5326#" 0.00483557
cap "a_7371_7798#" "a_8909_7798#" 0.298059
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2369_2234#" 0.468431
cap "hgu_sarlogic_flat_0.x1.x4.x10.A" "hgu_cdac_sw_buffer_3.x11.X" 0.0492682
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6369_6951#" 790.906
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7759_1179#" 14.4025
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16980_5310#" 5.1906
cap "a_16448_15176#" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 13.2415
cap "a_n2301_7728#" "hgu_cdac_sw_buffer_2.x11.A" 240.364
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0159807
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x10.X" 110.562
cap "hgu_cdac_sw_buffer_0.x4.A" "a_7949_1868#" 0.00229484
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n7047_13899#" 0.0681119
cap "a_7771_6925#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0348177
cap "a_4977_6352#" "a_5694_6444#" 0.0445002
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x3.x66.CLK" 34.347
cap "a_9461_2234#" "a_9364_1868#" 3.85505
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5380_8487#" 12.7059
cap "a_108_11334#" "a_192_10793#" 0.0188294
cap "a_2584_1868#" "a_2532_2883#" 0.019156
cap "a_11613_6078#" "a_12291_6444#" 6.51542
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n1287_2708#" 318.317
cap "a_6536_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 19.9211
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0229198
cap "hgu_tah_0.sw" "a_611_11594#" 3.55984
cap "a_4679_6052#" "a_2586_6052#" 0.0637992
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_0.x2.X" 551.766
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 98.4647
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.457983
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0403142
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 25.9997
cap "a_11244_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.00874349
cap "a_2723_6444#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 2.03262
cap "a_9763_7798#" "a_9900_8190#" 9.07266
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 31.9662
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4533_8513#" 0.348179
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.732368
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x1.X" 0.103371
cap "a_7842_6262#" "a_7711_7824#" 0.000172229
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5291_7317#" 0.648191
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0214804
cap "a_11600_7317#" "a_11856_7798#" 0.0170009
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n770_1179#" 15.4824
cap "a_10180_6360#" "hgu_sarlogic_flat_0.x3.x7.X" 0.69973
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 68.9652
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x3.x51.CLK" 84.7021
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x3.Y" 0.367427
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0255058
cap "a_8398_1868#" "hgu_cdac_sw_buffer_1.x3.A" 0.0119188
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1222_1868#" 53.7049
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 334.568
cap "a_11153_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 790.922
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_8762_8513#" 0.0827856
cap "a_4437_6078#" "a_5896_6078#" 0.00905839
cap "a_2672_8795#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.00285475
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_12137#" 0.227678
cap "hgu_cdac_half_0.d<1>" "a_7314_1363#" 0.0215201
cap "a_n7047_11861#" "hgu_cdac_half_1.d<3>" 0.0690466
cap "a_1203_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.513606
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.174016
cap "a_4437_6078#" "a_2586_6052#" 0.311712
cap "a_19460_5924#" "a_19286_5688#" 0.022292
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 93.3019
cap "a_3104_8513#" "a_2036_7824#" 0.399058
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_10673_2708#" 18.1886
cap "a_n3927_7727#" "hgu_cdac_half_1.db<4>" 0.0378512
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6887_11999#" 13.458
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.d<1>" 190.836
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 966.816
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0295833
cap "a_4654_1153#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00993467
cap "a_3504_6078#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.609138
cap "a_1970_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "a_3448_1868#" "a_4677_2234#" 140.289
cap "hgu_cdac_sw_buffer_1.x5.A" "a_6842_1153#" 0.0612075
cap "a_n2785_7946#" "hgu_cdac_half_1.db<4>" 1.88489
cap "a_4654_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.0591283
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 623.895
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n6887_12551#" 0.080526
cap "a_2057_1453#" "hgu_cdac_sw_buffer_1.x5.X" 0.000205459
cap "a_2058_1153#" "hgu_cdac_half_0.d<1>" 0.0706147
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 29.0782
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_4922_2883#" 100.867
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.11085
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16752_6590#" 0.158408
cap "a_6369_6951#" "a_8005_7233#" 0.124974
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 3.3376
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "m1_n1268_3183#" 0.0287792
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6830_7824#" 93.013
cap "a_2584_1868#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.406189
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_3978_8513#" 0.00964349
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n54850_7371#" 27.3191
cap "a_15666_5316#" "a_18412_5310#" 0.00365378
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_comp_flat_0.P" 3.36891
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 21.7987
cap "a_190_n245#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0159822
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9332_12125#" 0.79321
cap "a_9706_1363#" "hgu_cdac_half_0.d<1>" 0.0215201
cap "a_16000_10460#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.189849
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_11538_1842#" 0.870005
cap "hgu_cdac_half_1.db<3>" "a_n2773_7252#" 0.0349859
cap "a_16752_4952#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 24.7328
cap "a_n447_11350#" "hgu_tah_0.sw" 0.0911794
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x4.x25.Q" 0.364287
cap "a_3866_15901#" "a_3954_16039#" 70.3566
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_406_11482#" 380.171
cap "a_1752_8513#" "a_1586_8513#" 619.387
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4739_8513#" 0.019133
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7711_7824#" 0.0405231
cap "a_9522_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0113246
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_4979_7798#" 0.384909
cap "a_4599_8487#" "a_5111_8513#" 0.97482
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 229.053
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.db<4>" 26.4142
cap "a_n55391_7657#" "a_n55674_7657#" 14.4561
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10163_6925#" 2.23558
cap "a_9116_8513#" "a_7772_8487#" 0.00826202
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3929_14788#" 0.128668
cap "a_4124_6052#" "a_4913_6078#" 0.0419646
cap "a_n572_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.5087
cap "a_n422_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.0806348
cap "hgu_sarlogic_flat_0.x4.x21.Q" "hgu_sarlogic_flat_0.x4.x2.A" 1.15877
cap "a_4738_6951#" "a_5314_6951#" 0.00245718
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x1.x8.S" 0.350608
cap "a_7888_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0869471
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_4402_9386#" 0.0816213
cap "a_4196_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.538121
cap "hgu_cdac_sw_buffer_1.x9.A" "a_7046_1153#" 0.0980871
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.716771
cap "a_7370_8098#" "a_6990_6925#" 1.49914
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_half_1.db<1>" 53.8594
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12098_2883#" 6.4314
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_6704_2150#" 0.0216392
cap "a_2501_8487#" "a_4144_8513#" 0.205466
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_1.x7.X" 0.000350128
cap "a_12626_6262#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 181.103
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 264.146
cap "hgu_cdac_half_1.d<1>" "a_1146_7824#" 0.137998
cap "a_1164_n241#" "hgu_cdac_half_0.db<0>" 8.01653
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.0806373
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 51.6951
cap "a_7842_6262#" "a_7370_8098#" 0.00644591
cap "hgu_cdac_sw_buffer_1.x5.A" "a_3499_1331#" 0.0230943
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_cdac_half_0.d<0>" 0.0126352
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.db<4>" 7241.28
cap "a_1970_1842#" "a_2701_2150#" 1.60431
cap "a_1502_2234#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00491406
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "a_n53930_7371#" 153.424
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 2.81195
cap "a_5840_1868#" "a_4677_2234#" 0.0746361
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x34.Q_N" 0.365419
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 1.53613
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2057_1453#" 0.16581
cap "a_n1336_1868#" "a_n107_2234#" 140.289
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_5166_1545#" 0.839156
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 4.66277
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_9676_6925#" 0.0018238
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_4836_2136#" 6.63404
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 0.747457
cap "a_4001_14236#" "a_3929_14236#" 2.2654
cap "hgu_cdac_half_1.d<3>" "a_n6676_7789#" 0.0225102
cap "a_2786_2883#" "a_2714_2883#" 0.663553
cap "hgu_cdac_half_1.db<0>" "a_n7047_12413#" 0.046721
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_9244_11987#" 13.458
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9234_1153#" 21.3377
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.357205
cap "a_7153_2234#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.25295
cap "a_5315_8513#" "a_4739_8513#" 0.00245718
cap "a_9379_10874#" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 17.4782
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_19286_6968#" 0.120037
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_4977_6352#" 0.310488
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14746_2556#" 0.232446
cap "a_18412_5310#" "a_18058_5316#" 65.7504
cap "a_140_2883#" "a_n130_1153#" 0.46292
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_9233_1453#" 0.000839765
cap "hgu_cdac_sw_buffer_0.x3.A" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00190253
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.db<3>" 0.0492381
cap "hgu_cdac_sw_buffer_1.x9.A" "a_9438_1153#" 0.0980871
cap "a_9761_6352#" "hgu_cdac_half_1.db<0>" 0.027389
cap "a_7574_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00943925
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.108332
cap "a_16581_4644#" "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 5.52759
cap "a_14148_1868#" "a_13016_1868#" 2.71589
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 331.702
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16113_6316#" 0.0219795
cap "a_5614_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.80854
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 55.337
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10098_6951#" 0.786839
cap "hgu_sarlogic_flat_0.x4.x32.Q_N" "a_11275_1461#" 0.0556364
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 10.1889
cap "a_11153_6951#" "a_11774_6925#" 116.949
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_3841_14374#" 2.33582
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x4.A" 4.71626
cap "a_4587_1545#" "a_4449_1453#" 0.10945
cap "a_12155_7798#" "a_13263_8513#" 0.667039
cap "m1_n1268_3395#" "a_11070_2234#" 0.0185778
cap "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 2.90912
cap "hgu_cdac_half_1.db<5>" "a_n6676_7789#" 0.100443
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 1484.17
cap "a_6723_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0133968
cap "a_192_1868#" "a_52_2136#" 38.2644
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4144_8513#" 0.00525613
cap "a_6723_6951#" "a_6517_7798#" 0.244253
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0117933
cap "a_5840_1868#" "a_6754_1842#" 139.665
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0669004
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" 192.959
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 384.442
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_6704_2150#" 0.0101002
cap "a_9676_6925#" "a_9894_6951#" 0.37344
cap "a_4449_1453#" "a_4922_2883#" 0.00138877
cap "a_n6526_6819#" "hgu_cdac_sw_buffer_3.x11.X" 0.221457
cap "a_7710_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 40.2966
cap "a_15666_6596#" "a_16287_5924#" 0.0447231
cap "a_2285_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "hgu_cdac_half_1.d<3>" "a_n7760_6349#" 0.187235
cap "a_18058_5316#" "a_19286_5688#" 32.2005
cap "a_12381_6951#" "a_10163_6925#" 0.00185744
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_7370_8098#" 0.194542
cap "a_n55674_7113#" "a_n55487_7371#" 159.568
cap "hgu_tah_0.sw_n" "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" 48.1015
cap "a_9962_2883#" "hgu_cdac_half_1.db<1>" 0.00164748
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0957548
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3695_8513#" 0.994042
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11538_1842#" 461.629
cap "a_12789_7233#" "a_12068_6925#" 1.84901
cap "a_4978_8098#" "a_4144_8513#" 0.0723713
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.x5.X" 10.1017
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_13067_1331#" 0.0249548
cap "a_n412_n464#" "hgu_cdac_sw_buffer_0.x5.X" 0.0292286
cap "a_9620_2136#" "a_9233_1453#" 1.64589
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_3.x11.X" 0.848877
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x6.A" 0.0207524
cap "a_773_1868#" "a_394_2883#" 0.590437
cap "a_12573_8106#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00514047
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0146059
cap "a_7285_8487#" "hgu_sarlogic_flat_0.x3.x4.X" 103.813
cap "a_9522_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.00547262
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0136235
cap "a_n6994_7879#" "hgu_cdac_sw_buffer_3.x11.X" 0.128464
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11756_1868#" 0.61222
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13966_1545#" 1.68343
cap "a_3783_9360#" "a_3408_9386#" 13.9603
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" "a_17775_6606#" 0.0929944
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_0.x11.X" 341.334
cap "a_9233_1453#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.000590216
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.00725444
cap "hgu_cdac_half_1.db<5>" "a_n7760_6349#" 0.559216
cap "a_2701_2150#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0211533
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 0.00812531
cap "a_6517_7798#" "a_6936_7824#" 39.6993
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.397924
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x72.Q_N" 71.6212
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 163.102
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 0.0383704
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0368142
cap "hgu_cdac_sw_buffer_1.x4.A" "a_10675_1331#" 0.0314257
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_7706_6951#" 0.168306
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.0108954
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4599_8487#" 0.133733
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 148.256
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0143606
cap "hgu_sarlogic_flat_0.x3.x72.CLK" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0155604
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x3.X" 5.55423
cap "a_16113_12401#" "a_15953_12539#" 38.8042
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 3.02392
cap "a_10771_1153#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.320977
cap "hgu_cdac_sw_buffer_0.x5.A" "a_8283_1331#" 0.0889424
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 134.494
cap "a_18613_5950#" "a_18505_6316#" 8.11912
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 5.42372
cap "a_11070_2234#" "a_11538_1842#" 63.3099
cap "hgu_sarlogic_flat_0.x3.x1.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.00698672
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16427_5950#" 21.7251
cap "a_n55304_8227#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 0.361166
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x6.X" 0.00418192
cap "m1_n1268_3395#" "a_4068_1842#" 0.0234172
cap "m1_n1268_3183#" "a_3614_1868#" 0.0381521
cap "a_8678_2234#" "m1_n1268_3183#" 0.0273501
cap "a_9146_1842#" "m1_n1268_3395#" 0.0281641
cap "a_4978_8098#" "a_6936_7824#" 0.00974993
cap "a_16581_5924#" "a_16287_5924#" 198.527
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_6968#" 363.278
cap "a_8852_1842#" "a_8379_1153#" 0.436887
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_11830_1153#" 3.71539
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.342526
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 0.479528
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.20712
cap "a_4738_6951#" "a_4892_6925#" 9.42692
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 47.4689
cap "a_4679_6052#" "a_4913_6444#" 9.75667
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 4673.18
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x11.VPWR" 545.992
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0356586
cap "a_2045_6078#" "a_3504_6078#" 0.00658792
cap "a_8479_8513#" "a_8762_8513#" 0.818116
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 128.596
cap "a_8852_1842#" "a_6754_1842#" 0.0175299
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x10.Y" 3.21235
cap "a_n134_11726#" "a_n1149_11676#" 0.364123
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.357704
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1942_n460#" 0.000538633
cap "a_n53551_7657#" "a_n53647_7371#" 0.465119
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17068_5284#" 15.1712
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 4.63719
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x51.Q" 4042.13
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 0.684185
cap "a_11300_6052#" "a_12068_6925#" 0.90566
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_17003_6968#" 1.1358
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "a_n54567_7371#" 0.0130768
cap "a_1107_1331#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0249548
cap "hgu_cdac_sw_buffer_0.x4.A" "a_8283_1331#" 0.155627
cap "a_3841_13822#" "a_4001_13960#" 38.8042
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7176_1868#" 1.10747
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 22.7991
cap "a_3595_1153#" "hgu_cdac_half_0.db<0>" 0.255844
cap "a_382_1179#" "a_138_1363#" 8.06792
cap "a_7370_6052#" "a_6990_6925#" 1.98912
cap "a_16287_5284#" "a_16287_5924#" 9.22741
cap "a_15832_5316#" "a_16113_6316#" 0.156454
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x13.X" 0.113927
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54567_7835#" 168.248
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9620_2136#" 128.7
cap "a_n3877_7252#" "hgu_cdac_sw_buffer_3.x1.A" 115.329
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.d<2>" 0.0600582
cap "a_4362_1842#" "a_3960_3698#" 0.400549
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 149.701
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.d<5>" 6899.4
cap "a_6300_1179#" "a_6460_1842#" 2.59686
cap "a_3595_1153#" "a_2058_1153#" 0.198345
cap "a_n6959_12689#" "a_n7047_12689#" 2.2654
cap "a_n335_1453#" "a_138_1363#" 158.657
cap "a_6_1179#" "a_n334_1153#" 0.0603549
cap "a_4437_6078#" "a_4913_6444#" 1.32533
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x5.X" 0.164764
cap "a_17068_5924#" "a_17068_5284#" 17.1868
cap "hgu_cdac_half_1.d<0>" "a_14245_2234#" 0.0328048
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 1141.93
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0199985
cap "a_16581_4644#" "a_17068_5284#" 0.0768418
cap "a_7842_6262#" "a_7370_6052#" 149.863
cap "a_5840_1868#" "a_7949_1868#" 0.174853
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.db<4>" 430.331
cap "m1_n1268_3395#" "a_1534_2530#" 0.104233
cap "a_n4397_8367#" "a_n4479_7727#" 0.469047
cap "a_9697_6444#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0268422
cap "a_2057_1453#" "a_583_1179#" 0.000558011
cap "a_4677_2234#" "hgu_cdac_sw_buffer_0.x3.A" 0.00094847
cap "a_11601_8879#" "a_11915_8513#" 25.8462
cap "a_16287_4644#" "a_16427_4670#" 69.9631
cap "a_18973_5924#" "a_18819_5676#" 0.157868
cap "hgu_tah_0.sw" "a_1587_9386#" 0.752829
cap "a_6252_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 5.06839
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x11.VPWR" 463.305
cap "a_8005_7233#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.020178
cap "a_18679_5284#" "hgu_sarlogic_flat_0.x5.x1[5].Q" 0.0872273
cap "a_18224_5316#" "a_19372_5310#" 0.213477
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 81.488
cap "a_11626_1153#" "a_11084_1179#" 125.368
cap "a_11625_1453#" "a_11317_1347#" 140.295
cap "hgu_cdac_sw_buffer_0.x11.VPWR" "a_1666_n1100#" 0.0142023
cap "a_18589_5310#" "a_18505_5310#" 9.7173
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 25.8111
cap "a_n7047_12137#" "a_n7047_11861#" 31.6127
cap "a_11300_6052#" "hgu_cdac_half_1.d<0>" 0.107039
cap "a_15666_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 0.107278
cap "a_16287_5284#" "a_16894_5688#" 1.87354
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7784_2883#" 2.44493
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12555_6925#" 115.603
cap "a_4001_14236#" "a_3841_14098#" 38.8042
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.260327
cap "hgu_cdac_sw_buffer_1.x4.A" "hgu_cdac_sw_buffer_1.x5.X" 0.06907
cap "hgu_tah_0.vip" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 1.14625
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 15.7598
cap "a_2532_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 211.988
cap "a_4099_1461#" "a_4450_1153#" 0.0448298
cap "a_9146_1842#" "a_11538_1842#" 0.00936625
cap "a_4398_1545#" "a_4449_1453#" 0.213477
cap "hgu_cdac_sw_buffer_1.x3.A" "a_9620_2136#" 0.0270502
cap "a_n7678_6446#" "hgu_comp_flat_0.RS_p" 1.75474
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 0.486311
cap "a_n890_2234#" "a_n858_2530#" 0.454338
cap "a_8379_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.90571
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_3.x8.X" 0.149988
cap "a_8398_1868#" "hgu_cdac_sw_buffer_1.x6.A" 0.00627504
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5891_1331#" 3.67747
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x1.x8.S" 6.55509
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5557_1868#" 0.384707
cap "hgu_cdac_half_1.db<2>" "a_n6676_7789#" 0.0613987
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9950_1545#" 0.333875
cap "a_6300_1179#" "a_7069_2234#" 0.35913
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_555_10641#" 0.385566
cap "a_1940_8513#" "a_1752_8513#" 163.234
cap "a_3058_6262#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 194.682
cap "a_6754_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0669988
cap "a_3222_8795#" "hgu_sarlogic_flat_0.x1.x8.S" 0.429015
cap "a_n7047_14175#" "hgu_cdac_half_1.d<2>" 0.0771263
cap "a_12089_6444#" "a_11613_6078#" 1.32533
cap "a_2607_14758#" "hgu_sarlogic_flat_0.x2.x1.x4.Y" 0.754063
cap "a_1622_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 3.35398
cap "a_n6887_13485#" "hgu_cdac_half_1.d<5>" 0.00763072
cap "a_6300_1179#" "a_6777_1179#" 0.0195981
cap "a_15666_4670#" "a_17775_4670#" 0.103437
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_cdac_sw_buffer_0.x3.A" 0.00326904
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12358_6052#" 0.00849204
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x8.X" 0.140969
cap "a_11178_1868#" "hgu_cdac_half_1.db<1>" 0.379815
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 3.76596
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_15666_6596#" 47.3574
cap "hgu_sarlogic_flat_0.x5.x1[7].Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.787
cap "a_9209_8879#" "a_9464_7798#" 0.0246413
cap "a_8398_1868#" "a_10624_1868#" 0.0135804
cap "hgu_cdac_half_1.db<0>" "a_4978_6052#" 0.0350813
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10815_2556#" 1.89403
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_1.db<1>" 7.59399
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x21.Q" 1.16074
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0259323
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6536_8513#" 4.93903
cap "a_3595_1153#" "a_3497_2708#" 0.0687266
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x9.Y" 252.776
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16581_5510#" 4.1607
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_0.x2.X" 0.0364923
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6516_6052#" 0.970578
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16020_5310#" 0.0477195
cap "a_4978_6052#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0365312
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 5.85522
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n7047_13347#" 5.54734
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 164.067
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17003_6968#" 0.305188
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 49017.9
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_n1473_7088#" 0.0187784
cap "a_8909_7798#" "a_9464_7798#" 196.703
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_cdac_sw_buffer_2.x8.X" 0.0253873
cap "a_8927_6951#" "a_6369_6951#" 0.00290076
cap "a_7071_6052#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.211774
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9763_7798#" 0.012604
cap "a_17775_5326#" "hgu_sarlogic_flat_0.x5.x1[4].Q" 74.441
cap "a_18058_5316#" "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 0.294089
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 532.016
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q" 2684.2
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.db<1>" 182.465
cap "hgu_cdac_half_1.db<2>" "a_n7760_6349#" 0.364086
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x4.A" 0.394223
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q" 2665.7
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16980_5036#" 0.0617664
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6370_2234#" 4.22064
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 128.419
cap "a_4332_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 164.179
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 4.97804
cap "a_4125_7798#" "a_4332_8513#" 0.343584
cap "a_17068_5924#" "a_16581_5510#" 0.0654072
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_11861#" 0.227678
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.109581
cap "a_16581_4644#" "a_16581_5510#" 10.6184
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 350.109
cap "a_4978_6052#" "a_4978_8098#" 0.724668
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.00191459
cap "a_15832_5316#" "a_16980_5310#" 0.213477
cap "a_9763_7798#" "a_10479_8190#" 1.80337
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.532463
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_2245_6360#" 1.01795
cap "a_8289_7824#" "a_7843_8008#" 36.6828
cap "a_1410_1868#" "a_n1336_1868#" 0.00446409
cap "a_2544_n241#" "hgu_cdac_sw_buffer_0.x3.A" 0.0164812
cap "m1_n1268_3395#" "a_3050_3698#" 0.14135
cap "a_10790_1868#" "hgu_cdac_half_0.db<0>" 0.0184057
cap "hgu_cdac_half_1.db<4>" "hgu_comp_flat_0.P" 0.00465629
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 3.74191
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 2.25414
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 1.15529
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.Q_N" 71.6212
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "a_n6887_12551#" 0.747457
cap "a_454_n939#" "hgu_cdac_sw_buffer_0.x5.X" 14.9914
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x6.X" 22.7358
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0131031
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 553.359
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n1170_1868#" 53.6652
cap "a_2585_6352#" "a_1637_6052#" 0.0076966
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "a_16113_12401#" 0.116889
cap "a_2287_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.874772
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8644_2556#" 0.319859
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "hgu_sarlogic_flat_0.x4.x21.Q" 137.931
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_sarlogic_flat_0.x4.x21.Q" 5.30342
cap "a_5450_6262#" "a_5694_6078#" 8.11912
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6318_2530#" 0.00413438
cap "a_10164_8487#" "a_9967_7798#" 0.443727
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_2790_6052#" 0.0387589
cap "a_11153_6951#" "a_8927_6951#" 0.0400429
cap "a_1019_10793#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 0.0127766
cap "a_n6526_6819#" "hgu_comp_flat_0.Q" 141.372
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55391_7657#" 3.89628
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5182_6052#" 179.474
cap "a_11508_8513#" "a_11601_8879#" 36.6828
cap "hgu_cdac_sw_buffer_0.x4.X" "a_n1190_n245#" 0.0186296
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x22.X" 174.701
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x23.Q" 33.9499
cap "m1_n1268_3395#" "a_6006_1868#" 0.0261119
cap "a_6535_6951#" "a_5205_6951#" 0.0535141
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6318_2530#" 1.89825
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4637_6360#" 1.01795
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1.6532
cap "a_n130_1153#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 1.3155
cap "hgu_tah_0.tah_vn" "hgu_comp_flat_0.Q" 216.022
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n1287_2708#" 27.1027
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x5.x1[4].Q" 0.0121005
cap "hgu_cdac_half_0.db<0>" "a_1502_2234#" 0.000176737
cap "a_11830_1153#" "a_11763_1545#" 0.946053
cap "a_7574_6052#" "a_7507_6444#" 0.946053
cap "a_2585_6352#" "hgu_sarlogic_flat_0.x1.x8.S" 0.143893
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.db<4>" 30.1914
cap "a_6087_8513#" "a_6370_8513#" 0.818116
cap "a_11154_2234#" "a_11244_1842#" 0.0668742
cap "a_9902_7824#" "a_9464_7798#" 2.76336
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.0694693
cap "a_n6994_7879#" "hgu_comp_flat_0.Q" 195.043
cap "a_n6676_7789#" "hgu_comp_flat_0.P" 194.195
cap "a_18819_6956#" "a_19286_6968#" 3.15823
cap "a_10550_14374#" "a_10638_14512#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7711_7824#" 3.10635
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.0292913
cap "a_2057_1453#" "a_1970_1842#" 0.602775
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13016_1868#" 354.47
cap "a_7284_6925#" "a_7683_7317#" 1.32533
cap "a_6816_7317#" "a_7130_6951#" 25.8462
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_half_0.db<1>" 0.0121132
cap "a_10280_8513#" "a_10099_8513#" 0.0411078
cap "a_7949_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.00260552
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18224_5950#" 0.0198719
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" 341.368
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6460_1842#" 313.119
cap "a_n7022_10334#" "hgu_cdac_half_1.db<0>" 0.0566346
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.0283188
cap "a_1732_6052#" "a_2045_6078#" 272.731
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_6596#" 880.056
cap "a_12358_6052#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.11064
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_5206_8513#" 0.026883
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 19.0834
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.919834
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_1970_1842#" 0.963009
cap "a_11244_1842#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0764151
cap "hgu_cdac_half_1.db<0>" "a_n7047_13623#" 0.046721
cap "a_7570_2883#" "hgu_sarlogic_flat_0.x3.x57.CLK" 60.6789
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18505_5036#" 29.1905
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 4.12481
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x23.Q" 0.655908
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0149907
cap "hgu_cdac_sw_buffer_0.x3.A" "hgu_sarlogic_flat_0.x4.x5.Q_N" 108.872
cap "a_7843_8008#" "a_8909_7798#" 0.00798209
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.159818
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_5379_6925#" 0.0136727
cap "m1_n1268_3395#" "a_7228_2136#" 0.0585969
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x1.A" 35.6123
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6676_7789#" 0.235542
cap "a_n1336_1868#" "a_n335_1453#" 0.0699309
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_half_0.db<0>" 0.121967
cap "a_4143_6951#" "a_4598_6925#" 149.006
cap "a_3977_6951#" "a_4424_7317#" 141.081
cap "a_3898_9386#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0557794
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10978_1868#" 0.00929951
cap "a_4125_7798#" "a_3898_9386#" 0.0225017
cap "a_3080_14774#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.00700378
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8423_2556#" 0.795291
cap "a_1534_2530#" "a_2532_2883#" 14.5782
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 1007.34
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_8761_6951#" 146.785
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12555_6925#" 3.84681
cap "a_16221_5950#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0164799
cap "a_n424_3698#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.656479
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 34.6705
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x6.A1" 268.065
cap "a_5176_2883#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.168001
cap "a_n7760_6349#" "hgu_comp_flat_0.P" 14.2613
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x4.x14.X" 1.30428
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 12.5175
cap "a_17068_5924#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.356037
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_0.x1.X" 2.54425
cap "a_4892_6925#" "a_4739_8513#" 0.0160919
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.0130578
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.522115
cap "a_n858_2530#" "a_n643_1347#" 0.00530255
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 4149.68
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 24.1991
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7069_2234#" 227.162
cap "a_10164_8487#" "a_11320_8513#" 0.125397
cap "a_9990_8513#" "a_11154_8513#" 0.0637992
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "hgu_cdac_half_1.db<1>" 0.0232313
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14734_1545#" 0.836955
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 9.03291
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14017_1453#" 0.0323534
cap "a_7030_8106#" "a_6517_7798#" 9.45283
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18923_5310#" 0.264473
cap "a_11388_1868#" "a_10771_1153#" 0.107872
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.17427
cap "a_12359_7798#" "a_12627_8008#" 205.485
cap "a_9877_2150#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0211533
cap "hgu_tah_0.sw" "a_2820_11667#" 0.0210863
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9706_1363#" 9.3345
cap "a_10098_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 0.104803
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0146055
cap "a_n4203_7087#" "hgu_cdac_half_1.db<2>" 0.0106341
cap "m1_n1268_3395#" "a_1676_1842#" 0.0234172
cap "m1_n1268_3183#" "a_1222_1868#" 0.0381521
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "a_3378_9360#" 0.720239
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0736212
cap "a_20167_5326#" "a_19460_5924#" 0.381303
cap "a_15125_1868#" "hgu_sarlogic_flat_0.x4.x20.X" 33.8292
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.x5.X" 225.355
cap "a_6777_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.786839
cap "a_773_1868#" "a_n335_1453#" 0.662528
cap "a_n643_1347#" "a_n334_1153#" 32.6828
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9404_12401#" 4.09158
cap "a_16581_5924#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 602.473
cap "a_16113_5036#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 321.897
cap "a_6535_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 1.8826
cap "a_6990_6925#" "hgu_sarlogic_flat_0.x3.x7.X" 0.484013
cap "a_12069_8487#" "a_12019_8795#" 0.0121322
cap "a_6535_6951#" "a_6517_7798#" 0.348013
cap "a_7574_6052#" "hgu_cdac_half_1.db<0>" 0.0183245
cap "a_3408_9386#" "a_2036_7824#" 0.0146352
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7306_8190#" 3.71287
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_tah_0.tah_vn" 967.704
cap "a_10102_6078#" "a_9966_6052#" 69.9631
cap "a_11300_6052#" "a_9762_6052#" 1.16178
cap "a_2786_2883#" "a_1970_1842#" 0.00711908
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 97.6943
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1495.42
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_8928_8513#" 0.0297498
cap "a_407_11578#" "a_1945_11268#" 1.02052
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7760_6349#" 52.7124
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 143.573
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.d<6>" 0.419325
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x4.x25.Q" 1.19245
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19286_6968#" 0.012706
cap "hgu_cdac_half_1.db<3>" "hgu_cdac_sw_buffer_2.x11.A" 0.6353
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x7.X" 8.25219
cap "a_9244_12539#" "a_9332_12677#" 2.2654
cap "a_11301_7798#" "a_11775_8487#" 0.453779
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x4.X" 0.178944
cap "a_n3387_7727#" "hgu_cdac_sw_buffer_3.x1.A" 0.269088
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.x4.X" 47.982
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n3927_7727#" 25.4201
cap "a_2585_6352#" "a_2521_6444#" 0.213477
cap "a_16113_12677#" "a_16041_12815#" 2.20314
cap "a_7498_2883#" "hgu_sarlogic_flat_0.x3.x36.Q" 5.76574
cap "a_16287_5284#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 510.603
cap "a_4001_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.828649
cap "a_1019_10793#" "hgu_sarlogic_flat_0.x1.x8.S" 21.3389
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_4644#" 479.241
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.x1.A" 2.15646
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n2785_7946#" 0.0139806
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.050221
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x3.x30.Q" 250.922
cap "a_18679_4644#" "a_19286_4670#" 1.87354
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_cdac_sw_buffer_3.x11.X" 0.0127478
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1126.11
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_52_2136#" 147.74
cap "a_9574_1179#" "a_9169_1179#" 0.00245718
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 344.954
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x4.x19.Q" 0.458673
cap "a_9328_7824#" "a_7370_8098#" 0.0365623
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12153_6352#" 7.1166
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6829_6078#" 1.05994
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_cdac_sw_buffer_1.x6.A" 0.0840976
cap "a_2444_2136#" "hgu_cdac_half_0.db<0>" 0.0385227
cap "a_4124_6052#" "a_2287_6052#" 0.00185744
cap "hgu_cdac_half_0.d<0>" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0384731
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_0.x1.X" 24.0843
cap "a_13709_1347#" "a_13494_2530#" 0.00530255
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_12827#" 0.983027
cap "a_n53364_7835#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 54.2311
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_13485#" 0.179953
cap "a_1526_15136#" "a_1418_14758#" 8.11912
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 1.90862
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x9.X" 0.174268
cap "a_2444_2136#" "a_2058_1153#" 0.63508
cap "a_2285_2234#" "a_2057_1453#" 0.00894118
cap "a_6723_6951#" "a_4892_6925#" 0.0341697
cap "hgu_cdac_sw_buffer_2.x12.X" "hgu_sarlogic_flat_0.x4.x19.Q" 2.35555
cap "a_3841_14650#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 0.966563
cap "a_n7047_14175#" "a_n6959_14175#" 2.2654
cap "a_4892_6925#" "a_4144_8513#" 0.00204546
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7284_6925#" 0.465681
cap "a_2900_8879#" "a_1752_8513#" 0.213477
cap "a_2672_8795#" "a_2207_8487#" 0.946053
cap "a_10638_14650#" "a_10710_14512#" 2.2654
cap "a_14654_7525#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.160111
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.d<5>" 0.00197452
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "a_13072_6078#" 31.7265
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2323_11578#" 614.048
cap "a_n542_11334#" "a_n134_11726#" 0.603924
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_0.x6.A" 0.0139174
cap "a_9522_6951#" "a_8927_6951#" 1.18465
cap "a_9379_10874#" "a_9291_10736#" 70.3566
cap "m1_n1268_3183#" "a_12098_2883#" 0.226118
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_1454_6950#" 6.85333
cap "a_n55391_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 2.31375
cap "a_9967_7798#" "a_9989_6951#" 0.0433273
cap "a_10771_1153#" "hgu_sarlogic_flat_0.x4.x17.X" 0.00163638
cap "hgu_cdac_half_1.d<6>" "a_n7047_14175#" 0.0511621
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x4.x19.Q" 1.49844
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.25789
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2106.75
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_1.x11.VPWR" 0.984611
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0498673
cap "hgu_cdac_half_1.d<3>" "a_n7047_13899#" 0.0690466
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 1.33054
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9371_1545#" 0.968706
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12870_6444#" 0.116624
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4842_7233#" 10.6642
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_4449_1453#" 0.0288925
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_half_1.d<5>" 29.549
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x5.X" 0.0695268
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.0924285
cap "a_9364_1868#" "a_8996_1868#" 0.333727
cap "hgu_cdac_sw_buffer_1.x5.A" "a_11317_1347#" 0.0243815
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x11.X" 0.310432
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_12240_8795#" 0.664895
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5176_2556#" 0.233791
cap "a_9620_2136#" "hgu_cdac_sw_buffer_1.x6.A" 0.0051957
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_66_11360#" 0.139746
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_7949_1868#" 28.519
cap "a_3695_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 2.43661
cap "m1_n1268_3183#" "a_9234_1153#" 0.00115803
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12294_7824#" 0.671334
cap "a_16581_5924#" "a_16980_6316#" 1.32533
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14734_1545#" 4.2023
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 69.6189
cap "a_2786_2883#" "hgu_sarlogic_flat_0.x4.x19.Q" 5.10914
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_3.x4.X" 41.3607
cap "a_12871_8190#" "a_12154_8098#" 0.0445002
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_0.x5.A" 0.728659
cap "a_3499_1331#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 3.44567
cap "a_10675_1331#" "hgu_cdac_half_0.d<0>" 0.0176576
cap "a_6194_1868#" "a_6370_2234#" 0.898742
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x24.Q" 8.93437
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_1.x6.A" 0.0520565
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.11743
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.00100172
cap "a_5840_1868#" "a_6972_1868#" 2.71589
cap "a_6829_6078#" "a_7771_6925#" 0.840356
cap "a_8283_1331#" "hgu_sarlogic_flat_0.x4.x29.Q_N" 190.458
cap "a_5182_6052#" "a_5495_6951#" 0.034932
cap "a_6370_8513#" "a_5206_8513#" 0.0637992
cap "a_6536_8513#" "a_5380_8487#" 0.18298
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_9676_6925#" 0.0163482
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.d<0>" 17.4599
cap "a_192_1868#" "hgu_sarlogic_flat_0.x3.x51.Q" 4.31299
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_8087_7824#" 0.238243
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x4.X" 0.00120556
cap "a_13016_1868#" "a_13930_1842#" 139.667
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x4.x16.X" 0.0152124
cap "a_16113_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.02202
cap "hgu_cdac_sw_buffer_3.x11.A" "a_n4397_8367#" 652.268
cap "a_10234_6262#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0303871
cap "a_9461_2234#" "a_9568_1868#" 7.07352
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.00849697
cap "a_9620_2136#" "a_10624_1868#" 0.685667
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.0151477
cap "hgu_sarlogic_flat_0.x3.x48.Q_N" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0810829
cap "a_1196_n1740#" "hgu_cdac_half_0.d<0>" 0.629535
cap "hgu_tah_0.sw_n" "a_108_11334#" 0.0800126
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x3.x48.Q_N" 123.549
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 392.982
cap "hgu_cdac_half_1.d<3>" "a_n1749_7728#" 0.624965
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_10279_6951#" 0.0160947
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 27.951
cap "hgu_cdac_sw_buffer_0.x6.A" "a_10675_1331#" 0.116246
cap "hgu_cdac_half_1.db<0>" "a_13667_1461#" 0.424976
cap "hgu_sarlogic_flat_0.x4.x27.X" "hgu_sarlogic_flat_0.x4.x19.Q" 7.69725
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_0.x4.A" 1.24316
cap "a_12490_6951#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0122555
cap "a_7284_6925#" "a_6086_6951#" 0.0561836
cap "a_10680_6078#" "hgu_sarlogic_flat_0.x3.x7.X" 154.521
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_sw_buffer_1.x5.A" 0.0592115
cap "a_3894_2234#" "a_4002_1868#" 8.06792
cap "a_n54471_7113#" "a_n54284_7371#" 159.581
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.63046
cap "a_n447_11350#" "hgu_cdac_half_1.d<2>" 0.00637739
cap "a_18058_5316#" "a_20167_5326#" 0.103437
cap "a_9627_8795#" "a_8762_8513#" 2.75572
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 3.02392
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_1.db<0>" 97.3487
cap "a_7071_6052#" "a_7507_6444#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 1.02528
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x57.Q_N" 1.07223
cap "a_6829_6078#" "a_6935_6078#" 55.1903
cap "a_n876_1179#" "a_n858_2530#" 0.343514
cap "a_n4203_7087#" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 0.34304
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4598_6925#" 7.9802
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.857818
cap "a_1610_1868#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.379031
cap "a_10075_7317#" "a_9676_6925#" 1.32533
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.00854349
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_1.x11.VPWR" 43.1548
cap "a_17068_4644#" "a_17184_4670#" 39.6993
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[1].Q" 137.926
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x63.CLK" 180.152
cap "hgu_cdac_half_1.d<2>" "hgu_cdac_sw_buffer_2.x11.A" 0.154262
cap "a_18058_4670#" "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 0.107278
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x3.X" 1.01388
cap "hgu_cdac_half_0.db<0>" "a_4836_2136#" 0.0385227
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "a_14591_9328#" 9.95913
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 218.267
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2975_1179#" 0.190118
cap "hgu_tah_0.sw_n" "a_2323_10792#" 7.83679
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0143115
cap "a_n876_1179#" "a_n334_1153#" 125.365
cap "a_18224_4670#" "a_19372_5036#" 0.213477
cap "a_3977_6951#" "a_5205_6951#" 33.3645
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.206821
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 31.9978
cap "a_6006_1868#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.538235
cap "a_16894_4670#" "a_16894_5688#" 4.09562
cap "hgu_cdac_sw_buffer_1.x3.A" "a_15125_1868#" 0.00122291
cap "a_7182_1179#" "a_7314_1363#" 24.999
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17302_6590#" 0.405768
cap "hgu_cdac_half_1.d<0>" "a_n6887_13485#" 0.0125707
cap "a_6348_2883#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.26268
cap "a_7771_6925#" "a_9676_6925#" 0.037086
cap "a_6006_1868#" "a_6370_2234#" 1.80337
cap "a_6460_1842#" "a_6194_1868#" 0.080689
cap "a_10771_1153#" "hgu_cdac_half_0.d<1>" 0.0974512
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 3.40353
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_12626_6262#" 0.0498461
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1203_1153#" 1.3712
cap "a_18613_5688#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.31186
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n55304_6595#" 0.0394002
cap "hgu_cdac_sw_buffer_1.x4.A" "a_1970_1842#" 0.00108209
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 0.0509787
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_12358_6052#" 0.270065
cap "a_6754_1842#" "a_7046_1153#" 2.51067
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_4014_1179#" 3.34417
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.419625
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 2.77375
cap "a_18505_5036#" "a_18505_5310#" 4.45453
cap "a_18679_4644#" "a_18973_5510#" 0.0494487
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_half_1.db<0>" 0.0627419
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4677_2234#" 6.088
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 256.312
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5318_6078#" 0.990657
cap "a_10638_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 1.29601
cap "hgu_sarlogic_flat_0.x4.x8.X" "a_1970_1842#" 0.0489777
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 319.702
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x4.x22.X" 128.841
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_half_0.d<0>" 25.0576
cap "a_6286_2234#" "hgu_cdac_half_0.db<0>" 0.000176737
cap "a_8283_1331#" "hgu_cdac_sw_buffer_0.x3.A" 0.209682
cap "a_18058_6596#" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 0.294089
cap "a_9233_1453#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 3.79753
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_2585_6352#" 0.0107905
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6925_2150#" 0.00295852
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 2.184
cap "a_14654_8215#" "hgu_sarlogic_flat_0.x1.x8.S" 0.79321
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 693.393
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0997175
cap "hgu_cdac_half_1.db<0>" "a_12543_1179#" 0.060853
cap "a_8908_6052#" "a_8813_6052#" 96.845
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_20768_8628#" 0.168255
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 218.608
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x1.x8.S" 0.0104695
cap "a_11301_7798#" "a_9464_7798#" 0.00185744
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3929_14374#" 0.672934
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 918.556
cap "a_12155_7798#" "a_11814_8106#" 0.124974
cap "a_1164_n241#" "hgu_cdac_sw_buffer_1.x11.VPWR" 218.589
cap "a_2398_1179#" "a_1516_1179#" 9.25861
cap "a_1418_14758#" "a_1592_14732#" 205.485
cap "hgu_sarlogic_flat_0.x4.x1.X" "m1_n1268_3395#" 0.187034
cap "a_13262_6951#" "a_12154_6052#" 0.482788
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12153_6352#" 7.49528
cap "a_7228_2136#" "hgu_sarlogic_flat_0.x3.x36.Q" 2.05661
cap "hgu_cdac_sw_buffer_1.x5.X" "hgu_cdac_sw_buffer_0.x6.A" 0.016165
cap "hgu_sarlogic_flat_0.x4.x2.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.86948
cap "a_11317_1347#" "hgu_cdac_half_1.db<1>" 0.462391
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.00194484
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0173755
cap "a_9677_8487#" "a_10398_8795#" 1.84901
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x11.X" 11740.8
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x1.X" 61.0341
cap "hgu_cdac_half_1.db<0>" "a_n1473_7088#" 0.435031
cap "m1_n1268_3395#" "a_8232_1868#" 0.0353356
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6754_1842#" 0.00267034
cap "a_7574_6052#" "a_7710_6078#" 69.9631
cap "hgu_cdac_half_1.db<0>" "a_7071_6052#" 0.00923252
cap "a_n890_2234#" "a_n982_1868#" 36.9161
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n6959_11861#" 2.2654
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2268_n241#" 1.77721
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.535229
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0603846
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9244_12539#" 0.0790112
cap "a_6533_1347#" "a_5987_1153#" 207.499
cap "a_3894_2234#" "m1_n1268_3183#" 0.0273501
cap "a_4362_1842#" "m1_n1268_3395#" 0.028398
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x54.CLK" 254.174
cap "a_n2025_7088#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0203217
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_4922_1363#" 4.2966
cap "hgu_cdac_sw_buffer_1.x1.A" "a_2808_n935#" 0.00299051
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 994.438
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4544_7824#" 0.0102893
cap "a_n6887_13485#" "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 0.747457
cap "a_n1058_3698#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 405.33
cap "a_6829_6078#" "a_6830_7824#" 0.179934
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00305917
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13370_1868#" 1.39342
cap "a_9222_7824#" "a_9698_8190#" 1.32533
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6704_2150#" 9.83667
cap "a_6006_1868#" "a_6460_1842#" 116.99
cap "a_8927_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.181509
cap "a_8761_6951#" "a_8762_8513#" 0.690418
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9291_10460#" 0.150221
cap "a_19286_6968#" "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 0.00957561
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11132_2883#" 0.573634
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9332_11849#" 2.2654
cap "a_8908_6052#" "a_9382_6925#" 0.250162
cap "a_3866_15901#" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 8.66384
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x1.x8.S" 182.391
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 382.847
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 509.788
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 0.491274
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.d<1>" 95.1726
cap "a_9332_12677#" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.519715
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x10.A" 129.467
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.d<5>" 827.974
cap "a_4978_6052#" "a_4892_6925#" 0.219487
cap "a_1676_1842#" "hgu_sarlogic_flat_0.x3.x30.Q" 2.63568
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84668.5
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7029_6360#" 5.06036
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_half_0.d<0>" 0.0360917
cap "a_19395_5688#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.0269096
cap "a_n964_n464#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0664763
cap "a_4438_7824#" "a_4144_8513#" 0.906114
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_15666_4670#" 262.821
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_half_1.db<2>" 0.0406925
cap "a_2530_1363#" "hgu_cdac_sw_buffer_1.x6.X" 0.00537538
cap "a_14726_7663#" "a_14726_7939#" 31.6127
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x5.X" 0.000894452
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1454_6950#" 426.044
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17775_5950#" 33.0936
cap "a_n197_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 16.4183
cap "hgu_cdac_sw_buffer_1.x8.X" "a_1390_n460#" 107.446
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4029_6052#" 10.4667
cap "a_2347_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.43966
cap "a_4587_1545#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.0276743
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x28.Q" 0.109042
cap "a_2057_1453#" "a_2544_n241#" 0.00145171
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 160.271
cap "a_5897_7824#" "a_5451_8008#" 36.6828
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4922_2883#" 256.47
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x12.X" 304.977
cap "a_6925_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0371316
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x4.x32.Q_N" 32.3699
cap "a_1382_10641#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.022684
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 56.5152
cap "a_18679_5284#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 505.107
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "a_n1149_11676#" 10.4149
cap "a_n770_1179#" "a_n716_1842#" 0.0107488
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.571474
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_3908_1179#" 0.527516
cap "a_3977_6951#" "a_4978_8098#" 0.0649894
cap "hgu_sarlogic_flat_0.x3.x20.Q" "a_4030_7798#" 0.00509028
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.0226437
cap "a_4125_7798#" "a_4030_7798#" 96.845
cap "a_12098_1363#" "a_11538_1842#" 0.269695
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_10176_2883#" 0.543996
cap "a_7888_8513#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.0115752
cap "hgu_cdac_half_1.db<4>" "a_n6676_7789#" 0.0839884
cap "a_15666_4670#" "a_16581_4644#" 125.474
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.0468249
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x6.A" 0.144567
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 1.38078
cap "a_11720_7824#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.000288543
cap "a_5557_1868#" "m1_n1268_3183#" 0.0245161
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_16581_5924#" 0.385246
cap "a_17775_5950#" "a_17068_5924#" 96.845
cap "a_3960_3698#" "hgu_cdac_half_1.db<1>" 1.15451
cap "hgu_cdac_sw_buffer_0.x5.A" "a_13930_1842#" 0.0203234
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n55674_7657#" 12.6284
cap "a_7069_2234#" "a_6006_1868#" 33.3567
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_7771_6925#" 0.00278437
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_8813_6052#" 0.0473204
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8883_1461#" 0.0198364
cap "a_11685_8879#" "a_11154_8513#" 1.80337
cap "a_2285_2234#" "hgu_cdac_sw_buffer_1.x4.A" 0.00474366
cap "a_9763_7798#" "a_11856_7798#" 0.00166792
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4143_6951#" 0.365408
cap "a_2151_6078#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 7.85337
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 0.00527243
cap "a_13163_1153#" "a_14490_1363#" 0.000459044
cap "a_407_11578#" "hgu_sarlogic_flat_0.x1.x4.OUT" 0.0235928
cap "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 2.02697
cap "a_13476_1179#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0440637
cap "a_3314_11664#" "a_2820_11667#" 0.145123
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_12555_6925#" 0.00640449
cap "hgu_cdac_sw_buffer_0.x4.A" "a_13930_1842#" 0.0254983
cap "a_4679_6052#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.0293415
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7369_6352#" 0.675634
cap "a_7371_7798#" "a_7030_8106#" 0.124974
cap "a_8478_6951#" "a_7370_6052#" 0.482788
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.134663
cap "a_13182_1868#" "a_13016_1868#" 785.621
cap "a_4914_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.0403825
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.0522161
cap "a_n1189_1153#" "a_138_1363#" 0.000459044
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.663864
cap "a_12672_8513#" "a_12069_8487#" 55.1903
cap "a_18973_5510#" "a_18224_5950#" 0.0145173
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n53647_7371#" 52.5081
cap "a_7314_1363#" "a_6842_1153#" 149.675
cap "hgu_cdac_sw_buffer_1.x11.A" "a_1114_n1100#" 240.364
cap "a_3104_8513#" "a_2814_8513#" 28.1914
cap "a_1137_14764#" "a_2373_14732#" 26.4449
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_1.x9.A" 5.38572
cap "hgu_cdac_half_1.d<3>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0347184
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 11.5642
cap "a_10978_1868#" "a_10624_1868#" 45.5364
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0899523
cap "a_7371_7798#" "a_6535_6951#" 0.0604129
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11763_1545#" 0.966859
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_13930_1842#" 0.00267383
cap "hgu_cdac_half_1.db<4>" "a_n7760_6349#" 0.47983
cap "a_6724_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.00457086
cap "a_3960_3698#" "hgu_cdac_half_1.d<1>" 0.370014
cap "a_1203_1153#" "a_583_1179#" 0.00826202
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6935_6078#" 2.25597
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16113_6316#" 0.482208
cap "a_5064_8795#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.6446
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8814_7798#" 188.818
cap "hgu_cdac_half_0.db<1>" "a_6841_1453#" 0.252084
cap "hgu_cdac_half_0.db<0>" "a_6842_1153#" 0.142491
cap "a_n54754_7113#" "a_n54752_8227#" 0.185917
cap "a_n54567_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 54.7787
cap "a_18819_6956#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.0876975
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_3448_1868#" 354.478
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_1752_8513#" 0.151795
cap "a_14566_8353#" "a_14654_8491#" 2.2654
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.x4.X" 0.00431441
cap "a_7228_2136#" "a_7069_2234#" 207.493
cap "a_n3927_7727#" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0.0245512
cap "a_10871_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 184.264
cap "a_10023_11664#" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.00895924
cap "a_n572_1868#" "a_n716_1842#" 69.6746
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_8288_6078#" 31.7938
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.117252
cap "a_6991_8487#" "a_6936_7824#" 0.00814303
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_11709_8513#" 0.0398682
cap "a_6841_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00578692
cap "a_1587_9386#" "hgu_sarlogic_flat_0.x3.x5.X" 5.71266
cap "hgu_sarlogic_flat_0.x4.x14.X" "a_8283_1331#" 2.59492
cap "a_11626_1153#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 661.219
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5111_8513#" 0.555003
cap "a_n782_1868#" "a_n1336_1868#" 2.0574
cap "a_11317_1347#" "a_11190_1179#" 25.6382
cap "a_2476_1461#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.71146
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8762_8513#" 0.0367335
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "a_10023_11461#" 0.693197
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 182.21
cap "a_9761_6352#" "a_9464_7798#" 0.00474824
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14490_1363#" 4.43153
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 9.29347
cap "m1_n1268_3395#" "a_n716_1842#" 0.0234172
cap "m1_n1268_3183#" "a_n1170_1868#" 0.0381521
cap "a_14591_9604#" "a_14679_9742#" 70.3566
cap "a_8928_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.18657
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_8762_8513#" 270.336
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x3.x27.Q" 0.0111656
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x21.Q_N" 27.8279
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.00013904
cap "a_n6676_7789#" "a_n7760_6349#" 25.7488
cap "a_14132_1179#" "a_13709_1347#" 3.85505
cap "a_14358_1179#" "a_13476_1179#" 9.25861
cap "a_11154_8513#" "a_12069_8487#" 125.469
cap "a_n1158_n1744#" "a_n1190_n245#" 0.0191688
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_1886_14958#" 176.771
cap "a_3326_3698#" "hgu_sarlogic_flat_0.x4.x24.Q" 23.2525
cap "a_9379_10322#" "a_9291_10460#" 70.3566
cap "a_16000_10460#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 0.150221
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 0.00179171
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.x3.X" 0.726676
cap "a_9244_12539#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 1.0898
cap "a_6533_1347#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 3.21627
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x6.X" 1.16248
cap "a_10815_2883#" "hgu_cdac_half_1.db<1>" 1.0471
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.d<3>" 64.4312
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1749_1347#" 0.0237781
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 0.0245719
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0722926
cap "a_3783_9360#" "a_3378_9360#" 19.6973
cap "a_15832_5316#" "a_16581_5924#" 0.0145173
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 238.335
cap "a_16113_5036#" "a_15832_5316#" 0.114499
cap "a_16894_4670#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 361.025
cap "m1_n1268_3183#" "a_13016_1868#" 0.0519391
cap "a_12068_6925#" "a_12239_7233#" 6.51542
cap "hgu_cdac_half_1.d<6>" "hgu_cdac_sw_buffer_2.x11.A" 8.19701
cap "a_11625_1453#" "a_11538_1842#" 0.602775
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x3.x72.CLK" 14.8811
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_n1287_2708#" 196.633
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_14544_1868#" 0.405485
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x1.X" 25.7915
cap "a_6535_6951#" "a_4892_6925#" 0.289483
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_sw_buffer_0.x2.X" 22307.1
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_10673_2708#" 4.87122
cap "hgu_cdac_half_0.db<0>" "a_3499_1331#" 0.0555188
cap "a_9990_8513#" "a_8928_8513#" 136.691
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19395_6968#" 0.0556494
cap "a_14591_9880#" "a_14679_9742#" 70.3566
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x5.x1[4].Q" 43.9516
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 248.812
cap "a_13476_1179#" "hgu_cdac_half_0.d<1>" 0.0542822
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_5183_7798#" 0.00439382
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_half_1.d<0>" 36.3331
cap "hgu_cdac_sw_buffer_1.x4.A" "a_4677_2234#" 0.000275943
cap "a_17302_6590#" "a_18058_6596#" 0.0405978
cap "hgu_cdac_half_0.db<1>" "a_13163_1153#" 0.315673
cap "a_20167_5950#" "a_19460_6564#" 0.356169
cap "a_14726_7663#" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 0.080526
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5840_1868#" 354.479
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2786_2556#" 0.208093
cap "a_n6292_6446#" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 55.5814
cap "hgu_cdac_half_1.d<0>" "a_n542_11334#" 0.00500504
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_2287_6052#" 0.0159807
cap "a_3960_3698#" "hgu_sarlogic_flat_0.x4.x11.X" 0.300731
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1516_1179#" 2.57416
cap "a_2058_1153#" "a_3499_1331#" 0.539343
cap "a_7153_2234#" "a_6754_1842#" 0.940588
cap "a_16020_6590#" "a_16113_6590#" 36.6828
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x10.Y" 94.6543
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 486.309
cap "a_6604_1868#" "a_6286_2234#" 24.999
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_13899#" 13.8711
cap "a_6421_6052#" "a_6422_7798#" 0.0106525
cap "a_2521_6444#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0416039
cap "a_3222_8795#" "a_2501_8487#" 1.84901
cap "a_15832_5316#" "a_16287_5284#" 152.989
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x1.x27.Q_N" 3.20576
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_n643_1347#" 0.00905909
cap "a_3314_11664#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.00856195
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13067_1331#" 3.67693
cap "a_13163_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.73959
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_0.x11.X" 24.3728
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_9902_7824#" 0.0288068
cap "a_4544_7824#" "a_4914_7824#" 0.0411078
cap "a_611_11594#" "a_108_11334#" 1.87354
cap "a_13370_1868#" "a_13930_1842#" 0.0123524
cap "a_13546_2234#" "a_13462_2234#" 9.7173
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 733.007
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_18224_5316#" 0.00168127
cap "a_19144_5310#" "a_18679_5284#" 0.946053
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x7.X" 880.453
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_sw_buffer_2.x1.A" 0.000230227
cap "a_n148_n1104#" "a_n86_n245#" 0.494922
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6830_7824#" 1.26084
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x1.x8.S" 1.69557
cap "hgu_cdac_half_1.d<3>" "a_n7766_6446#" 0.0160419
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 1179.18
cap "a_n2219_8368#" "a_n607_7947#" 3.28854
cap "a_2188_1868#" "a_1970_1842#" 0.37344
cap "a_n7047_13347#" "hgu_cdac_half_1.d<3>" 0.0690466
cap "a_n2025_7088#" "hgu_cdac_sw_buffer_2.x8.X" 107.446
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0028643
cap "a_8379_1153#" "hgu_cdac_sw_buffer_1.x4.A" 0.149305
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x1.A" 211.39
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 377.788
cap "a_11600_7317#" "a_11153_6951#" 149.863
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.148929
cap "a_3908_1179#" "a_3614_1868#" 0.238048
cap "a_7710_6078#" "a_7071_6052#" 3.15823
cap "a_1107_1331#" "a_1105_2708#" 0.100453
cap "a_2584_1868#" "a_2530_1363#" 0.0253556
cap "hgu_cdac_sw_buffer_1.x4.A" "a_6754_1842#" 0.00201107
cap "a_4438_7824#" "a_4978_6052#" 0.00139519
cap "a_6991_8487#" "a_7456_8795#" 0.946053
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4979_7798#" 440.234
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_6369_6951#" 0.0703567
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_6491_1461#" 2.78779
cap "a_15832_5950#" "a_16287_5924#" 151.807
cap "a_15666_5950#" "a_16113_6316#" 149.863
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "a_12556_8487#" 0.0184459
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7502_6951#" 0.619879
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_6006_1868#" 2.31397
cap "a_6_1179#" "hgu_cdac_sw_buffer_0.x6.X" 0.0083473
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_half_0.db<1>" 0.544031
cap "a_6841_1453#" "a_4449_1453#" 0.000949706
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.0039803
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.db<1>" 68.5107
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 17.4782
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.558577
cap "hgu_cdac_half_1.db<5>" "a_n7766_6446#" 0.0475489
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_18819_5676#" 0.358069
cap "a_16221_6968#" "a_15832_6596#" 1.13658
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "a_n1149_11676#" 1.69257
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x24.Q" 1.48899
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "a_n55304_6595#" 190.603
cap "hgu_sarlogic_flat_0.x3.x3.X" "hgu_sarlogic_flat_0.x3.x7.X" 0.116856
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4977_6352#" 0.147008
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_1056_1868#" 57.6023
cap "a_4212_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 1.20296
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9966_6052#" 0.542727
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_1.x6.A" 0.0487681
cap "hgu_sarlogic_flat_0.x1.x2.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 192.959
cap "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 8.86387
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0167454
cap "a_n7022_10886#" "a_n7022_10610#" 31.6127
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n1149_11676#" 8.92403
cap "a_7130_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.00547262
cap "a_11153_6951#" "a_10870_6951#" 0.818116
cap "a_6533_1347#" "hgu_cdac_sw_buffer_1.x5.A" 0.0243815
cap "a_16427_4670#" "a_17003_4670#" 0.00245718
cap "a_8692_1179#" "a_6841_1453#" 0.262179
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.00518905
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x4.X" 425.179
cap "a_1203_1153#" "a_1970_1842#" 2.58992
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x29.Q_N" 27.8946
cap "a_n572_1868#" "a_n107_2234#" 3.15823
cap "a_n53647_7835#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 19.812
cap "a_13182_1868#" "hgu_cdac_sw_buffer_0.x5.A" 0.0229031
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x51.Q" 237.733
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x3.x66.CLK" 374.901
cap "a_n685_1461#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0534043
cap "a_n3877_7252#" "hgu_tah_0.tah_vn" 0.0239724
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.0823578
cap "a_7369_6352#" "hgu_cdac_half_1.db<1>" 0.0193133
cap "a_3499_1331#" "a_3497_2708#" 0.100453
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.00213675
cap "a_n447_11350#" "a_108_11334#" 196.703
cap "a_8908_6052#" "a_9222_7824#" 0.00504898
cap "a_15832_5950#" "a_16894_5688#" 0.09028
cap "a_8852_1842#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200.461
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_11153_6951#" 0.0269325
cap "a_9899_6444#" "hgu_sarlogic_flat_0.x3.x7.X" 0.952241
cap "hgu_cdac_half_1.db<0>" "a_10624_1868#" 0.00495488
cap "hgu_cdac_half_0.db<1>" "a_4450_1153#" 0.176523
cap "a_n54471_7113#" "a_n54752_6595#" 7.35626
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16221_6968#" 0.12701
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.632394
cap "a_7508_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.744102
cap "m1_n1268_3183#" "a_52_2136#" 0.0862369
cap "m1_n1268_3395#" "a_n107_2234#" 0.00410933
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x13.X" 0.167596
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7228_2136#" 128.524
cap "a_1123_11360#" "hgu_sarlogic_flat_0.x1.x8.S" 0.651197
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.d<1>" 128.821
cap "a_9620_2136#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 2.34952
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 164.641
cap "a_4450_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0075381
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8281_2708#" 18.2019
cap "a_10790_1868#" "a_10771_1153#" 0.490884
cap "a_14245_2234#" "a_14490_1363#" 0.015096
cap "a_3929_14512#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.852074
cap "a_2268_n241#" "hgu_cdac_sw_buffer_1.x6.A" 0.150211
cap "hgu_cdac_half_1.d<1>" "a_13462_2234#" 0.070317
cap "hgu_cdac_sw_buffer_1.x4.A" "a_2544_n241#" 32.6741
cap "a_n1189_1153#" "a_n1336_1868#" 1.75801
cap "hgu_cdac_half_1.db<2>" "hgu_sarlogic_flat_0.x4.x19.Q" 0.00340189
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_407_11578#" 0.000136447
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2373_14732#" 567.017
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18679_6564#" 2.95314
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_18505_6590#" 0.120427
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 245.062
cap "a_13182_1868#" "hgu_cdac_sw_buffer_0.x4.A" 0.0292672
cap "hgu_cdac_half_0.db<1>" "a_8925_1347#" 0.0723091
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12154_6052#" 0.198689
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 4.97804
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16197_6316#" 0.441226
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 1.88053
cap "a_2774_1179#" "a_2975_1179#" 0.380639
cap "a_6086_6951#" "a_6369_6951#" 0.818116
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00516433
cap "a_n53551_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 19.5028
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x4.x29.Q" 51.0627
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9316_6951#" 0.632441
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_sw_buffer_1.x5.A" 0.0592115
cap "a_1993_1179#" "a_1622_1179#" 0.0419326
cap "a_342_11360#" "a_406_11482#" 0.213477
cap "a_4977_6352#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0418327
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 1194.54
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.248069
cap "m1_n1268_3395#" "a_394_2883#" 0.083516
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.00770423
cap "a_9332_12815#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.566341
cap "a_16197_6590#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.52581
cap "a_7369_6352#" "hgu_cdac_half_1.d<1>" 0.0535892
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.00763678
cap "a_1920_2150#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.00300593
cap "a_n422_1842#" "a_1970_1842#" 0.00936625
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.146322
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.638094
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_half_0.d<0>" 22.7384
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 17.6563
cap "a_4893_8487#" "a_4739_8513#" 9.42692
cap "a_n6934_15564#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.148662
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" 0.268565
cap "a_3007_2556#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0264722
cap "a_14661_2150#" "hgu_sarlogic_flat_0.x4.x34.Q_N" 0.0365283
cap "a_6704_2150#" "a_6006_1868#" 2.75572
cap "a_n1147_7253#" "a_n2219_8368#" 0.515439
cap "a_12068_6925#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 351.996
cap "a_9626_7233#" "a_9676_6925#" 0.0121322
cap "a_407_11578#" "a_1325_11738#" 70.8078
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2454.03
cap "a_13163_1153#" "a_13780_1868#" 0.107872
cap "a_8398_1868#" "a_9620_2136#" 49.3794
cap "a_5166_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.226729
cap "a_9989_6951#" "a_9382_6925#" 1.87354
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0251367
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_12153_6352#" 0.107505
cap "a_11244_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.00698494
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1105_2708#" 144.794
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x7.X" 1.08674
cap "a_16581_6790#" "a_16427_6956#" 9.42692
cap "hgu_cdac_half_1.db<0>" "a_2585_6352#" 0.027389
cap "a_2285_2234#" "a_2188_1868#" 3.85505
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_1637_6052#" 0.00471962
cap "a_n1170_1868#" "a_n130_1153#" 0.875049
cap "hgu_cdac_sw_buffer_1.x4.A" "a_7949_1868#" 0.00111896
cap "a_4362_1842#" "a_6460_1842#" 0.0154591
cap "a_7371_7798#" "a_7071_6052#" 0.00347385
cap "a_7575_7798#" "a_6829_6078#" 0.000713601
cap "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 31.3453
cap "a_16221_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 1.76572
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 555.372
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_0.x6.A" 39.3499
cap "hgu_cdac_sw_buffer_0.x6.X" "a_190_n245#" 110.241
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x4.x29.Q" 22.9769
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13953_1179#" 0.0809153
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_0.x3.A" 1.68348
cap "a_12495_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0349481
cap "a_2206_n1100#" "a_1196_n1740#" 19.5538
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 90.6647
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1801.99
cap "a_11319_6951#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.384734
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.0660382
cap "a_4124_6052#" "a_4637_6360#" 9.45283
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18589_6590#" 0.280449
cap "a_n876_1179#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.0164103
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 3.3796
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 109.226
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_14674_2883#" 0.525595
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_1676_1842#" 0.0764151
cap "a_825_11360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.7836
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 0.0593218
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10575_15901#" 92.3318
cap "a_n54471_7657#" "a_n54754_7657#" 14.4561
cap "a_15666_5316#" "a_16113_6316#" 0.0921016
cap "hgu_cdac_sw_buffer_0.x6.A" "a_1970_1842#" 0.0226751
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10771_1153#" 0.432154
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 12.5882
cap "a_10771_1153#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.526483
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "a_n542_11334#" 0.452625
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.996244
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.x5.x1[0].Q" 0.547434
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "hgu_tah_0.sw" 10.5442
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1762.16
cap "a_6990_6925#" "a_6516_6052#" 0.250162
cap "a_17068_5284#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.357191
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 5.19655
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x7.X" 21.2378
cap "a_n2025_7088#" "hgu_cdac_half_1.db<0>" 1.6322
cap "a_9293_8879#" "a_8762_8513#" 1.80337
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0751773
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.Q" 295.541
cap "a_8232_1868#" "a_7069_2234#" 0.075637
cap "a_4125_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 740.81
cap "a_18973_6790#" "a_19191_6912#" 0.37344
cap "a_8379_1153#" "a_8996_1868#" 0.107872
cap "a_11740_1179#" "a_11084_1179#" 0.37344
cap "a_11561_1179#" "a_11317_1347#" 7.07352
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0635159
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3926_2530#" 211.854
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 30.8641
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 7.49999
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 10.1822
cap "a_18412_6590#" "a_16581_6790#" 0.0215418
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_17068_6564#" 4.39078
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x6.X" 120.491
cap "hgu_cdac_sw_buffer_1.x9.X" "hgu_cdac_sw_buffer_0.x5.X" 4.08715
cap "a_n2219_8368#" "a_n871_7253#" 0.071473
cap "a_10164_8487#" "a_9677_8487#" 272.731
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 0.00129664
cap "a_14245_2234#" "hgu_cdac_half_0.db<1>" 0.000598948
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x63.CLK" 33.4869
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 1.38078
cap "a_7842_6262#" "a_6516_6052#" 0.000469545
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n6959_14313#" 0.108204
cap "a_n6887_13761#" "a_n6959_13899#" 2.2654
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1.6532
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.0353351
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2262_1153#" 0.0454587
cap "hgu_cdac_half_1.db<2>" "a_n7766_6446#" 0.0308673
cap "a_4893_8487#" "a_4144_8513#" 139.349
cap "a_4425_8879#" "a_4599_8487#" 205.485
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 0.651435
cap "a_4449_1453#" "a_4450_1153#" 784.498
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x3.x51.Q" 26.4663
cap "a_9244_11987#" "a_9332_12125#" 2.2654
cap "a_13182_1868#" "a_13370_1868#" 188.605
cap "a_14245_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00483979
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.00839611
cap "a_10624_1868#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.091684
cap "hgu_sarlogic_flat_0.x3.x75.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 0.1476
cap "a_5987_1153#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.526213
cap "a_10164_8487#" "a_9222_7824#" 1.60951
cap "a_19395_5688#" "a_18973_5510#" 0.00286714
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2701_2150#" 0.403539
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_cdac_sw_buffer_3.x11.X" 30.8025
cap "a_2808_n935#" "hgu_cdac_half_0.d<1>" 9.50807
cap "a_2206_n1100#" "hgu_cdac_sw_buffer_1.x5.X" 2.23946
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_19286_4670#" 0.012706
cap "a_18224_6596#" "a_19191_6912#" 1.25671
cap "a_2199_15136#" "a_2373_14732#" 196.703
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0736908
cap "a_3977_6951#" "a_4892_6925#" 125.33
cap "a_n6887_12275#" "a_n6887_12551#" 31.6127
cap "a_12155_7798#" "a_12069_8487#" 0.463359
cap "hgu_tah_0.sw_n" "a_621_10615#" 0.48403
cap "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 2.90912
cap "hgu_sarlogic_flat_0.x5.x1[1].Q_N" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.829603
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 8.4711
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "hgu_sarlogic_flat_0.x3.x4.X" 9.80175
cap "a_4914_8190#" "hgu_sarlogic_flat_0.x3.x4.X" 0.212007
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9522_6951#" 0.15985
cap "a_9902_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0339853
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53834_7113#" 1.09147
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x10.X" 9.02826
cap "a_5495_6951#" "a_5183_7798#" 0.00548025
cap "a_9332_12539#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.02373
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5496_8513#" 0.0839842
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 56.5152
cap "a_8692_1179#" "a_8925_1347#" 123.825
cap "a_12155_7798#" "a_11856_7798#" 33.3645
cap "a_n924_2556#" "hgu_sarlogic_flat_0.x3.x51.Q" 2.02135
cap "a_4599_8487#" "a_3978_8513#" 116.949
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54754_7113#" 5.48717
cap "a_12068_6925#" "a_11774_6925#" 198.527
cap "a_382_1545#" "a_n334_1153#" 1.80337
cap "a_7485_2150#" "hgu_sarlogic_flat_0.x4.x25.Q_N" 0.0365794
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14101_2150#" 0.00936319
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_4637_6360#" 0.020178
cap "a_7598_8513#" "a_7684_8879#" 9.75667
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_16020_5310#" 20.1191
cap "a_10710_14236#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.128416
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x72.Q_N" 0.250049
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0015336
cap "a_18505_6590#" "hgu_sarlogic_flat_0.x5.x1[1].Q" 0.0230591
cap "a_5396_6360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 10.167
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5495_6951#" 0.569043
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_9244_12539#" 0.080526
cap "a_3080_14774#" "a_3841_14650#" 0.247033
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x51.CLK" 76.9775
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x75.Q_N" 20.0139
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_comp_flat_0.P" 224.395
cap "a_14492_2883#" "hgu_sarlogic_flat_0.x4.x20.X" 0.130955
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.146689
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3165_1868#" 28.5226
cap "hgu_cdac_sw_buffer_1.x5.A" "a_11538_1842#" 0.000293793
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x3.x51.CLK" 27.8958
cap "a_10164_8487#" "a_10103_7824#" 0.0178713
cap "a_3302_6444#" "a_2586_6052#" 1.80337
cap "a_3004_6360#" "a_2790_6052#" 10.4326
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x3.x66.CLK" 26.5193
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14404_2136#" 128.304
cap "a_3104_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 17.0726
cap "a_9676_6925#" "a_9523_8513#" 0.0160919
cap "a_n6887_13761#" "hgu_cdac_half_1.d<1>" 0.0112582
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2725_6078#" 2.14077
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_8762_8513#" 4.2964
cap "a_3378_9360#" "a_2036_7824#" 0.637181
cap "a_9568_1868#" "a_8996_1868#" 0.00245718
cap "a_3978_2234#" "a_3614_1868#" 1.80337
cap "a_3802_1868#" "a_4068_1842#" 0.080689
cap "a_3448_1868#" "a_4002_1868#" 2.0574
cap "a_11301_7798#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 154.584
cap "a_11614_7824#" "a_12627_8008#" 63.2838
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2206_n1100#" 0.0303488
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_14018_1153#" 0.758738
cap "a_n130_1153#" "a_52_2136#" 0.425504
cap "a_5987_1153#" "a_6460_1842#" 0.436887
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_3.x11.A" 0.232077
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.00552004
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 611.065
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.108467
cap "a_2285_2234#" "hgu_cdac_sw_buffer_0.x6.A" 0.00074359
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_1534_2530#" 0.00362789
cap "a_10550_14374#" "a_10710_14512#" 38.8042
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_1.x5.X" 23.1102
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x3.x51.CLK" 2.34998
cap "hgu_cdac_sw_buffer_3.x4.X" "hgu_cdac_half_1.db<4>" 13.8542
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 7.6524
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_5950#" 644.314
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n412_n464#" 0.000268824
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x14.X" 0.340088
cap "a_7558_1545#" "a_6841_1453#" 0.0445002
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14017_1453#" 12.1867
cap "hgu_sarlogic_flat_0.x3.x3.X" "a_1587_9386#" 0.000816151
cap "a_4068_1842#" "a_3926_2530#" 0.0876016
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.x33.Q" 12.1589
cap "a_n54284_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 3.83608
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 1.62094
cap "a_n7766_6446#" "hgu_comp_flat_0.P" 81.6969
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 1194.54
cap "a_10180_6360#" "a_9966_6052#" 10.4326
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x6.X" 0.0645609
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_12494_6078#" 0.437544
cap "a_2774_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.0694059
cap "a_6754_1842#" "a_7570_2883#" 0.00711908
cap "a_9221_6078#" "a_11613_6078#" 0.00458947
cap "a_4099_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.57664
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 571.716
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16427_5676#" 0.933809
cap "hgu_cdac_sw_buffer_1.x1.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 5.89181
cap "a_9422_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0972969
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 314.432
cap "hgu_sarlogic_flat_0.x3.x5.X" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 2.68583
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5380_8487#" 127.928
cap "a_18058_4670#" "a_18224_4670#" 741.175
cap "a_879_11334#" "a_1945_11268#" 0.071906
cap "a_11206_7798#" "a_11153_6951#" 0.506159
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54850_7835#" 22.2323
cap "a_7285_8487#" "a_7771_6925#" 0.0106244
cap "m1_n1268_3395#" "hgu_cdac_half_1.db<1>" 33.6914
cap "a_13930_1842#" "hgu_cdac_sw_buffer_0.x3.A" 0.0288754
cap "hgu_sarlogic_flat_0.x1.x2.OUT" "a_n1149_14701#" 146.53
cap "a_18058_6596#" "a_18679_6564#" 110.641
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 62.8106
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.119935
cap "a_14245_2234#" "a_13780_1868#" 3.15823
cap "hgu_cdac_half_1.db<2>" "a_n3325_7252#" 0.0778497
cap "a_18058_4670#" "a_18923_4952#" 1.26428
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 92.7948
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_sarlogic_flat_0.x4.x18.X" 0.00990112
cap "a_8398_1868#" "a_10978_1868#" 0.00366824
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_cdac_half_0.db<1>" 0.0126508
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x9.Y" 175.333
cap "a_n2251_7253#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 205.9
cap "m1_n1268_3395#" "a_8710_2530#" 0.104233
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x10.Y" 0.00457405
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n53364_7371#" 64.7486
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "a_n7047_12413#" 0.0406604
cap "hgu_cdac_sw_buffer_1.x9.A" "a_10675_1331#" 0.0451676
cap "a_17068_4644#" "a_16113_5036#" 0.000469545
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.129492
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_5111_8513#" 0.331022
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "a_9739_15176#" 0.693197
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_8232_1868#" 0.597235
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7766_6446#" 41.5878
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "a_n55304_8227#" 221.357
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 87.6384
cap "a_n55204_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 350.109
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "a_5896_6078#" 0.0133968
cap "hgu_cdac_half_1.db<0>" "a_n7022_10610#" 0.0452532
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_13347#" 12.9267
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0403142
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9461_2234#" 186.899
cap "a_3448_1868#" "a_4761_2234#" 0.213477
cap "a_6533_1347#" "a_6790_1545#" 8.57416
cap "hgu_sarlogic_flat_0.x4.x16.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.882826
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 34.0963
cap "a_9404_12125#" "a_9404_11849#" 31.6127
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 18.8932
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x5.Q" 78.8636
cap "a_18973_6790#" "a_19576_6956#" 54.9547
cap "a_7759_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0190204
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0177477
cap "hgu_sarlogic_flat_0.x4.x31.Q_N" "a_12543_1179#" 14.4029
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 129.756
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1196_n1740#" 0.0861051
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_2501_8487#" 0.0883201
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18973_5510#" 167.011
cap "a_10575_16177#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.0510655
cap "a_9708_2883#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 191.137
cap "a_394_2883#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.167071
cap "a_1586_2234#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.71169
cap "a_16894_4670#" "a_15832_5316#" 0.0812733
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_17068_5284#" 0.0580678
cap "a_n6887_14037#" "hgu_sarlogic_flat_0.x1.x2.x7.floating" 9.59031
cap "a_17068_4644#" "a_18973_4644#" 0.037086
cap "a_5695_7824#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0339701
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.0394134
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_12555_6925#" 0.0331207
cap "m1_n1268_3395#" "hgu_cdac_half_1.d<1>" 32.6647
cap "a_16894_5950#" "a_16427_5950#" 3.15823
cap "hgu_cdac_sw_buffer_0.x4.A" "a_n130_1153#" 0.41833
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_2.x1.A" 0.0124223
cap "a_2521_6078#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0016404
cap "a_8909_7798#" "a_9115_6951#" 0.244253
cap "a_9222_7824#" "a_9989_6951#" 0.215797
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_sarlogic_flat_0.x4.x29.Q" 138.222
cap "a_n4397_8367#" "hgu_cdac_half_1.db<1>" 3.13683
cap "hgu_cdac_half_0.db<1>" "a_10341_1868#" 0.00163562
cap "a_n595_7253#" "hgu_sarlogic_flat_0.x1.x8.S" 0.295213
cap "m1_n1268_3183#" "a_3448_1868#" 0.0519391
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0884678
cap "a_9762_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 784.315
cap "a_4124_6052#" "a_4598_6925#" 0.250162
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x4.x29.Q" 0.00471962
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1056_1868#" 0.00115209
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x3.A" 5.30342
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 92.7372
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x2.X" 13.8542
cap "a_7370_6052#" "a_8086_6444#" 1.80337
cap "a_1863_9386#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 57.0867
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 138.491
cap "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 26.9017
cap "a_n6292_6446#" "a_n7760_6349#" 0.0115233
cap "a_10341_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0200037
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "a_14222_1153#" 0.92132
cap "a_15666_5950#" "a_16427_5950#" 0.0603549
cap "a_15832_5950#" "a_16980_6316#" 0.213477
cap "a_3695_8513#" "a_2988_8487#" 96.845
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1707_1461#" 0.0202804
cap "a_18058_6596#" "a_18589_6590#" 0.601608
cap "a_10575_16177#" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 0.460406
cap "hgu_cdac_sw_buffer_1.x4.A" "a_8283_1331#" 0.0314257
cap "hgu_cdac_sw_buffer_0.x6.A" "a_4677_2234#" 0.00074359
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 1713.19
cap "a_11538_1842#" "hgu_cdac_half_1.db<1>" 0.217218
cap "a_12287_8513#" "a_11775_8487#" 0.97482
cap "hgu_cdac_half_0.db<1>" "a_1749_1347#" 0.0723091
cap "a_14245_2234#" "a_14101_2150#" 4.12335
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17302_6232#" 8.75093
cap "a_8379_1153#" "hgu_cdac_half_0.d<0>" 0.0861349
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5379_6925#" 3.12747
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_3050_3698#" 0.0100579
cap "a_615_2556#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.0264186
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x36.Q" 22.9442
cap "a_9706_1363#" "a_9760_1868#" 0.0253556
cap "a_16113_12125#" "a_15953_11987#" 38.8042
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0437498
cap "a_18224_5950#" "a_18412_5950#" 158.381
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6031_2556#" 0.495157
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x3.x30.Q" 421.712
cap "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" "a_20768_8628#" 0.0453245
cap "a_406_11482#" "hgu_sarlogic_flat_0.x1.x3.X" 2.68547
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11613_6078#" 1.11667
cap "a_11613_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0401685
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0432696
cap "a_12671_6951#" "a_12490_6951#" 0.0411078
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7508_8190#" 1.13894
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.032981
cap "a_17775_5326#" "a_17775_4670#" 4.18774
cap "a_10550_14374#" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 13.6434
cap "hgu_sarlogic_flat_0.x4.x1.X" "a_n1058_3698#" 300.466
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11036_2556#" 2.01999
cap "a_4438_7824#" "a_3977_6951#" 0.220769
cap "a_4784_1868#" "a_4212_1868#" 0.00245718
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_2501_8487#" 1.67624
cap "a_18819_5676#" "a_18973_5510#" 9.42692
cap "a_11813_6360#" "hgu_sarlogic_flat_0.x3.x4.X" 1.01795
cap "hgu_cdac_half_1.d<1>" "a_n4397_8367#" 0.351523
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 0.0179314
cap "hgu_cdac_half_1.d<0>" "a_10234_6262#" 0.0242391
cap "a_11300_6052#" "a_12626_6262#" 0.000469545
cap "a_9182_1545#" "a_8925_1347#" 8.57416
cap "a_8379_1153#" "hgu_cdac_sw_buffer_0.x6.A" 0.513606
cap "a_7570_2883#" "a_7949_1868#" 0.590437
cap "a_14404_2136#" "a_14245_2234#" 207.493
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_1.x5.X" 0.0309719
cap "a_9697_6078#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.941937
cap "a_9698_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.355034
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_tah_0.sw" 1.52928
cap "a_18819_4670#" "a_19191_4670#" 0.333727
cap "a_334_10641#" "hgu_sarlogic_flat_0.x1.x8.S" 0.54455
cap "a_1178_6950#" "hgu_sarlogic_flat_0.x3.x6.X" 128.876
cap "a_16113_12125#" "a_16041_12125#" 2.2654
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.21407
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 554.028
cap "a_9221_6078#" "a_9327_6078#" 55.1903
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_11914_6951#" 31.3881
cap "a_6754_1842#" "hgu_cdac_sw_buffer_0.x6.A" 0.0226751
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 3.13039
cap "a_2786_2556#" "hgu_sarlogic_flat_0.x4.x6.A1" 4.987
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x4.x18.X" 87.781
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "a_n7047_14175#" 0.0380959
cap "hgu_cdac_half_1.d<1>" "a_11538_1842#" 0.174959
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_sarlogic_flat_0.x4.x6.A1" 32.9057
cap "hgu_cdac_half_1.d<0>" "a_3050_3698#" 0.0150155
cap "hgu_cdac_half_0.db<0>" "a_11317_1347#" 0.0580184
cap "hgu_cdac_half_0.db<1>" "a_11084_1179#" 0.177553
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_comp_flat_0.Q" 113.591
cap "a_12012_2136#" "a_12098_2883#" 0.554897
cap "a_16752_4952#" "a_15832_4670#" 0.10945
cap "a_16531_4952#" "a_16287_4644#" 10.4326
cap "m1_n1268_3183#" "a_5840_1868#" 0.0519391
cap "a_n2219_8368#" "hgu_cdac_sw_buffer_2.x7.X" 1.10448
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 1185.94
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x1.x8.S" 222.652
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x11.X" 0.0131911
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_sw_buffer_3.x11.X" 34.7109
cap "a_7285_8487#" "a_6830_7824#" 0.0567435
cap "hgu_sarlogic_flat_0.x4.x6.A1" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.689979
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 34.4908
cap "a_19286_6968#" "a_19460_5924#" 0.0577266
cap "a_7131_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.934066
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 0.00518145
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_17775_6606#" 43.775
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16581_5510#" 0.10397
cap "a_2045_6078#" "a_2036_7824#" 0.700728
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00863708
cap "a_7574_6052#" "a_8288_6078#" 0.0698533
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_3929_14098#" 0.852074
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" "a_15953_11987#" 0.243549
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16113_5310#" 0.228164
cap "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" "a_1886_14958#" 0.0155084
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55304_6595#" 173.729
cap "hgu_tah_0.tah_vn" "hgu_cdac_sw_buffer_0.x6.X" 116.733
cap "hgu_tah_0.sw" "a_747_11682#" 0.351462
cap "a_879_11334#" "a_1123_11726#" 8.11912
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_17775_4670#" 42.5185
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "a_n55204_7835#" 7.6818
cap "a_3866_15901#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 0.0997931
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_6517_7798#" 0.0343085
cap "a_6370_8513#" "a_7597_6951#" 0.00475837
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n424_3698#" 1721.78
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 37.3143
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x2.x2.floating" 0.923459
cap "a_n1285_1331#" "hgu_sarlogic_flat_0.x4.x5.Q_N" 190.458
cap "a_9244_12263#" "a_9404_12125#" 38.8042
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_8925_1347#" 0.0188698
cap "a_6086_6951#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.00232975
cap "a_18224_5316#" "a_18679_5284#" 153.051
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x12.X" 341.004
cap "a_11966_1179#" "a_11084_1179#" 9.25861
cap "a_2262_1153#" "a_2532_2883#" 0.46292
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2501_8487#" 52.5565
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_15666_6596#" 316.566
cap "a_9146_1842#" "a_9708_2883#" 2.63475
cap "a_14017_1453#" "a_13930_1842#" 0.602775
cap "hgu_cdac_half_1.db<0>" "a_n7047_12689#" 0.046721
cap "a_n7047_13347#" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 0.0664452
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 11.1178
cap "a_651_10968#" "hgu_sarlogic_flat_0.x1.x8.S" 5.74846
cap "a_10681_7824#" "a_9762_8098#" 161.862
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 0.017085
cap "hgu_sarlogic_flat_0.x4.x35.Q_N" "hgu_cdac_half_0.db<0>" 0.30968
cap "a_6777_1179#" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.168306
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4449_1453#" 0.31813
cap "a_11153_6951#" "a_10397_7233#" 0.0405978
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_5987_1153#" 0.320977
cap "a_11301_7798#" "a_11814_8106#" 9.45283
cap "a_17068_6564#" "a_16113_6590#" 0.000469545
cap "a_12573_2556#" "hgu_sarlogic_flat_0.x4.x18.X" 0.031057
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 261.726
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0141025
cap "hgu_cdac_half_1.db<0>" "a_1637_6052#" 0.0100528
cap "a_4141_1347#" "hgu_cdac_sw_buffer_1.x3.A" 0.0392622
cap "a_2544_n241#" "hgu_cdac_sw_buffer_0.x6.A" 0.0216647
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_1.x11.X" 1764.06
cap "a_4124_6052#" "a_4029_6052#" 96.845
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7046_1153#" 3.67866
cap "a_7285_8487#" "a_7235_8795#" 0.0121322
cap "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 0.0743743
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_4644#" 506.904
cap "a_1164_n241#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.02543
cap "a_12382_8513#" "a_12287_8513#" 2.76336
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x51.Q" 0.355931
cap "a_n4203_7087#" "hgu_cdac_sw_buffer_3.x4.X" 0.029027
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_19460_5924#" 0.357191
cap "hgu_sarlogic_flat_0.x1.x4.x2.floating" "hgu_sarlogic_flat_0.x1.x10.Y" 0.597467
cap "a_3894_2234#" "a_3908_1179#" 0.262985
cap "a_1942_n460#" "a_1666_n1100#" 1.79489
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.x2.x2.SW" 0.109581
cap "hgu_cdac_half_0.db<0>" "hgu_cdac_sw_buffer_1.x2.X" 1407.9
cap "hgu_cdac_half_0.db<1>" "hgu_cdac_sw_buffer_1.x6.X" 57.1817
cap "a_12098_1363#" "a_11626_1153#" 149.675
cap "a_7598_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 1.14633
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19694_6232#" 5.98184
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n54850_7371#" 1.53696
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n716_1842#" 0.0207359
cap "hgu_sarlogic_flat_0.x3.x36.Q_N" "hgu_sarlogic_flat_0.x3.x5.X" 4.88996
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x8.S" 0.016728
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2057_1453#" 12.6664
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18679_5924#" 2.61134
cap "a_611_11594#" "a_621_10615#" 1.06977
cap "a_13182_1868#" "hgu_cdac_sw_buffer_0.x3.A" 0.0335208
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x51.Q" 33.4737
cap "hgu_sarlogic_flat_0.x1.x3.A0" "a_n1149_11676#" 1.25498
cap "a_9327_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2.4442
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_14746_2883#" 0.184825
cap "a_8852_1842#" "m1_n1268_3183#" 0.0342025
cap "a_n7678_6446#" "hgu_sarlogic_flat_0.x3.x6.A" 5.35805
cap "a_3058_6262#" "hgu_cdac_half_1.db<1>" 0.00518593
cap "a_1203_1153#" "a_1622_1179#" 38.2644
cap "hgu_cdac_half_1.d<2>" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.0849605
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1296.99
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "hgu_sarlogic_flat_0.x1.x8.S" 50.0382
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.49781
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9438_1153#" 3.69213
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16581_5924#" 0.0867939
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x3.A0" 0.00302841
cap "a_11102_2530#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0179126
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x54.CLK" 179.947
cap "a_n638_n245#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.0201596
cap "a_2262_1153#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.251352
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_16799_5950#" 0.0180413
cap "a_16581_5924#" "a_18505_6316#" 0.0259559
cap "hgu_cdac_sw_buffer_0.x6.A" "a_7949_1868#" 0.00203599
cap "a_9291_10460#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 138.194
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_sarlogic_flat_0.x4.x2.A" 0.548493
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9332_11849#" 0.128668
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_8087_7824#" 0.000555948
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 606.062
cap "a_11154_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.531957
cap "a_9901_6078#" "a_9966_6052#" 0.97482
cap "a_10815_2556#" "hgu_cdac_half_1.db<1>" 0.795654
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x63.CLK" 95.121
cap "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" "a_9332_12125#" 0.852074
cap "a_7711_7824#" "a_7771_6925#" 0.0444906
cap "a_7284_6925#" "a_7597_6951#" 124.312
cap "a_3908_1179#" "a_5891_1331#" 0.00367232
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19576_5950#" 0.19129
cap "a_n4429_7252#" "a_n4397_8367#" 0.0191688
cap "a_n1058_3698#" "a_n716_1842#" 0.112347
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 2.02112
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x51.Q" 0.138553
cap "a_9761_6352#" "a_9221_6078#" 139.354
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_11999#" 0.13942
cap "a_466_n245#" "a_190_n245#" 0.529752
cap "a_2914_9360#" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 0.164496
cap "a_3080_14774#" "a_1886_14958#" 0.603924
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 459.912
cap "a_10680_6078#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.0133968
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17775_6606#" 218.394
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 0.328055
cap "hgu_cdac_sw_buffer_0.x6.A" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.0138154
cap "a_3313_9386#" "a_3408_9386#" 1.33068
cap "a_18589_6316#" "a_18412_5950#" 0.893863
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_15832_5950#" 0.0390595
cap "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x3.x36.Q" 29.0121
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x28.Q" 32.7357
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_17068_5924#" 0.00203862
cap "a_16000_10460#" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 0.0401752
cap "a_11830_1153#" "a_12012_2136#" 0.425504
cap "a_9676_6925#" "a_9762_8098#" 0.571937
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_sarlogic_flat_0.x4.x19.Q_N" 32.2661
cap "hgu_cdac_half_1.d<1>" "a_3058_6262#" 0.0211974
cap "hgu_cdac_half_1.db<1>" "hgu_sarlogic_flat_0.x3.x30.Q" 28.7486
cap "a_16894_5950#" "a_15666_6596#" 0.0598242
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 23.1129
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16799_5632#" 0.344853
cap "a_8710_2530#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.00362789
cap "a_1586_8513#" "a_4144_8513#" 0.00290076
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_12401#" 0.340418
cap "a_11853_2234#" "hgu_cdac_sw_buffer_1.x3.A" 0.00044922
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "a_4029_6052#" 177.677
cap "a_n2219_8368#" "a_n2301_7728#" 0.469047
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_6516_6052#" 110.554
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3504_6078#" 116.823
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.d<2>" 344.784
cap "a_2489_15124#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.528465
cap "a_8398_1868#" "a_8586_1868#" 188.605
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.043373
cap "a_14967_2556#" "a_14746_2883#" 7.83272
cap "a_11626_1153#" "a_10151_1179#" 0.00366824
cap "a_13582_1179#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 3.35398
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2786_2883#" 0.522759
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_4068_1842#" 0.0198114
cap "a_11244_1842#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0198114
cap "a_15666_6596#" "a_15666_5950#" 15.0047
cap "hgu_sarlogic_flat_0.x4.x21.Q_N" "a_n130_1153#" 0.045378
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19372_5036#" 3.95387
cap "a_6536_8513#" "a_6830_7824#" 0.906114
cap "a_10978_1868#" "a_9620_2136#" 0.00826202
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.db<4>" 295.389
cap "a_9244_11987#" "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 9.59031
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_12153_6352#" 0.193487
cap "hgu_tah_0.sw_n" "a_n424_3698#" 0.6678
cap "a_n1336_1868#" "a_n251_2150#" 0.10945
cap "a_n6887_12275#" "a_n6959_12413#" 2.2654
cap "a_13494_2530#" "a_13016_1868#" 1.04133
cap "a_11507_6951#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.0751764
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.256302
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6829_6078#" 0.0637097
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x4.x20.X" 0.0539976
cap "a_4425_8879#" "hgu_sarlogic_flat_0.x3.x5.X" 0.160388
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0712275
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x36.Q" 29.3069
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_sw_buffer_3.x11.A" 0.117777
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1.38078
cap "hgu_sarlogic_flat_0.x4.x22.X" "hgu_cdac_half_1.db<1>" 0.0723935
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x3.x30.Q" 28.8863
cap "a_19372_6316#" "a_19286_5950#" 9.75667
cap "a_2814_8513#" "a_3978_8513#" 0.0637992
cap "a_8086_6444#" "hgu_sarlogic_flat_0.x3.x7.X" 0.823471
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.0061817
cap "a_n55304_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 0.0337403
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "a_n55304_8227#" 0.0337403
cap "a_9762_6052#" "a_10234_6262#" 149.863
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x27.X" 2.00111
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_sw_buffer_2.x8.X" 0.000625788
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1993_1179#" 0.0366928
cap "a_14679_9466#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 74.3299
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0586224
cap "a_14746_2883#" "a_14674_2883#" 0.663553
cap "a_n53551_7657#" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 0.248296
cap "a_11625_1453#" "a_11626_1153#" 784.561
cap "hgu_tah_0.vin" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0.968005
cap "a_12154_6052#" "a_12494_6078#" 0.0603549
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6841_1453#" 0.000590216
cap "a_1196_n1740#" "hgu_cdac_sw_buffer_0.x5.X" 1.19837
cap "a_n1158_n1744#" "hgu_cdac_sw_buffer_0.x6.X" 33.9527
cap "a_4914_8190#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.316865
cap "a_16581_5924#" "a_16894_5950#" 123.94
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 0.049341
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n6676_7789#" 15.9717
cap "a_10624_1868#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.109087
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 0.102077
cap "hgu_sarlogic_flat_0.x5.x1[5].Q_N" "a_18058_5316#" 0.107278
cap "a_6536_8513#" "a_7235_8795#" 0.245765
cap "a_7370_8098#" "a_7771_6925#" 0.377816
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n4479_7727#" 4.99446
cap "a_n7766_6446#" "hgu_cdac_half_1.db<4>" 0.0406999
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.00663632
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 0.00362445
cap "a_3908_1179#" "a_4790_1179#" 9.25861
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7305_6444#" 0.431737
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.x60.CLK" 5.46829
cap "a_1056_1868#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00465618
cap "hgu_tah_0.sw_n" "a_1161_10641#" 0.176827
cap "a_9761_6352#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.384117
cap "a_16581_5924#" "a_15666_5950#" 125.539
cap "a_4124_6052#" "hgu_sarlogic_flat_0.x3.x7.X" 3.27715
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_382_1545#" 0.00659316
cap "a_9233_1453#" "hgu_cdac_half_0.d<1>" 0.0750145
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53551_7113#" 0.030398
cap "hgu_cdac_sw_buffer_1.x3.A" "a_12733_1868#" 0.00122291
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_1.x6.A" 0.00272955
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n107_2234#" 0.0328048
cap "a_4599_8487#" "a_3378_9360#" 0.112282
cap "a_4144_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0745886
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_3978_8513#" 254.741
cap "a_n54752_6595#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 215.139
cap "hgu_cdac_half_1.d<5>" "a_n7390_7871#" 0.0643817
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0630054
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n685_1461#" 2.78779
cap "a_2347_8513#" "a_2033_8879#" 25.8462
cap "a_5450_6262#" "a_5205_6951#" 0.018454
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_half_1.d<5>" 0.181374
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53551_7113#" 0.806245
cap "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.67095
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x22.X" 0.0231933
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 0.407216
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5775.94
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4977_6352#" 273.144
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_n607_7947#" 0.00261204
cap "m1_n1268_3395#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0135248
cap "a_9221_6078#" "a_9697_6078#" 0.00286714
cap "a_n86_n245#" "a_190_n245#" 0.529752
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_17302_6232#" 0.139569
cap "a_17775_5950#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 177.677
cap "a_n55391_7113#" "a_n55391_7657#" 13.72
cap "a_5291_7317#" "a_5379_6925#" 0.0771193
cap "a_3104_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 0.165293
cap "a_6829_6078#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.418097
cap "a_13182_1868#" "a_14017_1453#" 0.102133
cap "a_15832_5316#" "a_15832_5950#" 10.8527
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_tah_0.sw_n" 1.89683
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.113927
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3614_1868#" 3.15278
cap "a_7711_7824#" "a_6830_7824#" 9.42692
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_394_2883#" 5.10914
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_n1287_2708#" 0.0204138
cap "hgu_cdac_half_0.db<0>" "a_13462_2234#" 0.000176737
cap "a_n7766_6446#" "a_n6676_7789#" 116.788
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "hgu_sarlogic_flat_0.x1.x4.x7.floating" 3.45184
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1448_10615#" 0.0879404
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2207_8487#" 336.073
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n7760_6349#" 212.815
cap "a_9382_6925#" "a_9208_7317#" 205.485
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18973_5924#" 1.55119
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.14066
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 0.152896
cap "a_6979_1545#" "a_6841_1453#" 0.10945
cap "a_12543_1179#" "hgu_sarlogic_flat_0.x4.x17.X" 1.59785
cap "hgu_sarlogic_flat_0.x1.x4.x2.SW" "hgu_sarlogic_flat_0.x1.x10.Y" 0.00899455
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_3326_3698#" 0.331852
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 784.528
cap "hgu_sarlogic_flat_0.x4.x11.X" "hgu_sarlogic_flat_0.x3.x36.Q" 0.557412
cap "a_11601_8879#" "a_12556_8487#" 0.000469545
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14544_1868#" 15.0781
cap "a_n6887_13761#" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 0.128416
cap "hgu_cdac_sw_buffer_0.x6.X" "hgu_cdac_half_0.d<1>" 22.546
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_6194_1868#" 0.612075
cap "a_n6934_15288#" "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 1.69321
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_cdac_sw_buffer_1.x5.X" 313.131
cap "hgu_tah_0.sw_n" "hgu_sarlogic_flat_0.x4.x28.Q" 40.3407
cap "a_18505_6590#" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 0.00761971
cap "a_6936_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0113336
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 69.8459
cap "a_4544_7824#" "a_4598_6925#" 0.0333763
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n858_2530#" 0.0238994
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "hgu_sarlogic_flat_0.x1.x10.Y" 0.657968
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_11319_6951#" 0.00730803
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3614_1868#" 0.00642019
cap "a_9208_7317#" "a_9383_8487#" 1.32534e-05
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4124_6052#" 141.64
cap "a_2584_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.052162
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x4.x16.X" 110.312
cap "hgu_cdac_sw_buffer_0.x4.X" "a_n86_n245#" 112.438
cap "a_n7678_6446#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 156.492
cap "a_12671_6951#" "a_12068_6925#" 55.1903
cap "a_17068_5924#" "a_18973_5924#" 0.0276484
cap "a_19576_5676#" "a_19286_5950#" 0.0609154
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x3.x27.Q" 0.984187
cap "a_5182_6052#" "a_5694_6444#" 0.0668742
cap "a_4978_6052#" "a_5896_6078#" 70.8078
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_n130_1153#" 5.45789
cap "a_11488_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.87888
cap "a_7558_1545#" "a_7759_1179#" 0.898742
cap "a_4978_6052#" "a_2586_6052#" 1.75954
cap "a_17068_4644#" "a_16894_4670#" 196.703
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_1534_2530#" 0.0174833
cap "hgu_cdac_sw_buffer_1.x1.A" "a_466_n245#" 0.00343017
cap "hgu_cdac_sw_buffer_1.x8.X" "hgu_cdac_sw_buffer_0.x5.A" 0.00306991
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_12269_2150#" 0.805583
cap "a_7153_2234#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.466705
cap "a_11740_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.21458
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_1587_9386#" 42.0626
cap "hgu_sarlogic_flat_0.x3.x51.Q_N" "hgu_sarlogic_flat_0.x3.x51.Q" 2.75727
cap "a_1325_11738#" "a_1448_10615#" 0.0388279
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_sw_buffer_1.x5.A" 0.0557132
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7306_7824#" 0.0867421
cap "a_12790_8795#" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.020178
cap "a_5093_2150#" "a_4836_2136#" 8.68715
cap "hgu_cdac_half_1.db<6>" "hgu_cdac_half_1.d<5>" 3.38581
cap "hgu_sarlogic_flat_0.x4.x25.Q" "a_n607_7947#" 0.00291973
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.571474
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_cdac_half_0.d<1>" 0.0447497
cap "a_5450_6262#" "hgu_cdac_half_1.db<0>" 0.0108852
cap "a_9698_8190#" "hgu_sarlogic_flat_0.x3.x5.X" 0.315428
cap "a_n7766_6446#" "a_n7760_6349#" 1633.99
cap "a_8006_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.445098
cap "a_1586_2234#" "a_1676_1842#" 0.0668742
cap "a_7369_6352#" "a_6421_6052#" 0.00837946
cap "a_9676_6925#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0149612
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.374197
cap "a_19576_4670#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0744784
cap "a_9762_6052#" "a_8927_6951#" 0.0637976
cap "a_9966_6052#" "a_8761_6951#" 0.477487
cap "a_7316_2883#" "a_7368_1868#" 0.019156
cap "a_n422_1842#" "a_192_1868#" 52.6208
cap "a_5450_6262#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 1.95525
cap "hgu_sarlogic_flat_0.x3.x54.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 1.21618
cap "hgu_cdac_sw_buffer_0.x4.A" "a_0_1868#" 0.00169183
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" "a_n54567_7835#" 13.8034
cap "a_18058_6596#" "a_18679_5924#" 0.0447231
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10341_1868#" 33.8292
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 256.434
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 37.8754
cap "hgu_cdac_sw_buffer_1.x9.A" "a_11244_1842#" 0.00475638
cap "a_20167_5950#" "a_18224_5950#" 0.0076966
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x14.X" 0.0649053
cap "m1_n1268_3183#" "a_14017_1453#" 0.00676899
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_1.x4.A" 0.229003
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8740_2883#" 0.862752
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "a_n6959_12275#" 0.257138
cap "a_342_11360#" "a_n134_11726#" 1.32533
cap "a_11853_2234#" "a_11960_1868#" 7.07352
cap "a_9463_6052#" "a_9676_6925#" 0.216795
cap "a_12012_2136#" "a_13016_1868#" 0.690107
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19395_5950#" 0.0556494
cap "a_9697_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.1352
cap "a_6370_8513#" "a_8928_8513#" 0.00290076
cap "hgu_cdac_sw_buffer_1.x9.A" "hgu_cdac_sw_buffer_0.x5.X" 0.00158031
cap "a_4362_1842#" "a_3802_1868#" 0.0115289
cap "a_17068_6564#" "a_18973_6790#" 0.0270586
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12286_6951#" 0.0547673
cap "a_3894_2234#" "a_3978_2234#" 9.7173
cap "a_1164_n241#" "hgu_cdac_sw_buffer_0.x6.X" 0.00853323
cap "a_4141_1347#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.46423
cap "a_7371_7798#" "a_7772_8487#" 1.69106
cap "a_7575_7798#" "a_7285_8487#" 2.68298
cap "a_8283_1331#" "hgu_cdac_half_0.d<0>" 0.0176576
cap "a_5450_6262#" "a_4978_8098#" 0.00644591
cap "a_4680_7798#" "a_4914_7824#" 7.07352
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x8.X" 0.554393
cap "a_3977_6951#" "a_4893_8487#" 0.00965765
cap "a_4143_6951#" "a_4425_8879#" 0.00165213
cap "a_4141_1347#" "hgu_cdac_sw_buffer_1.x6.A" 0.0282672
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_6006_1868#" 3.15278
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0647752
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_half_0.d<1>" 0.225061
cap "hgu_tah_0.sw_n" "a_n7022_15426#" 0.496373
cap "a_11388_1868#" "a_11960_1868#" 0.00245718
cap "a_7370_8098#" "a_6830_7824#" 139.351
cap "a_n7047_13347#" "a_n6959_13485#" 2.2654
cap "a_18412_5310#" "a_18589_5310#" 0.893863
cap "a_16894_6968#" "a_17003_6968#" 7.07352
cap "a_1732_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 611.235
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x23.Q" 205.414
cap "hgu_cdac_half_1.db<0>" "a_12154_6052#" 0.0228135
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4450_1153#" 0.0114894
cap "a_15666_5316#" "a_16581_5924#" 0.0107085
cap "a_3783_9360#" "a_3898_9386#" 179.898
cap "a_7371_7798#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0236213
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x29.Q" 4.7482
cap "a_15666_5316#" "a_16113_5036#" 0.0812733
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14490_1363#" 9.23441
cap "a_9379_10322#" "a_9383_8487#" 0.0394113
cap "hgu_cdac_sw_buffer_1.x9.A" "a_1970_1842#" 0.0150561
cap "a_7131_8513#" "hgu_sarlogic_flat_0.x3.x4.X" 0.724542
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 13.72
cap "hgu_sarlogic_flat_0.x5.x1[2].Q" "a_19694_6232#" 2.58455
cap "a_192_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.00741753
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_1325_14758#" 163.801
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x45.Q_N" 17.3268
cap "a_13582_1179#" "a_13462_2234#" 0.000688362
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_4450_1153#" 0.923437
cap "a_8283_1331#" "hgu_cdac_sw_buffer_0.x6.A" 0.116246
cap "a_n130_1153#" "hgu_cdac_sw_buffer_0.x3.A" 0.437036
cap "a_n334_1153#" "a_138_1363#" 149.675
cap "a_2923_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.292168
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x54.Q_N" 0.40777
cap "a_4001_14236#" "a_3841_14374#" 38.8042
cap "a_7370_6052#" "a_7771_6925#" 0.872162
cap "a_7369_6352#" "a_7597_6951#" 0.0111129
cap "m1_n1268_3183#" "a_9461_2234#" 0.00578069
cap "a_14591_9604#" "hgu_sarlogic_flat_0.x1.x8.S" 9.65302
cap "a_18224_6596#" "a_17068_6564#" 0.0224406
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8762_2234#" 0.530863
cap "a_18679_5284#" "a_18505_6316#" 0.0365823
cap "a_1502_2234#" "hgu_sarlogic_flat_0.x4.x21.Q" 2.95999
cap "a_4331_6951#" "a_4598_6925#" 0.0698533
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x1.x8.S" 0.00385267
cap "a_7456_8795#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.480008
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4843_8795#" 0.00119108
cap "hgu_cdac_sw_buffer_0.x4.A" "a_84_1461#" 0.0515819
cap "a_10280_8513#" "a_9762_8098#" 0.00884249
cap "a_15666_5316#" "a_16287_5284#" 116.949
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5292_8879#" 0.191782
cap "a_7455_7233#" "a_7597_6951#" 4.12335
cap "a_n28_11682#" "a_192_10793#" 0.0116782
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_13494_2530#" 0.005096
cap "a_4143_6951#" "a_3978_8513#" 0.816154
cap "hgu_cdac_half_1.d<4>" "a_n607_7947#" 1.88489
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3866_15625#" 106.326
cap "a_n204_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.619879
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 0.192577
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_11084_1179#" 0.0472564
cap "a_6300_1179#" "hgu_cdac_half_0.db<1>" 0.177553
cap "a_6533_1347#" "hgu_cdac_half_0.db<0>" 0.0580184
cap "a_12572_6360#" "a_12358_6052#" 10.4326
cap "hgu_cdac_sw_buffer_0.x9.X" "hgu_cdac_sw_buffer_1.x11.X" 0.0214933
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 1.52428
cap "a_13709_1347#" "a_13163_1153#" 207.499
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 3.02392
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_17775_5326#" 32.6503
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_3050_3698#" 0.045258
cap "a_n542_11334#" "hgu_sarlogic_flat_0.x1.x3.A0" 79.1914
cap "a_12019_8795#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.278679
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 3.47485
cap "a_9404_11849#" "a_10023_11664#" 3.47594
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_3929_14788#" 0.852074
cap "a_1516_1179#" "a_1749_1347#" 123.893
cap "a_3908_1179#" "hgu_cdac_sw_buffer_0.x5.A" 0.2249
cap "a_1164_n241#" "hgu_cdac_sw_buffer_1.x3.A" 0.0856435
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.150211
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_n871_7253#" 32.6481
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.128654
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.373562
cap "a_8379_1153#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.431884
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_sarlogic_flat_0.x4.x29.Q" 0.0016724
cap "a_879_11334#" "a_1325_11738#" 36.6828
cap "hgu_cdac_sw_buffer_1.x4.X" "hgu_cdac_sw_buffer_1.x7.X" 0.00892889
cap "a_8928_8513#" "a_9895_8513#" 1.25671
cap "a_12627_8008#" "hgu_sarlogic_flat_0.x3.x5.X" 0.162062
cap "a_14591_9880#" "hgu_sarlogic_flat_0.x1.x8.S" 10.5291
cap "a_n7022_10886#" "hgu_cdac_half_1.db<0>" 0.0113073
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_7598_8513#" 3.15652
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x36.Q_N" 277.76
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n55391_7657#" 2.25945
cap "hgu_sarlogic_flat_0.x1.x9.Y" "a_621_10615#" 0.0263714
cap "a_4029_6052#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0173732
cap "a_17775_5326#" "a_17068_5924#" 0.381303
cap "a_n2785_7946#" "a_n2773_7252#" 3.04939
cap "a_14726_7939#" "hgu_sarlogic_flat_0.x3.x5.X" 1.36065
cap "a_6754_1842#" "hgu_sarlogic_flat_0.x3.x57.CLK" 19.0723
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9966_6052#" 0.11064
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_10076_8879#" 0.187291
cap "a_4843_8795#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.00345306
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 2127.1
cap "hgu_cdac_sw_buffer_0.x5.A" "a_1666_n1100#" 0.00659607
cap "a_15666_4670#" "hgu_sarlogic_flat_0.x3.x51.CLK" 314.468
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_8814_7798#" 1.23077
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x57.CLK" 39.8606
cap "a_16113_5036#" "a_15832_4670#" 145.688
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n716_1842#" 2.6322
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16197_5036#" 0.441226
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_19286_5950#" 0.236782
cap "a_15666_6596#" "a_16894_6968#" 33.3645
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3866_16177#" 0.102077
cap "a_n1189_1153#" "a_n770_1179#" 38.2644
cap "a_8908_6052#" "a_8761_6951#" 0.834772
cap "a_3908_1179#" "hgu_cdac_sw_buffer_0.x4.A" 0.383968
cap "a_11154_8513#" "a_11153_6951#" 0.690418
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "hgu_cdac_half_0.db<0>" 0.30968
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 18.9459
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 635.792
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12286_6951#" 0.619879
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 56.5152
cap "a_2489_15124#" "a_2308_15136#" 0.0411078
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.132881
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.db<2>" 0.175676
cap "a_6421_6052#" "a_6369_6951#" 0.449595
cap "a_8586_1868#" "hgu_sarlogic_flat_0.x4.x29.Q" 5.94558
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 0.404703
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x11.X" 0.106203
cap "hgu_cdac_half_0.db<1>" "a_1107_1331#" 0.0693835
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13709_1347#" 0.521841
cap "a_4437_6078#" "a_3058_6262#" 0.00692157
cap "a_18058_5316#" "a_18973_4644#" 0.0863375
cap "a_2774_1179#" "a_2057_1453#" 2.0574
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2058_1153#" 4.85746
cap "a_14544_1868#" "a_13930_1842#" 52.6208
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" "a_n53930_7835#" 0.5288
cap "hgu_cdac_sw_buffer_0.x4.A" "a_1666_n1100#" 0.00549088
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 1109.14
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x51.Q" 105.058
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.158273
cap "a_9463_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0311461
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_unit_0.CBOT" 677.271
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 51.7857
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 966.816
cap "a_9967_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 486.574
cap "a_11853_2234#" "a_10624_1868#" 140.289
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14490_1363#" 312.534
cap "a_12291_6444#" "a_12154_6052#" 9.07266
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4424_7317#" 180.794
cap "a_4679_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.137488
cap "hgu_cdac_half_1.db<0>" "a_12044_1461#" 0.0176634
cap "hgu_cdac_half_1.d<5>" "a_n6887_11999#" 0.00763072
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "a_16894_6968#" 0.108107
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x2.A" 0.518732
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" "a_8479_8513#" 0.0337654
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_half_1.db<1>" 32.2479
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x4.x6.A1" 267.551
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16980_5036#" 6.23378
cap "a_n871_7253#" "hgu_sarlogic_flat_0.x4.x25.Q" 205.488
cap "a_10680_6078#" "a_9966_6052#" 0.0698533
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x4.x18.X" 9.00262
cap "a_11388_1868#" "a_10624_1868#" 1.34244
cap "a_16581_4644#" "hgu_sarlogic_flat_0.x3.x51.Q" 87.9329
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_6841_1453#" 0.000229293
cap "a_2206_n1100#" "a_2544_n241#" 2.05609
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_tah_0.tah_vn" 328106
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2285_2234#" 0.00049247
cap "a_1410_1868#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.0610944
cap "a_7574_6052#" "a_9221_6078#" 0.00840063
cap "a_13073_7824#" "hgu_sarlogic_flat_0.x3.x36.Q" 159.165
cap "a_7842_6262#" "a_8908_6052#" 0.00798209
cap "a_4979_7798#" "a_4598_6925#" 0.504446
cap "a_11300_6052#" "hgu_sarlogic_flat_0.x3.x33.Q" 0.00718143
cap "a_11319_6951#" "a_9989_6951#" 0.0348053
cap "a_7575_7798#" "a_6536_8513#" 2.2115
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_8996_1868#" 39.117
cap "a_2369_2234#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.25295
cap "a_12491_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.81624
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" "a_n53834_7657#" 1.11805
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n54284_7835#" 0.00691721
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 0.0199835
cap "a_11301_7798#" "a_12069_8487#" 1.79679
cap "a_16581_5924#" "a_16894_6968#" 0.0196205
cap "hgu_sarlogic_flat_0.x4.x19.Q_N" "hgu_sarlogic_flat_0.x3.x30.Q" 2.079
cap "a_11626_1153#" "hgu_cdac_sw_buffer_1.x5.A" 0.0612075
cap "a_18058_6596#" "a_18973_5924#" 0.0863375
cap "a_4437_6078#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.387467
cap "a_18058_4670#" "a_18589_5036#" 0.702843
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n7047_12413#" 13.5546
cap "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 0.0683436
cap "m1_n1268_3183#" "a_n424_3698#" 1.39409
cap "a_12012_2136#" "hgu_cdac_sw_buffer_0.x5.A" 0.0475135
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 3.49755
cap "a_7370_6052#" "a_6830_7824#" 0.00139519
cap "a_9222_7824#" "a_9208_7317#" 0.160666
cap "a_n1189_1153#" "a_n572_1868#" 0.107872
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_19460_4644#" 0.0720441
cap "a_6369_6951#" "a_7597_6951#" 33.3645
cap "a_11301_7798#" "a_11856_7798#" 196.703
cap "hgu_cdac_sw_buffer_1.x4.A" "a_13930_1842#" 0.00201107
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_1222_1868#" 0.0635464
cap "a_n1058_3698#" "hgu_cdac_half_1.db<1>" 0.728222
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_10478_6078#" 2.23775
cap "a_4001_14236#" "a_4001_13960#" 31.6127
cap "a_6300_1179#" "a_4449_1453#" 0.263257
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 0.412795
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_4425_8879#" 1.34606
cap "a_n876_1179#" "a_n86_n245#" 0.021227
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12287_8513#" 0.0356743
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_10163_6925#" 12.6374
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.d<3>" 0.0546954
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_half_1.db<1>" 52.0648
cap "a_9404_12125#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.0665474
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_3497_2708#" 0.156092
cap "hgu_cdac_sw_buffer_0.x1.A" "hgu_cdac_sw_buffer_1.x1.X" 0.00300317
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_8761_6951#" 0.00885244
cap "a_12012_2136#" "hgu_cdac_sw_buffer_0.x4.A" 0.0600246
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 3.02392
cap "hgu_cdac_sw_buffer_1.x6.A" "hgu_sarlogic_flat_0.x4.x17.X" 0.0840976
cap "a_5319_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 33.599
cap "a_12733_1868#" "a_10624_1868#" 0.174853
cap "hgu_sarlogic_flat_0.x3.x57.CLK" "a_7949_1868#" 2.32416
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_1222_1868#" 168.319
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4761_2234#" 0.248107
cap "a_10790_1868#" "a_11102_2530#" 3.22666
cap "a_9116_8513#" "hgu_sarlogic_flat_0.x3.x33.Q_N" 0.000432684
cap "a_4141_1347#" "a_4654_1153#" 1.89299
cap "a_5183_7798#" "a_3978_8513#" 0.695583
cap "a_n1336_1868#" "a_n858_2530#" 1.04133
cap "a_3908_1179#" "a_4922_1363#" 63.3099
cap "a_4125_7798#" "a_5451_8008#" 0.000469545
cap "a_14661_2150#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.804145
cap "a_11320_8513#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 598.312
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x3.x63.CLK" 29.3872
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_comp_flat_0.comp_outn" 0.272627
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_half_0.db<1>" 1.01419
cap "m1_n1268_3183#" "a_2057_1453#" 0.00676899
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_8908_6052#" 0.216519
cap "hgu_cdac_half_1.db<5>" "hgu_tah_0.sw_n" 0.0492381
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_sw_buffer_3.x11.A" 1.81407
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x7.X" 1.58996
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7502_6951#" 0.013581
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n53364_7835#" 0.181156
cap "hgu_cdac_sw_buffer_1.x3.A" "a_3595_1153#" 0.176077
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_2.x8.X" 0.504549
cap "a_16113_12677#" "a_16041_12677#" 2.2654
cap "a_10624_1868#" "hgu_sarlogic_flat_0.x4.x17.X" 0.0267218
cap "a_1502_14758#" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 2.70513
cap "a_1196_n1740#" "a_2544_n241#" 0.071473
cap "a_5064_8795#" "a_5206_8513#" 4.12335
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_11937_2234#" 0.25295
cap "a_18973_4644#" "a_19144_4952#" 6.51542
cap "a_n1336_1868#" "a_n334_1153#" 0.105835
cap "a_n53364_7835#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" -1.11936e-16
cap "hgu_cdac_half_1.d<4>" "a_n871_7253#" 1.26672
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 3.85307
cap "a_11774_6925#" "a_12286_6951#" 0.97482
cap "a_2033_8879#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.000465755
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3978_8513#" 4.7199
cap "hgu_cdac_half_1.d<0>" "a_n7390_7871#" 0.0265146
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 1117.33
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x3.x54.CLK" 33.4792
cap "a_5367_1179#" "a_4836_2136#" 0.40551
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_7130_6951#" 0.0107639
cap "a_16088_10322#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 0.102077
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.d<5>" 25.5552
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 0.312728
cap "a_7575_7798#" "a_7711_7824#" 69.9631
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n107_2234#" 0.341059
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 5778.43
cap "hgu_cdac_half_1.d<3>" "a_n7047_14175#" 0.0690466
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0498461
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n472_2150#" 1.37535
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_2188_1868#" 7.01863
cap "hgu_sarlogic_flat_0.x4.x28.Q" "hgu_sarlogic_flat_0.x3.x7.X" 0.0612315
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_sw_buffer_0.x6.X" 0.146036
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.A0" 1037.39
cap "hgu_cdac_sw_buffer_1.x9.A" "a_4677_2234#" 0.00049247
cap "a_13262_6951#" "a_13263_8513#" 0.0984856
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x36.Q_N" 1.45214
cap "a_11600_7317#" "a_12068_6925#" 63.2838
cap "a_14566_8077#" "a_14654_8215#" 2.2654
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 44012.5
cap "hgu_cdac_sw_buffer_1.x6.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 4.45774
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x3.x27.Q" 132.552
cap "a_12044_1461#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.0119923
cap "a_19286_6968#" "a_19144_6590#" 4.12335
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 1659.4
cap "a_11966_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 30.06
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_3841_14650#" 31.0887
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x28.Q" 33.1073
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_394_2883#" 318.272
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_9208_7317#" 0.000222845
cap "a_4508_7317#" "a_3977_6951#" 1.80337
cap "a_2914_9360#" "a_2501_8487#" 0.109229
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x3.x54.CLK" 5.55744
cap "a_4868_1461#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00642452
cap "a_394_2883#" "a_1105_2708#" 9.63357
cap "hgu_cdac_half_0.db<1>" "a_11070_2234#" 0.000195011
cap "hgu_cdac_half_0.db<0>" "a_11538_1842#" 0.0165676
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3841_14374#" 8.49465
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4544_7824#" 0.000288543
cap "a_n54284_7371#" "a_n54284_7835#" 12.5796
cap "a_84_1461#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.00395624
cap "a_11775_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0298442
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_7771_6925#" 3.80874
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_1178_6950#" 196.248
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_7570_2883#" 0.520938
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_11102_2530#" 0.005096
cap "a_8379_1153#" "hgu_cdac_sw_buffer_1.x9.A" 0.210551
cap "a_11102_2530#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 247.564
cap "a_10673_2708#" "a_10675_1331#" 0.100453
cap "a_1716_n241#" "hgu_cdac_half_0.db<1>" 0.0296048
cap "a_11626_1153#" "hgu_cdac_half_1.db<1>" 0.00929776
cap "a_11070_2234#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0896154
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7558_1179#" 0.521501
cap "m1_n1268_3183#" "a_2786_2883#" 0.196931
cap "m1_n1268_3395#" "a_3497_2708#" 0.083516
cap "hgu_cdac_half_0.d<1>" "hgu_sarlogic_flat_0.x4.x24.Q" 0.0354744
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0135371
cap "hgu_cdac_half_1.db<0>" "a_3326_3698#" 0.214378
cap "a_n197_1545#" "a_n335_1453#" 0.10945
cap "a_12068_6925#" "a_10870_6951#" 0.0561836
cap "a_466_n245#" "a_n1158_n1744#" 0.212645
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_sw_buffer_1.x6.A" 0.68968
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_16197_6590#" 0.17564
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_10479_7824#" 0.239645
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.00213675
cap "hgu_cdac_sw_buffer_1.x5.X" "a_2544_n241#" 110.902
cap "a_10771_1153#" "a_11317_1347#" 207.499
cap "hgu_cdac_sw_buffer_1.x9.A" "a_6754_1842#" 0.0150561
cap "a_n55674_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 0.837775
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_1203_1153#" 177.673
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_1732_15124#" 0.0690399
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_10163_6925#" 0.00376102
cap "a_3302_6444#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 0.848035
cap "a_n134_11726#" "hgu_sarlogic_flat_0.x1.x3.X" 0.0441516
cap "a_11300_6052#" "a_11855_6052#" 196.703
cap "a_14654_8077#" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 0.469888
cap "a_5840_1868#" "a_6318_2530#" 1.04133
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_10790_1868#" 3.36474
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.db<6>" 0.676905
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0581543
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5176_2883#" 0.526994
cap "a_12012_2136#" "a_13370_1868#" 0.00826202
cap "a_5840_1868#" "a_6925_2150#" 0.10945
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_2489_15124#" 0.0378064
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.0043167
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9233_1453#" 157.861
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "a_4450_1153#" 40.6225
cap "a_3908_1179#" "a_3448_1868#" 0.726589
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n1285_1331#" 3.6657
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9698_8190#" 0.212007
cap "a_9244_12539#" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 0.747457
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_12068_6925#" 0.0220256
cap "a_n1749_7728#" "hgu_sarlogic_flat_0.x4.x19.Q" 5.27503
cap "a_10235_8008#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.035264
cap "hgu_cdac_half_1.db<2>" "a_n2773_7252#" 110.317
cap "a_6817_8879#" "a_7285_8487#" 63.2838
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x23.Q" 37.3381
cap "a_12359_7798#" "a_12573_8106#" 10.4326
cap "a_4212_1868#" "a_4580_1868#" 0.333727
cap "a_14661_2150#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4.38147
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_3378_9360#" 0.667432
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x27.X" 0.493175
cap "hgu_cdac_half_0.d<1>" "a_10624_1868#" 0.000934109
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n2251_7253#" 0.0112393
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x12.X" 1.23655
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n6959_14313#" 1.95981
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_sarlogic_flat_0.x4.x26.Q" 430.347
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_5205_6951#" 160.378
cap "a_7370_8098#" "a_8087_8190#" 0.0445002
cap "a_6516_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.184815
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.d<2>" 0.0064019
cap "a_10235_8008#" "a_10479_8190#" 9.7173
cap "a_13636_1842#" "hgu_cdac_half_1.db<0>" 0.622552
cap "a_11320_8513#" "a_11774_6925#" 0.00318275
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.107802
cap "a_7370_8098#" "a_7575_7798#" 153.051
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14101_2150#" 0.849432
cap "a_11153_6951#" "a_12358_6052#" 0.477487
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_12626_6262#" 0.232235
cap "a_13953_1179#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.938218
cap "a_2790_6052#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0276914
cap "hgu_cdac_sw_buffer_0.x12.X" "hgu_cdac_half_0.db<1>" 0.148564
cap "hgu_cdac_sw_buffer_1.x2.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 468.097
cap "hgu_cdac_half_1.db<3>" "a_n2219_8368#" 1.67023
cap "a_10978_1868#" "hgu_sarlogic_flat_0.x4.x32.Q_N" 0.416778
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 170.172
cap "hgu_sarlogic_flat_0.x3.x51.Q" "a_0_1868#" 0.19993
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_7316_2883#" 0.00862239
cap "a_7598_8513#" "a_5380_8487#" 0.00185744
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9652_1461#" 9.86261
cap "a_3929_14236#" "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 0.852074
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n607_7947#" 0.00505247
cap "hgu_cdac_sw_buffer_1.x3.A" "a_10790_1868#" 0.0119188
cap "hgu_cdac_half_0.db<1>" "a_4068_1842#" 0.00571238
cap "a_9146_1842#" "hgu_cdac_half_0.db<1>" 0.0182897
cap "a_10235_8008#" "a_9990_8513#" 0.035885
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_n422_1842#" 118.76
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 2.35841
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4449_1453#" 708.638
cap "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 1166.86
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 530.208
cap "a_18679_5284#" "a_18058_5316#" 110.76
cap "hgu_cdac_half_1.d<2>" "a_n6887_12551#" 0.0101408
cap "a_n6887_13485#" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 0.080526
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_cdac_half_1.d<0>" 0.289594
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.x5.X" 9.84806
cap "a_9763_7798#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.000623953
cap "hgu_cdac_sw_buffer_1.x9.A" "a_2544_n241#" 0.0426705
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.190895
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 1554.24
cap "a_14404_2136#" "hgu_sarlogic_flat_0.x3.x66.CLK" 29.5178
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x5.Q" 16.5325
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16020_5950#" 19.5843
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 1.03196
cap "a_4068_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0361614
cap "a_n6292_6446#" "a_n7766_6446#" 0.572382
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_6935_6078#" 0.0839357
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_3408_9386#" 1.43826
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13780_1868#" 9.29441
cap "hgu_cdac_sw_buffer_2.x1.A" "a_n607_7947#" 0.00299051
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8692_1179#" 326.473
cap "a_14566_8077#" "hgu_sarlogic_flat_0.x1.x8.S" 13.6434
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.db<2>" 0.0492381
cap "a_13182_1868#" "hgu_cdac_sw_buffer_1.x4.A" 0.00689275
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 29.0064
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x21.Q" 69.3986
cap "hgu_cdac_half_1.d<4>" "a_n6887_12275#" 0.00835257
cap "a_5450_6262#" "a_4892_6925#" 0.162482
cap "a_9967_7798#" "a_10234_6262#" 0.00022246
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_half_0.d<0>" 0.127403
cap "a_12155_7798#" "a_11153_6951#" 0.0653847
cap "hgu_cdac_sw_buffer_1.x3.A" "a_1502_2234#" 0.0031817
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "hgu_sarlogic_flat_0.x3.x60.CLK" 453.098
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6086_6951#" 26.9998
cap "a_12672_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.258611
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x4.x25.Q" 0.30508
cap "a_4543_6078#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.11727
cap "a_16113_12125#" "a_16113_11849#" 31.6127
cap "a_12382_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0117059
cap "a_n7678_6446#" "hgu_comp_flat_0.comp_outn" 0.00082401
cap "a_3908_1179#" "a_4564_1179#" 0.37344
cap "a_4141_1347#" "a_4385_1179#" 7.07352
cap "a_6991_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0298442
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9464_7798#" 0.0578767
cap "hgu_sarlogic_flat_0.x3.x72.Q_N" "a_7597_6951#" 0.00957561
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_14654_8353#" 1.29601
cap "a_84_1461#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.71146
cap "a_11300_6052#" "a_11614_7824#" 0.00504898
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_0.x6.A" 0.939045
cap "a_n1158_n1744#" "a_n86_n245#" 0.515439
cap "a_n55674_7113#" "a_n55674_7657#" 13.72
cap "a_7498_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.525728
cap "a_7072_7798#" "a_8909_7798#" 0.00185744
cap "a_8761_6951#" "a_9989_6951#" 33.3645
cap "hgu_cdac_sw_buffer_1.x9.A" "a_7949_1868#" 0.00134193
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x4.x6.A1" 104.456
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_6816_7317#" 0.000222845
cap "a_16041_12815#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 0.568298
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7791_2556#" 1.09293
cap "a_15666_4670#" "a_16427_4670#" 0.0603549
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x10.X" 0.103171
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x9.X" 0.00403646
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_4670#" 491.885
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_6830_7824#" 0.0229198
cap "a_13065_2708#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 318.243
cap "a_15666_5316#" "a_16894_4670#" 0.0598242
cap "a_5367_1179#" "a_6842_1153#" 0.00366824
cap "a_1970_1842#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.179134
cap "hgu_sarlogic_flat_0.x1.x3.A0" "hgu_sarlogic_flat_0.x1.x10.Y" 174.889
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_7509_6078#" 0.080197
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12627_8008#" 21.0362
cap "a_2820_11667#" "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 0.0401752
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17003_4670#" 0.404415
cap "a_1164_n241#" "a_466_n245#" 0.0612764
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_1.x3.A" 0.0844428
cap "a_406_11482#" "a_407_11578#" 795.524
cap "a_5694_6078#" "a_5896_6078#" 0.367362
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2827.42
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3408_9386#" 66.6436
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "a_9739_14835#" 0.0095503
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.174275
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9966_6052#" 1.47515
cap "a_9221_6078#" "a_10163_6925#" 0.840356
cap "hgu_cdac_sw_buffer_0.x11.A" "a_454_n939#" 0.0497173
cap "hgu_cdac_sw_buffer_0.x7.X" "a_n148_n1104#" 3.50264
cap "a_11154_8513#" "hgu_sarlogic_flat_0.x3.x36.Q" 1.26456
cap "a_4979_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0321534
cap "a_4978_8098#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0111006
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_9962_2556#" 1.9493
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 3.37877
cap "a_4978_8098#" "a_6517_7798#" 0.123514
cap "a_10663_15763#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 79.7193
cap "hgu_cdac_half_1.db<0>" "hgu_cdac_sw_buffer_3.x1.A" 0.00500399
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14101_2150#" 22.5406
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12626_6262#" 172.228
cap "a_7314_1363#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.0203888
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_11999#" 1.56548
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_5206_8513#" 0.0498363
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_sw_buffer_1.x2.X" 434.129
cap "a_4425_8879#" "a_5380_8487#" 0.000469545
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" "a_n54752_8227#" 0.188746
cap "a_2607_14758#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 5.50315
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" "a_n55304_8227#" 190.311
cap "a_4679_6052#" "a_5318_6078#" 3.15823
cap "hgu_sarlogic_flat_0.x4.x21.Q" "a_138_1363#" 0.0665623
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 967.677
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x2.X" 223.206
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_5695_7824#" 0.0839375
cap "a_16113_11849#" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 1.78728
cap "a_2285_2234#" "a_1970_1842#" 129.553
cap "a_8283_1331#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.877662
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "hgu_sarlogic_flat_0.x5.x1[3].Q_N" 0.874779
cap "a_14566_7801#" "a_12154_8098#" 0.0918855
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n1147_7253#" 0.125167
cap "a_18589_6316#" "a_18224_5950#" 0.0445002
cap "a_6817_8879#" "a_6536_8513#" 155.321
cap "a_n2219_8368#" "hgu_cdac_half_1.d<2>" 23.0873
cap "a_14404_2136#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 670.519
cap "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" "a_9379_10598#" 0.0997931
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1178_6950#" 268.208
cap "m1_n1268_3183#" "hgu_sarlogic_flat_0.x4.x8.X" 0.117879
cap "a_n1149_14360#" "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 0.309396
cap "a_2058_1153#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.0251493
cap "a_4143_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00730803
cap "hgu_cdac_half_1.d<0>" "a_n6887_11999#" 0.0125707
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_6194_1868#" 0.410838
cap "a_3614_1868#" "a_4450_1153#" 0.127485
cap "a_4068_1842#" "a_4449_1453#" 0.450889
cap "a_14018_1153#" "a_14734_1545#" 1.80337
cap "a_14017_1453#" "a_14935_1179#" 45.3022
cap "a_n7022_10334#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 37.7278
cap "a_4868_1461#" "a_4654_1153#" 10.4326
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7285_8487#" 0.00966264
cap "a_7843_8008#" "a_7772_8487#" 0.00297028
cap "a_4437_6078#" "a_5318_6078#" 9.42692
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18613_6968#" 0.303068
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_15832_5950#" 0.75257
cap "a_n1147_7253#" "hgu_cdac_sw_buffer_2.x1.A" 0.0135188
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 408.716
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_tah_0.sw" 0.0149216
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_cdac_half_1.db<1>" 32.3272
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4739_8513#" 0.127365
cap "a_12359_7798#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 486.574
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_4979_7798#" 25.6393
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 0.116889
cap "a_5206_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.00230789
cap "a_5380_8487#" "a_3978_8513#" 49.2297
cap "a_6421_6052#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.148007
cap "a_16894_4670#" "a_15832_4670#" 136.685
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_2.x7.X" 20.5429
cap "a_4922_1363#" "a_4922_2883#" 0.00157176
cap "hgu_cdac_sw_buffer_3.x4.X" "a_n3325_7252#" 112.438
cap "a_4654_1153#" "hgu_cdac_half_0.d<1>" 0.0446413
cap "a_8678_2234#" "a_8925_1347#" 0.049645
cap "a_9146_1842#" "a_8692_1179#" 0.0373688
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_9382_6925#" 0.0122854
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 40.3141
cap "a_7843_8008#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.000218249
cap "hgu_sarlogic_flat_0.x4.x24.Q_N" "a_2195_1545#" 0.00990133
cap "a_10575_15625#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 9.95913
cap "a_3595_1153#" "hgu_sarlogic_flat_0.x4.x24.Q" 6.86427
cap "a_9967_7798#" "a_8927_6951#" 0.290111
cap "a_3595_1153#" "hgu_cdac_sw_buffer_1.x6.A" 0.128407
cap "a_9899_6444#" "a_9966_6052#" 0.946053
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_10648#" 718.036
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18923_6590#" 0.264473
cap "a_3841_13822#" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 0.0128819
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_17003_5950#" 0.000373578
cap "hgu_cdac_sw_buffer_1.x3.A" "a_2444_2136#" 0.0270502
cap "a_14566_8353#" "hgu_sarlogic_flat_0.x1.x8.S" 21.6946
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n716_1842#" 0.622552
cap "a_3050_3698#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.184284
cap "a_19144_6232#" "a_18224_5950#" 0.10945
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9989_6951#" 161.912
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_5694_6444#" 0.116624
cap "a_18679_6564#" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 0.0875084
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "hgu_tah_0.sw_n" 0.703877
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_3841_14098#" 4.09158
cap "hgu_sarlogic_flat_0.x1.x4.x7.floating" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 24.1175
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n871_7253#" 0.125167
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.x63.Q_N" 177.677
cap "a_9404_12125#" "a_9332_12263#" 2.2654
cap "a_10478_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 0.0205681
cap "a_4892_6925#" "a_4424_7317#" 63.1778
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_17184_5950#" 39.7655
cap "hgu_cdac_half_0.db<0>" "a_6460_1842#" 0.00520527
cap "hgu_cdac_half_0.db<1>" "a_6006_1868#" 0.0204547
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.db<1>" 16.7324
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10163_6925#" 0.0690964
cap "a_6972_1868#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.61222
cap "hgu_sarlogic_flat_0.x3.x27.Q" "hgu_cdac_half_1.d<1>" 36.9691
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n607_7947#" 208.171
cap "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 1.85857
cap "a_1164_n241#" "a_n86_n245#" 0.00337454
cap "a_n890_2234#" "hgu_sarlogic_flat_0.x4.x2.A" 0.00426938
cap "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 9.14794
cap "a_6370_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.224482
cap "a_3908_1179#" "hgu_cdac_sw_buffer_0.x3.A" 0.512938
cap "a_16020_5310#" "hgu_sarlogic_flat_0.x3.x57.CLK" 163.719
cap "hgu_cdac_half_0.hgu_cdac_unit_0.CTOP" "hgu_tah_0.tah_vn" 152.552
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.db<1>" 0.0199365
cap "a_2285_2234#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0328048
cap "a_6006_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.259709
cap "hgu_cdac_sw_buffer_2.x1.A" "a_n871_7253#" 0.00698779
cap "a_1454_6950#" "a_1752_8513#" 0.000149374
cap "a_9762_6052#" "a_10870_6951#" 0.482788
cap "a_3497_2708#" "hgu_sarlogic_flat_0.x3.x30.Q" 0.156184
cap "a_n688_n1104#" "hgu_cdac_sw_buffer_0.x3.A" 5.1077
cap "a_2530_1363#" "hgu_cdac_sw_buffer_1.x5.A" 0.00734837
cap "a_2347_8513#" "a_1752_8513#" 1.18465
cap "a_140_2883#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 0.0197874
cap "hgu_cdac_sw_buffer_2.x4.X" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.000837135
cap "a_7370_8098#" "a_8087_7824#" 1.90245
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x4.X" 110.508
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16088_10598#" 8.66384
cap "hgu_sarlogic_flat_0.x5.x1[6].Q" "a_18505_5310#" 0.0135968
cap "a_n6934_15564#" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.189849
cap "a_9182_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2.68939
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8813_6052#" 189.002
cap "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" "a_971_14764#" 646.81
cap "a_1107_1331#" "a_1516_1179#" 0.0424254
cap "hgu_cdac_half_1.d<3>" "hgu_cdac_sw_buffer_2.x11.A" 0.179818
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "a_9762_6052#" 0.595975
cap "a_7069_2234#" "a_7314_1363#" 0.015096
cap "hgu_sarlogic_flat_0.x3.x20.Q_N" "a_4144_8513#" 0.485475
cap "a_3978_2234#" "a_3448_1868#" 0.0445002
cap "a_13476_1179#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 14.1995
cap "a_9990_8513#" "a_10163_6925#" 0.004818
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_8423_2556#" 0.754393
cap "a_1137_14764#" "a_2104_15080#" 1.25671
cap "a_5314_6951#" "a_5205_6951#" 7.07352
cap "hgu_cdac_half_1.d<0>" "hgu_cdac_half_1.d<1>" 15651.6
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_1886_14958#" 2.11026
cap "a_6956_1179#" "a_7046_1153#" 0.97482
cap "hgu_cdac_half_0.db<1>" "a_7228_2136#" 0.0426353
cap "hgu_cdac_half_0.db<0>" "a_7069_2234#" 0.000542222
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" "hgu_cdac_half_1.d<6>" 0.00426783
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7047_14175#" 21.9223
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_n335_1453#" 0.0323749
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_16221_5688#" 0.0197975
cap "a_16894_5950#" "a_15832_5950#" 136.685
cap "hgu_cdac_sw_buffer_0.x6.A" "a_13930_1842#" 0.0226751
cap "a_14734_1545#" "a_14222_1153#" 0.0668742
cap "a_13262_6951#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 0.322503
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 255.2
cap "a_7228_2136#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.241053
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "a_8762_8513#" 0.0015383
cap "a_4425_8879#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 7.01547
cap "hgu_tah_0.vin" "hgu_tah_0.vip" 88.3578
cap "hgu_sarlogic_flat_0.x3.x51.Q" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.103054
cap "hgu_cdac_half_1.db<5>" "hgu_cdac_sw_buffer_2.x11.A" 1.0927
cap "a_12359_7798#" "a_12292_8190#" 0.946053
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" "a_192_10793#" 0.623226
cap "hgu_sarlogic_flat_0.x1.x4.x6.floating" "hgu_cdac_half_1.d<5>" 0.286739
cap "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 0.000547447
cap "hgu_sarlogic_flat_0.x5.x3.X" "hgu_sarlogic_flat_0.x3.x54.CLK" 135.687
cap "a_15666_5950#" "a_15832_5950#" 749.316
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x4.x23.Q" 0.363164
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9382_6925#" 307.644
cap "a_747_11682#" "a_108_11334#" 3.15823
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_0.x6.X" 56.2219
cap "hgu_sarlogic_flat_0.x3.x57.Q_N" "a_6829_6078#" 5.52759
cap "hgu_cdac_half_0.db<1>" "a_1676_1842#" 0.00571238
cap "a_11300_6052#" "a_11319_6951#" 0.373065
cap "hgu_cdac_sw_buffer_1.x3.A" "a_4836_2136#" 0.0270502
cap "hgu_tah_0.tah_vn" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1128.4
cap "a_1422_7824#" "a_1586_8513#" 3.84247
cap "hgu_sarlogic_flat_0.x4.x15.X" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 670.598
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9317_2150#" 0.0070505
cap "a_n148_n1104#" "a_190_n245#" 2.05609
cap "hgu_sarlogic_flat_0.x4.x13.X" "a_7316_2883#" 0.134763
cap "a_9379_10598#" "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 9.95913
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "a_14746_2883#" 60.9668
cap "a_7558_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 6.2038
cap "a_3222_8795#" "a_1586_8513#" 0.124974
cap "a_13263_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.403955
cap "a_2476_1461#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 12.0358
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9383_8487#" 490.568
cap "a_7284_6925#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 5.06332
cap "a_n982_1868#" "a_n1336_1868#" 45.5358
cap "a_4509_8879#" "a_4144_8513#" 0.0445002
cap "a_4332_8513#" "a_4599_8487#" 0.0698533
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_17068_5924#" 0.0834626
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_1676_1842#" 0.0280518
cap "a_9221_6078#" "a_9697_6444#" 1.32533
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_18679_4644#" 0.0865449
cap "a_2923_8513#" "a_2501_8487#" 0.00286714
cap "a_3104_8513#" "a_2988_8487#" 39.6993
cap "a_12012_2136#" "hgu_cdac_sw_buffer_0.x3.A" 0.0682611
cap "a_10790_1868#" "hgu_cdac_sw_buffer_1.x6.A" 0.00627504
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_6536_8513#" 0.0777297
cap "a_n4397_8367#" "hgu_cdac_sw_buffer_3.x11.X" 1715.75
cap "hgu_sarlogic_flat_0.x5.x2.x2.SW" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 1.31624
cap "hgu_cdac_half_1.d<4>" "a_n2301_7728#" 0.0036137
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_10479_7824#" 0.639185
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 1.26849
cap "a_2036_7824#" "a_4030_7798#" 12.0595
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_3978_8513#" 50.4503
cap "a_2262_1153#" "a_2530_1363#" 206.408
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_12275#" 1.24532
cap "a_n1336_1868#" "hgu_sarlogic_flat_0.x4.x21.Q" 0.00466342
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 5.60043
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n53930_7371#" 17.4472
cap "hgu_sarlogic_flat_0.x4.x12.X" "a_5397_2556#" 0.0496912
cap "hgu_sarlogic_flat_0.x3.x4.X" "hgu_sarlogic_flat_0.x3.x51.CLK" 6.3021
cap "a_4677_2234#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.010756
cap "a_n1147_7253#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200.425
cap "hgu_cdac_sw_buffer_1.x3.A" "a_6286_2234#" 0.00014671
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3783_9360#" 120.074
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_3378_9360#" 0.0572922
cap "hgu_sarlogic_flat_0.x5.x1[4].Q" "a_16752_5310#" 0.151217
cap "a_16287_6564#" "a_16427_6956#" 69.9631
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_4893_8487#" 0.129759
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_4425_8879#" 0.267618
cap "a_11205_6052#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 0.0337527
cap "a_7285_8487#" "a_7503_8513#" 0.37344
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 5.58205
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 341.368
cap "a_12555_6925#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.0258779
cap "a_10790_1868#" "a_10624_1868#" 785.622
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_0.x4.X" 210.514
cap "hgu_cdac_sw_buffer_1.x9.A" "a_8283_1331#" 0.0451676
cap "a_5314_6951#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.786839
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53647_7371#" 1.82
cap "a_5116_8190#" "a_4978_8098#" 0.10945
cap "a_14436_1461#" "hgu_sarlogic_flat_0.x4.x35.Q_N" 0.0112124
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.268565
cap "a_12358_6052#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.132659
cap "hgu_sarlogic_flat_0.x2.x1.x4.Y" "a_1418_14758#" 0.513878
cap "hgu_sarlogic_flat_0.x4.x11.X" "a_3926_2530#" 0.0170062
cap "hgu_sarlogic_flat_0.x1.x2.x6.SW" "hgu_cdac_half_1.d<5>" 0.0049842
cap "a_9233_1453#" "a_6842_1153#" 0.000401172
cap "a_11625_1453#" "a_11740_1179#" 2.71589
cap "a_2287_6052#" "a_2790_6052#" 1.87354
cap "a_9234_1153#" "a_6841_1453#" 0.00547824
cap "a_2585_6352#" "a_2586_6052#" 782.673
cap "a_2672_8795#" "a_2814_8513#" 4.12335
cap "a_n447_11350#" "a_66_11360#" 9.45283
cap "a_9233_1453#" "a_9962_2883#" 0.000117297
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "a_n7766_6446#" 483.942
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n54567_7371#" 0.119004
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1516_1179#" 367.059
cap "a_16113_12125#" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 29.9885
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_7316_2883#" 0.0042328
cap "a_773_1868#" "hgu_sarlogic_flat_0.x4.x21.Q" 1.63819
cap "a_1942_n460#" "hgu_cdac_sw_buffer_1.x1.X" 0.0261755
cap "hgu_cdac_sw_buffer_1.x3.A" "hgu_cdac_sw_buffer_1.x11.X" 0.284617
cap "a_16000_10460#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 131.119
cap "hgu_cdac_half_1.d<1>" "a_12870_6078#" 0.00456201
cap "a_12555_6925#" "a_12467_7317#" 0.0771193
cap "hgu_cdac_half_1.d<0>" "a_15832_4670#" 1.02829
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_14155_1545#" 3.38487
cap "a_15666_4670#" "a_18224_4670#" 0.00290076
cap "a_10663_16039#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 19.0834
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.x4.X" 103.355
cap "a_19576_4670#" "a_19286_4670#" 28.1914
cap "a_10663_16039#" "a_10575_16177#" 70.3566
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" "a_n53834_7657#" 0.256066
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_7260_1461#" 0.00641577
cap "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 0.0642962
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3978_8513#" 0.0434479
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_6829_6078#" 3.06506
cap "a_15666_6596#" "a_16799_6912#" 0.256334
cap "a_15832_6596#" "a_16427_6956#" 1.18465
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "a_n7022_10610#" 0.235079
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_16113_6590#" 0.0223865
cap "a_15666_5950#" "a_17302_6232#" 0.124974
cap "a_11855_6052#" "a_12089_6078#" 7.07352
cap "a_n688_n1104#" "a_n412_n464#" 1.79489
cap "a_4977_6352#" "a_5451_8008#" 0.000602417
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_52_2136#" 0.212501
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_cdac_sw_buffer_1.x6.A" 0.0574704
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n871_7253#" 201.277
cap "a_2672_8795#" "hgu_sarlogic_flat_0.x3.x5.X" 0.404812
cap "a_11613_6078#" "a_12572_6360#" 0.0121322
cap "a_342_11726#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0143133
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x3.x36.Q" 222.582
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "a_7711_7824#" 1.71269
cap "hgu_cdac_sw_buffer_0.x5.X" "hgu_sarlogic_flat_0.x4.x5.Q_N" 0.00333979
cap "a_n2219_8368#" "hgu_cdac_half_1.d<6>" 1712.68
cap "a_7072_7798#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.000130029
cap "hgu_cdac_sw_buffer_0.x6.X" "a_138_1363#" 0.0626215
cap "a_4893_8487#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0373948
cap "a_4438_7824#" "a_4424_7317#" 0.160666
cap "a_4680_7798#" "a_4598_6925#" 0.102491
cap "a_5205_6951#" "a_4892_6925#" 124.312
cap "a_n55674_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 3.09053
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14746_2883#" 111.417
cap "a_9292_7317#" "a_9208_7317#" 9.7173
cap "a_6370_8513#" "a_4144_8513#" 0.0400429
cap "hgu_cdac_sw_buffer_1.x11.A" "hgu_cdac_sw_buffer_0.x11.VPWR" 1.10733
cap "a_11626_1153#" "a_14018_1153#" 0.133004
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "a_7314_1363#" 4.44572
cap "a_8710_2530#" "a_9708_2883#" 14.5782
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x12.X" 101.204
cap "a_7575_7798#" "hgu_sarlogic_flat_0.x3.x7.X" 0.00439382
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x16.X" 0.0156033
cap "a_9146_1842#" "hgu_sarlogic_flat_0.x4.x15.X" 0.128625
cap "a_1716_n241#" "a_1516_1179#" 0.00208756
cap "a_7371_7798#" "a_6517_7798#" 49.2297
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_16427_6956#" 0.936754
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_10624_1868#" 0.0994406
cap "a_1410_1868#" "a_1586_2234#" 0.898742
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 5.94075
cap "a_15666_5316#" "a_15832_5950#" 0.0449887
cap "a_10624_1868#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 1.20566
cap "a_9762_6052#" "hgu_cdac_half_1.db<1>" 0.0153854
cap "a_18058_6596#" "a_18923_6590#" 1.16666
cap "a_10102_6078#" "a_10234_6262#" 25.8462
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 92.779
cap "hgu_sarlogic_flat_0.x4.x25.Q_N" "hgu_cdac_half_0.db<0>" 0.304712
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_0.x11.VPWR" 0.360596
cap "m1_n1268_3183#" "a_7570_2883#" 0.196931
cap "m1_n1268_3395#" "a_8281_2708#" 0.083516
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_0.x5.A" 0.0135157
cap "hgu_sarlogic_flat_0.x4.x28.Q_N" "a_9962_2883#" 0.169277
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 1181.8
cap "a_8398_1868#" "hgu_cdac_half_0.d<1>" 0.000888543
cap "a_6604_1868#" "a_6460_1842#" 69.6746
cap "hgu_cdac_half_1.db<2>" "hgu_cdac_sw_buffer_2.x11.A" 0.503782
cap "a_2033_8879#" "a_2207_8487#" 205.485
cap "a_7371_7798#" "a_4978_8098#" 0.00290076
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_3841_14650#" 0.0223093
cap "a_2104_15080#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1.25995
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_9676_6925#" 0.00167062
cap "hgu_sarlogic_flat_0.x5.x1[3].Q" "a_18058_5950#" 0.112803
cap "a_18973_5924#" "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 0.0234702
cap "m1_n1268_3183#" "a_5176_2883#" 0.196931
cap "m1_n1268_3395#" "a_5889_2708#" 0.083516
cap "a_10550_14374#" "a_10710_14236#" 38.8042
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_3614_1868#" 0.0195818
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_sarlogic_flat_0.x4.x26.Q" 57.7674
cap "hgu_cdac_sw_buffer_0.x5.A" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.200692
cap "a_13476_1179#" "a_13462_2234#" 0.262985
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_0.x4.A" 0.0171202
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_4312_2150#" 0.0101002
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 597.58
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 36.8655
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "a_9900_8190#" 0.0105394
cap "a_8478_6951#" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.00116908
cap "a_n148_n1104#" "hgu_cdac_sw_buffer_1.x1.A" 0.00245165
cap "hgu_cdac_half_1.d<1>" "a_9762_6052#" 0.0735198
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "a_10550_14098#" 0.0406604
cap "a_n7678_6446#" "a_n7390_7871#" 1.67455
cap "a_2444_2136#" "hgu_sarlogic_flat_0.x4.x24.Q" 0.00752081
cap "a_13182_1868#" "hgu_cdac_sw_buffer_0.x6.A" 0.0257717
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18412_6590#" 4.52439
cap "a_2444_2136#" "hgu_cdac_sw_buffer_1.x6.A" 0.00459273
cap "a_6300_1179#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.343528
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_1732_15124#" 35.0837
cap "hgu_cdac_sw_buffer_1.x4.X" "a_1114_n1100#" 0.00502528
cap "hgu_cdac_sw_buffer_1.x3.A" "a_6842_1153#" 0.0974295
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_cdac_sw_buffer_2.x1.A" 0.0177656
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "hgu_sarlogic_flat_0.x3.x57.Q_N" 11.319
cap "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" "a_15953_12539#" 0.747457
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x72.CLK" 0.0142
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "a_3314_11664#" 8.92403
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_cdac_sw_buffer_1.x5.A" 0.0656828
cap "a_6604_1868#" "a_7069_2234#" 3.15823
cap "a_n204_1868#" "a_n716_1842#" 0.97482
cap "hgu_cdac_sw_buffer_0.x4.A" "hgu_sarlogic_flat_0.x3.x51.CLK" 0.342872
cap "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 2.02676
cap "a_10164_8487#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.0444939
cap "hgu_sarlogic_flat_0.x3.x75.SET_B" "a_4892_6925#" 105.715
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_5379_6925#" 3.79028
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6516_6052#" 12.6434
cap "a_8006_8795#" "a_6370_8513#" 0.124974
cap "a_7503_8513#" "a_6536_8513#" 1.25671
cap "hgu_cdac_sw_buffer_1.x7.X" "hgu_cdac_sw_buffer_1.x11.VPWR" 158.894
cap "a_7284_6925#" "a_6723_6951#" 0.0378806
cap "a_6816_7317#" "a_6900_7317#" 9.7173
cap "a_7370_8098#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 1.16733
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4679_6052#" 0.15134
cap "hgu_cdac_sw_buffer_2.x1.A" "hgu_cdac_sw_buffer_2.x7.X" 0.00165107
cap "a_n422_1842#" "m1_n1268_3183#" 0.0408936
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "hgu_sarlogic_flat_0.x3.x51.CLK" 49.9343
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 182.21
cap "a_12098_1363#" "hgu_cdac_half_0.db<1>" 0.0726468
cap "a_9763_7798#" "a_8814_7798#" 0.0700156
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "a_13262_6951#" 0.00153327
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_2975_1179#" 158.178
cap "a_7508_8190#" "a_6830_7824#" 6.51542
cap "a_17068_5284#" "a_16894_5688#" 196.703
cap "a_9677_8487#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 453.446
cap "a_n964_n464#" "a_n1189_1153#" 0.00562312
cap "a_4978_8098#" "a_4892_6925#" 0.571937
cap "a_8678_2234#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.070317
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x3.x57.CLK" 185.342
cap "a_12098_1363#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0209713
cap "a_2398_1179#" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.535018
cap "a_2808_n935#" "hgu_cdac_sw_buffer_1.x2.X" 1.88489
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 245.062
cap "a_11853_2234#" "a_9620_2136#" 0.00185991
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_19286_4670#" 0.0139779
cap "hgu_tah_0.sw_n" "hgu_cdac_half_1.db<4>" 0.0492381
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 43995.3
cap "a_2926_6078#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.437878
cap "hgu_cdac_half_0.db<1>" "a_8232_1868#" 0.0219973
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9169_1179#" 0.0367583
cap "a_3929_14650#" "a_4001_14512#" 2.2654
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_4437_6078#" 0.106809
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" "a_n7047_12689#" 0.02202
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x3.x66.CLK" 453.316
cap "hgu_sarlogic_flat_0.x4.x28.Q" "a_6516_6052#" 0.0828877
cap "hgu_sarlogic_flat_0.x4.x1.X" "hgu_sarlogic_flat_0.x4.x6.A1" 0.126589
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "hgu_sarlogic_flat_0.x1.x8.S" 0.0103935
cap "hgu_sarlogic_flat_0.x1.x2.x10.A" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 51.9259
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x4.X" 112.448
cap "a_2287_6052#" "hgu_sarlogic_flat_0.x4.x19.Q" 0.0113073
cap "a_1534_2530#" "a_1516_1179#" 0.343514
cap "a_14654_8077#" "a_14726_7939#" 2.2654
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 334.062
cap "a_4362_1842#" "hgu_cdac_half_0.db<1>" 0.0182897
cap "a_5613_7233#" "a_3977_6951#" 0.124974
cap "a_5110_6951#" "a_4143_6951#" 1.25671
cap "a_9222_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 448.027
cap "a_6300_1179#" "a_6979_1545#" 6.51542
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_12152_1868#" 15.0781
cap "hgu_cdac_half_1.db<3>" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 0.115688
cap "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" "a_n6887_11999#" 32.0043
cap "a_8928_8513#" "hgu_sarlogic_flat_0.x3.x30.Q" 161.948
cap "a_8232_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.795237
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 55.4533
cap "hgu_cdac_half_1.d<0>" "a_4679_6052#" 0.0208753
cap "a_5891_1331#" "a_6841_1453#" 0.0166283
cap "hgu_cdac_sw_buffer_0.x12.X" "hgu_cdac_sw_buffer_0.x11.VPWR" 101.204
cap "a_12098_1363#" "a_11966_1179#" 24.999
cap "hgu_cdac_half_0.d<1>" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 162.003
cap "a_9234_1153#" "a_8925_1347#" 32.6828
cap "a_615_2556#" "hgu_sarlogic_flat_0.x3.x51.Q" 1.19932
cap "a_n6887_12275#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.457983
cap "hgu_cdac_sw_buffer_1.x3.A" "a_3499_1331#" 0.037392
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_6318_2530#" 0.0101723
cap "a_11756_1868#" "a_11244_1842#" 0.97482
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_9989_6951#" 4.75026
cap "hgu_sarlogic_flat_0.x3.x27.Q_N" "a_5379_6925#" 12.5064
cap "a_4362_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.93336
cap "hgu_tah_0.sw_n" "hgu_tah_0.vin" 226.418
cap "a_3802_1868#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 0.0093301
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 88.4276
cap "a_9761_6352#" "a_10279_6951#" 0.00505433
cap "a_7369_6352#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 569.882
cap "a_15832_5950#" "a_16894_6968#" 0.0812733
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_sarlogic_flat_0.x4.x18.X" 0.335495
cap "a_9739_14835#" "a_9739_15176#" 12.1079
cap "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" "a_1945_11268#" 2.28088
cap "a_6370_8513#" "a_7456_8795#" 9.07266
cap "a_2045_6078#" "hgu_sarlogic_flat_0.x3.x3.X" 0.686491
cap "a_10280_8513#" "a_9676_6925#" 0.0105046
cap "a_1752_8513#" "hgu_sarlogic_flat_0.x3.x20.Q" 0.0424135
cap "hgu_cdac_half_1.d<0>" "a_4437_6078#" 0.064337
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_10675_1331#" 3.66456
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 3.31154
cap "a_16113_5310#" "a_16113_6316#" 4.51052
cap "a_16581_5510#" "a_16287_5924#" 0.06093
cap "a_n55674_7113#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 0.136666
cap "a_18973_4644#" "a_18412_4670#" 0.0378806
cap "a_n55391_7113#" "a_n55304_6595#" 0.071782
cap "a_19460_4644#" "a_19286_4670#" 196.703
cap "a_19460_5924#" "a_19694_6232#" 9.45283
cap "a_7707_8513#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.0702184
cap "a_9848_8795#" "a_9383_8487#" 0.946053
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.x39.Q_N" 22.3063
cap "hgu_sarlogic_flat_0.x4.x9.X" "a_2262_1153#" 0.179553
cap "a_2199_15136#" "a_2104_15080#" 2.76336
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" "hgu_sarlogic_flat_0.x3.x5.X" 0.0363819
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13072_6078#" 108.788
cap "hgu_cdac_sw_buffer_1.x6.A" "a_4836_2136#" 0.0051957
cap "a_17068_4644#" "a_16980_5036#" 0.0771193
cap "a_19576_5676#" "a_19286_5688#" 28.1914
cap "a_10771_1153#" "a_11538_1842#" 2.58992
cap "hgu_sarlogic_flat_0.x4.x5.Q" "hgu_cdac_half_1.db<1>" 0.411434
cap "a_12153_6352#" "hgu_sarlogic_flat_0.x3.x57.CLK" 0.154939
cap "hgu_sarlogic_flat_0.x2.x2.x2.OUT" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 257.653
cap "a_n54284_7371#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 24.375
cap "a_6516_6052#" "a_6935_6078#" 39.6993
cap "a_8909_7798#" "a_9522_6951#" 0.0115546
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8288_6078#" 0.00829733
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 1554.24
cap "hgu_sarlogic_flat_0.x5.x2.x6.floating" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 62.4129
cap "a_n7678_6446#" "a_n7660_7467#" 0.354197
cap "hgu_sarlogic_flat_0.x4.x23.Q" "a_5182_6052#" 0.0308035
cap "a_4976_1868#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0453313
cap "a_454_n939#" "a_n688_n1104#" 0.0630004
cap "a_2323_11578#" "a_407_11578#" 0.0191787
cap "a_13636_1842#" "hgu_sarlogic_flat_0.x4.x31.Q_N" 0.0198927
cap "a_n7216_6420#" "hgu_comp_flat_0.P" 0.341765
cap "a_10151_1179#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0190204
cap "a_3841_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 1.78728
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10103_7824#" 32.578
cap "a_4438_7824#" "a_5205_6951#" 0.215797
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_sw_buffer_3.x9.X" 0.011526
cap "a_3908_1179#" "a_2057_1453#" 0.262179
cap "a_9404_12401#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.94059
cap "hgu_cdac_half_0.db<0>" "a_1114_n1100#" 9.50267
cap "a_16894_5688#" "a_16581_5510#" 123.928
cap "a_7369_6352#" "a_9327_6078#" 0.0170624
cap "hgu_sarlogic_flat_0.x5.x1[6].Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 93.5986
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 0.0222147
cap "a_n54752_6595#" "a_n54752_8227#" 1.00531
cap "hgu_sarlogic_flat_0.x3.x6.A" "a_n2301_7728#" 0.0328837
cap "a_16113_11849#" "a_16041_11849#" 2.2654
cap "a_10550_14650#" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 1.80715
cap "a_11626_1153#" "hgu_cdac_half_0.db<0>" 0.142491
cap "a_11625_1453#" "hgu_cdac_half_0.db<1>" 0.252084
cap "a_3908_1179#" "hgu_sarlogic_flat_0.x3.x54.CLK" 2.58103
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x4.x6.floating" 0.473437
cap "a_9966_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.0876632
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x2.X" 20.5429
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_sw_buffer_0.x1.X" 60.1784
cap "a_1146_7824#" "a_1422_7824#" 2.02485
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x4.x5.Q" 0.049649
cap "a_n204_1868#" "a_n107_2234#" 3.85505
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 0.00721135
cap "hgu_sarlogic_flat_0.x3.x33.Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 2519.25
cap "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" "a_n7216_6420#" 56.4594
cap "a_14132_1179#" "a_14017_1453#" 2.71589
cap "a_15666_5316#" "a_16287_4644#" 0.0447231
cap "hgu_sarlogic_flat_0.x3.x69.CLK" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 0.070883
cap "a_11709_2150#" "hgu_sarlogic_flat_0.x3.x63.CLK" 0.850993
cap "a_12287_8513#" "a_12069_8487#" 0.37344
cap "a_n2301_7728#" "hgu_cdac_sw_buffer_2.x1.A" 24.1735
cap "a_11625_1453#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.00623
cap "a_7072_7798#" "a_6936_7824#" 28.1914
cap "hgu_cdac_half_1.d<1>" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 0.00761848
cap "hgu_sarlogic_flat_0.x4.x26.Q" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 1239.11
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x4.x31.Q_N" 2.48084
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 1545.74
cap "hgu_cdac_half_1.db<0>" "hgu_sarlogic_flat_0.x1.x4.x10.A" 0.0944822
cap "hgu_cdac_sw_buffer_1.x11.X" "hgu_cdac_sw_buffer_1.x6.A" 0.21568
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x45.Q_N" 0.0365312
cap "a_5396_6360#" "a_4437_6078#" 0.0121322
cap "hgu_sarlogic_flat_0.x4.x11.X" "hgu_sarlogic_flat_0.x4.x12.X" 109.509
cap "a_5182_6052#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0344123
cap "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" "hgu_sarlogic_flat_0.x1.x8.S" 5.3893
cap "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 7.42041
cap "a_7842_6262#" "a_8086_6078#" 8.11912
cap "a_4362_1842#" "a_4449_1453#" 0.602775
cap "a_9989_6951#" "hgu_sarlogic_flat_0.x3.x69.Q_N" 0.00957561
cap "a_n7022_15702#" "a_n6934_15564#" 70.3566
cap "a_10181_8106#" "a_9967_7798#" 10.4326
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x7.X" 158.916
cap "a_11625_1453#" "a_11966_1179#" 1.34244
cap "a_n6959_12689#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.179953
cap "a_13709_1347#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.874637
cap "a_8927_6951#" "a_9382_6925#" 153.024
cap "a_8761_6951#" "a_9208_7317#" 149.863
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 153.409
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 0.2951
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_cdac_half_1.d<2>" 0.0933828
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3448_1868#" 236.361
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12381_6951#" 161.904
cap "hgu_sarlogic_flat_0.x5.x3.X" "a_18973_5510#" 1.16261
cap "a_1422_7824#" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 0.0195638
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_1945_11268#" 0.00347283
cap "a_n3049_7252#" "a_n4397_8367#" 0.071473
cap "a_6754_1842#" "a_7949_1868#" 0.584382
cap "a_8232_1868#" "a_8692_1179#" 0.726589
cap "hgu_sarlogic_flat_0.x4.x13.X" "hgu_cdac_half_0.d<1>" 0.0644622
cap "a_3165_1868#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 194.104
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18973_6790#" 168.235
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "a_1586_8513#" 0.0704086
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_555_10641#" 0.119928
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 333.13
cap "a_11613_6078#" "a_11153_6951#" 0.188965
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.210432
cap "a_n716_1842#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.0280518
cap "a_14654_7525#" "hgu_sarlogic_flat_0.x3.x66.CLK" 0.0140226
cap "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" "a_2373_14732#" 1.15793
cap "hgu_sarlogic_flat_0.x4.x5.Q" "a_n335_1453#" 0.000590216
cap "hgu_cdac_half_0.db<1>" "a_5987_1153#" 0.315673
cap "a_3977_6951#" "a_5063_7233#" 9.07266
cap "a_5390_2883#" "hgu_sarlogic_flat_0.x3.x33.Q" 6.87887
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_n6959_13347#" 0.00626946
cap "a_n1699_7253#" "a_n2219_8368#" 0.366153
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "hgu_sarlogic_flat_0.x4.x24.Q" 28.9717
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 5035.55
cap "a_8281_2708#" "hgu_sarlogic_flat_0.x3.x36.Q" 0.156184
cap "a_n4397_8367#" "hgu_cdac_sw_buffer_3.x7.X" 1.10448
cap "a_8289_7824#" "hgu_sarlogic_flat_0.x3.x30.Q" 2.63072
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" "a_n55770_7371#" 0.214425
cap "a_4438_7824#" "hgu_sarlogic_flat_0.x3.x75.SET_B" 0.0393953
cap "a_5319_7824#" "a_5451_8008#" 25.8462
cap "a_6516_6052#" "a_6830_7824#" 0.00504898
cap "a_5987_1153#" "hgu_sarlogic_flat_0.x4.x6.A1" 0.734858
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_3448_1868#" 0.0997852
cap "a_14591_9604#" "a_14591_9880#" 31.6127
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_14566_7525#" 12.6991
cap "hgu_cdac_half_1.d<0>" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 1.46369
cap "a_6369_6951#" "hgu_sarlogic_flat_0.x3.x30.Q_N" 0.287983
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_608_2883#" 0.538061
cap "a_12155_7798#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.0809609
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_n643_1347#" 0.0238445
cap "a_n422_1842#" "a_n130_1153#" 2.51067
cap "a_5891_1331#" "a_4450_1153#" 0.539343
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_5166_1545#" 0.333875
cap "a_11614_7824#" "a_12573_8106#" 0.0121322
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" "a_3954_15763#" 0.419625
cap "a_18224_4670#" "a_18613_4670#" 1.90245
cap "a_4976_1868#" "a_4449_1453#" 0.00707399
cap "a_1137_14764#" "hgu_tah_0.sw" 0.862717
cap "a_5889_2708#" "hgu_sarlogic_flat_0.x3.x36.Q" 318.31
cap "a_6979_1545#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 18.0277
cap "a_18412_6590#" "a_18058_6596#" 65.6767
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_18224_6596#" 23.0885
cap "a_11300_6052#" "a_10680_6078#" 0.00826202
cap "a_15832_4670#" "a_16287_4644#" 151.967
cap "a_5110_6951#" "hgu_sarlogic_flat_0.x3.x4.X" 0.49989
cap "a_4438_7824#" "a_4978_8098#" 139.351
cap "a_9221_6078#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.181063
cap "a_2530_1363#" "hgu_sarlogic_flat_0.x4.x19.Q_N" 4.44572
cap "a_9620_2136#" "hgu_cdac_half_0.d<1>" 0.000410097
cap "a_4532_6951#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 0.281856
cap "a_19460_4644#" "a_18973_5510#" 0.0768418
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_half_1.db<1>" 0.165961
cap "a_n447_11350#" "a_n28_11682#" 39.6993
cap "a_1637_6052#" "a_2586_6052#" 0.103437
cap "a_4977_6352#" "hgu_cdac_half_1.db<1>" 0.0193133
cap "a_7370_6052#" "hgu_sarlogic_flat_0.x3.x57.CLK" 335.764
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x4.x21.Q_N" 0.532463
cap "a_n638_n245#" "hgu_cdac_sw_buffer_0.x11.X" 0.00522785
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "hgu_cdac_sw_buffer_1.x9.A" 0.384226
cap "a_406_11482#" "a_1448_10615#" 0.586022
cap "a_12671_6951#" "a_12626_6262#" 0.0100638
cap "a_11508_8513#" "hgu_sarlogic_flat_0.x3.x7.X" 0.0177771
cap "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 40.176
cap "a_10151_1179#" "a_8692_1179#" 0.0378806
cap "a_12382_8513#" "a_12468_8879#" 9.75667
cap "a_9379_10598#" "a_9379_10322#" 31.6127
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 90.7294
cap "a_18224_5316#" "a_18058_4670#" 0.138832
cap "hgu_sarlogic_flat_0.x4.x29.Q" "hgu_cdac_half_0.d<1>" 0.0415402
cap "a_6991_8487#" "a_6517_7798#" 0.453779
cap "hgu_cdac_sw_buffer_1.x1.A" "a_2268_n241#" 0.0135188
cap "a_13163_1153#" "a_13016_1868#" 1.75801
cap "a_4332_8513#" "hgu_sarlogic_flat_0.x3.x5.X" 0.548114
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5284#" 861.674
cap "a_13930_1842#" "hgu_sarlogic_flat_0.x4.x18.X" 0.0489777
cap "a_2914_9360#" "a_3494_9752#" 3.42315
cap "a_4680_7798#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.000130029
cap "hgu_sarlogic_flat_0.x4.x5.CLK_N" "a_1056_1868#" 2.94795
cap "a_9209_8879#" "hgu_sarlogic_flat_0.x3.x30.Q" 1.23561
cap "a_5314_6951#" "a_4892_6925#" 0.00286714
cap "a_5495_6951#" "a_5379_6925#" 39.6993
cap "a_9463_6052#" "a_7370_6052#" 0.0637992
cap "a_1516_1179#" "a_1676_1842#" 2.59686
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_sw_buffer_1.x11.X" 4227
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 0.0585513
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_2586_6052#" 2.15936
cap "a_12012_2136#" "hgu_sarlogic_flat_0.x4.x28.Q" 0.0127409
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "hgu_cdac_sw_buffer_2.x9.X" 5.38572
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" "a_3378_9360#" 15.9564
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 259.961
cap "a_12068_6925#" "a_12672_8513#" 0.0105046
cap "a_8908_6052#" "hgu_sarlogic_flat_0.x3.x51.Q" 0.184815
cap "a_n55304_6595#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0.745171
cap "hgu_cdac_sw_buffer_0.x6.A" "a_n130_1153#" 0.846008
cap "a_6535_6951#" "a_6370_8513#" 0.816154
cap "hgu_sarlogic_flat_0.x2.x1.x3.Y" "a_1886_14958#" 97.1829
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_4068_1842#" 2.61761
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" "a_n55204_7835#" 1.62963
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_12098_2883#" 0.0201949
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" "a_4914_7824#" 0.00848181
cap "a_12871_8190#" "a_12627_8008#" 9.7173
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "hgu_sarlogic_flat_0.x3.x36.Q_N" 0.190642
cap "hgu_cdac_sw_buffer_1.x6.A" "a_6842_1153#" 0.0707179
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 0.472506
cap "a_8762_8513#" "a_9523_8513#" 0.0603549
cap "hgu_cdac_half_1.d<1>" "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 0.141483
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1707_1461#" 6.70631
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.x30.Q" 4.19644
cap "hgu_cdac_half_1.d<1>" "a_4977_6352#" 0.0535892
cap "m1_n1268_3395#" "a_n858_2530#" 0.104233
cap "hgu_cdac_sw_buffer_0.x11.A" "hgu_cdac_half_0.d<0>" 0.113072
cap "a_13709_1347#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 370.178
cap "a_12671_6951#" "a_12359_7798#" 0.00548025
cap "a_n4429_7252#" "hgu_sarlogic_flat_0.x4.x5.Q" 205.77
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 0.113368
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 179.915
cap "a_11301_7798#" "a_11153_6951#" 0.829368
cap "a_3408_9386#" "a_2988_8487#" 0.631125
cap "a_8398_1868#" "a_10790_1868#" 0.294248
cap "hgu_sarlogic_flat_0.x3.x42.Q_N" "a_9208_7317#" 152.363
cap "a_108_11334#" "hgu_sarlogic_flat_0.x1.x27.Q_N" 0.00957561
cap "a_n134_11726#" "a_407_11578#" 125.404
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1161_10968#" 1.7653
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_9364_1868#" 7.05834
cap "a_11855_6052#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 177.308
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" "a_n1209_7728#" 0.0163625
cap "a_4654_1153#" "a_4836_2136#" 0.425504
cap "a_9677_8487#" "a_9848_8795#" 6.51542
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_0.hgu_cdac_unit_1.CBOT" 0.607522
cap "hgu_sarlogic_flat_0.x2.x7.Y" "hgu_sarlogic_flat_0.x2.x3.Y" 85.0933
cap "hgu_sarlogic_flat_0.x2.x2.x3.OUT" "a_1945_11268#" 0.0212339
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "a_13016_1868#" 0.115156
cap "a_6817_8879#" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.0548456
cap "hgu_cdac_half_1.d<0>" "a_n6934_15288#" 0.134347
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.hgu_cdac_unit_1.CBOT" 702.644
cap "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1065.79
cap "a_13065_2708#" "a_13524_2883#" 0.663553
cap "a_8909_7798#" "hgu_sarlogic_flat_0.x3.x60.Q_N" 0.0231664
cap "hgu_sarlogic_flat_0.x5.x1[0].Q" "a_19286_5950#" 0.0126614
cap "a_19191_5632#" "a_19286_5688#" 2.76336
cap "a_7759_1179#" "a_9234_1153#" 0.00366824
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" "a_n53364_7371#" 310.731
cap "a_7772_8487#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 12.6853
cap "hgu_sarlogic_flat_0.x1.x2.x6.floating" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 88.08
cap "a_11814_8106#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 0.0924658
cap "a_11720_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.96172
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_140_2883#" 193.732
cap "a_n55674_7657#" "a_n55770_7371#" 0.465119
cap "hgu_sarlogic_flat_0.x3.x33.Q_N" "a_12154_6052#" 0.00702872
cap "hgu_sarlogic_flat_0.x1.x8.S" "a_1586_8513#" 515.499
cap "hgu_sarlogic_flat_0.x3.x7.X" "a_9762_8098#" 0.0249431
cap "a_9404_12677#" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 2.4629
cap "a_4790_1179#" "a_4450_1153#" 0.0603549
cap "a_5987_1153#" "a_4449_1453#" 0.619064
cap "a_11320_8513#" "a_11600_7317#" 0.00852014
cap "a_n53551_7657#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 6.35449
cap "a_n148_n1104#" "a_n1158_n1744#" 19.5538
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2301_7728#" 430.56
cap "hgu_cdac_sw_buffer_2.x9.X" "hgu_cdac_half_1.d<5>" 0.0203109
cap "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 3.45184
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 2352.08
cap "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" "a_3378_9360#" 1094.58
cap "hgu_sarlogic_flat_0.x3.x60.CLK" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1441.06
cap "a_n1189_1153#" "hgu_sarlogic_flat_0.x3.x27.Q" 0.526513
cap "a_190_n245#" "hgu_cdac_sw_buffer_0.x2.X" 1.26801
cap "a_1534_2530#" "hgu_sarlogic_flat_0.x4.x26.Q" 0.00462182
cap "hgu_sarlogic_flat_0.x4.x23.Q" "hgu_cdac_half_1.d<2>" 0.0567996
cap "hgu_sarlogic_flat_0.x4.x6.A1" "a_n107_2234#" 0.00483979
cap "a_1123_11726#" "hgu_sarlogic_flat_0.x1.x8.S" 0.469254
cap "a_11488_2150#" "hgu_cdac_half_1.d<1>" 0.0101002
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12018_7233#" 9.83667
cap "a_7842_6262#" "hgu_sarlogic_flat_0.x4.x25.Q" 0.0478336
cap "hgu_cdac_sw_buffer_1.x5.A" "a_14490_1363#" 0.0246831
cap "a_7598_8513#" "a_7771_6925#" 0.004818
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "a_16197_5036#" 0.255039
cap "a_20167_6606#" "a_19460_6564#" 96.845
cap "a_19395_5688#" "a_18819_5676#" 0.00245718
cap "a_7502_6951#" "a_7597_6951#" 2.76336
cap "a_9233_1453#" "a_9760_1868#" 0.00707399
cap "hgu_cdac_half_0.db<1>" "hgu_sarlogic_flat_0.x4.x26.Q_N" 0.550143
cap "a_3499_1331#" "hgu_sarlogic_flat_0.x4.x24.Q" 82.0225
cap "a_466_n245#" "a_138_1363#" 0.0086229
cap "a_3898_9386#" "hgu_sarlogic_flat_0.x3.x5.X" 0.123214
cap "a_3499_1331#" "hgu_cdac_sw_buffer_1.x6.A" 0.0268185
cap "hgu_cdac_sw_buffer_0.x5.A" "a_6841_1453#" 0.321188
cap "a_7575_7798#" "a_7508_8190#" 0.946053
cap "a_9990_8513#" "a_7772_8487#" 0.00185744
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_13065_2708#" 0.287765
cap "a_6830_7824#" "a_7306_7824#" 0.00286714
cap "a_1732_6052#" "hgu_cdac_half_1.db<1>" 0.0298585
cap "hgu_cdac_half_1.d<5>" "a_n1209_7728#" 10.8734
cap "a_n6526_6819#" "hgu_cdac_half_1.db<0>" 0.0823521
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_0.x4.X" 0.00892889
cap "a_3977_6951#" "hgu_sarlogic_flat_0.x3.x20.Q_N" 4.10865
cap "a_6816_7317#" "a_6990_6925#" 205.485
cap "a_7284_6925#" "a_6535_6951#" 139.389
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_5510#" 611.986
cap "hgu_sarlogic_flat_0.x3.x66.CLK" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 24.3829
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "hgu_sarlogic_flat_0.x4.x6.A1" 0.205943
cap "a_7130_6951#" "a_7597_6951#" 3.15823
cap "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 919.653
cap "a_879_11334#" "a_406_11482#" 155.321
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_sarlogic_flat_0.x3.x51.Q" 7484.99
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.db<3>" 16028.2
cap "a_394_2883#" "hgu_sarlogic_flat_0.x4.x6.A1" 195.219
cap "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" "a_10638_14788#" 1.95981
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8479_8513#" 195.583
cap "a_3908_1179#" "hgu_cdac_sw_buffer_1.x4.A" 0.08341
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 1.04824
cap "hgu_sarlogic_flat_0.x4.x29.Q" "a_8786_1868#" 0.379031
cap "hgu_cdac_sw_buffer_0.x4.X" "hgu_cdac_sw_buffer_0.x2.X" 13.8542
cap "a_6087_8513#" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 0.0329794
cap "a_10234_6262#" "a_10103_7824#" 0.000172229
cap "a_8398_1868#" "hgu_sarlogic_flat_0.x3.x60.CLK" 168.317
cap "a_7574_6052#" "a_7284_6925#" 1.43883
cap "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 43.1508
cap "hgu_sarlogic_flat_0.x3.x27.Q" "a_6421_6052#" 2.82217
cap "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55487_7835#" 170.176
cap "a_17068_4644#" "a_18058_4670#" 1.16178
cap "a_n876_1179#" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 1.92372
cap "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" "a_n1149_11676#" 0.0339514
cap "hgu_cdac_half_1.db<0>" "a_n6994_7879#" 0.0488462
cap "hgu_cdac_sw_buffer_0.x4.A" "a_6841_1453#" 0.555307
cap "a_9379_10322#" "hgu_sarlogic_flat_0.x3.x5.X" 0.00736181
cap "a_3080_14774#" "a_971_14764#" 0.103437
cap "a_17068_4644#" "a_17003_4670#" 0.0419646
cap "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" "a_n6887_11999#" 0.828649
cap "a_6_1179#" "a_190_n245#" 0.0127998
cap "a_n55487_7371#" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 4.29221
cap "a_11317_1347#" "a_11102_2530#" 0.00530255
cap "a_18973_5924#" "a_19460_5284#" 0.0654072
cap "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 252.703
cap "a_10575_15901#" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 0.0997931
cap "hgu_sarlogic_flat_0.x1.x8.S" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 308.814
cap "hgu_cdac_half_1.d<4>" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 0.00515875
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6194_1868#" 5.94558
cap "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" "a_583_1179#" 0.187364
cap "a_342_11360#" "hgu_sarlogic_flat_0.x1.x3.A0" 0.277133
cap "a_11614_7824#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 447.971
cap "hgu_sarlogic_flat_0.x4.x25.Q" "hgu_cdac_half_1.d<2>" 39.3647
cap "a_1732_6052#" "hgu_cdac_half_1.d<1>" 0.0939045
cap "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" "a_1019_10793#" 0.103884
cap "a_3978_2234#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.810733
cap "a_6723_6951#" "a_6369_6951#" 70.8078
cap "hgu_sarlogic_flat_0.x3.x33.Q" "a_10234_6262#" 1.24022
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 37.4292
cap "a_n7022_15426#" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 0.235079
cap "a_11317_1347#" "a_9233_1453#" 0.0586219
cap "a_11084_1179#" "a_9234_1153#" 0.00455589
cap "a_4587_1545#" "hgu_sarlogic_flat_0.x3.x54.CLK" 0.968706
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x7.X" 1.28989
cap "hgu_sarlogic_flat_0.x4.x10.X" "hgu_cdac_sw_buffer_0.x3.A" 0.0194979
cap "hgu_tah_0.sw" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 4184.63
cap "a_7843_8008#" "a_6517_7798#" 0.000469545
cap "hgu_sarlogic_flat_0.x3.x6.A" "hgu_cdac_sw_buffer_3.x9.X" 4.28518
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "a_n6959_14175#" 1.56548
cap "a_10180_6360#" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 9.83667
cap "hgu_cdac_half_1.db<4>" "hgu_cdac_sw_buffer_2.x11.A" 0.826437
cap "hgu_cdac_half_1.d<0>" "a_6421_6052#" 0.0226716
cap "a_n7022_10886#" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 39.0091
cap "hgu_sarlogic_flat_0.x4.x10.X" "a_3639_2556#" 0.833855
cap "hgu_cdac_sw_buffer_0.x5.A" "a_13163_1153#" 0.398889
cap "a_11855_6052#" "a_11774_6925#" 0.0418328
cap "hgu_cdac_sw_buffer_1.x9.A" "a_13930_1842#" 0.0150561
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "a_16041_11849#" 1.95981
cap "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" "a_10575_15901#" 0.460767
cap "hgu_cdac_half_1.d<5>" "hgu_cdac_sw_buffer_3.x11.X" 86.3369
cap "hgu_cdac_sw_buffer_3.x1.A" "hgu_tah_0.tah_vn" 0.0667928
cap "hgu_sarlogic_flat_0.x3.x39.Q_N" "a_12154_6052#" 0.0365312
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_8232_1868#" 0.0267218
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11574_1545#" 2.68235
cap "a_9222_7824#" "a_8927_6951#" 0.49024
cap "hgu_sarlogic_flat_0.x3.x54.CLK" "a_4922_2883#" 68.159
cap "hgu_sarlogic_flat_0.x4.x16.X" "a_10183_2556#" 0.0501788
cap "hgu_sarlogic_flat_0.x1.x2.x7.SW" "hgu_cdac_half_1.d<6>" 0.347905
cap "a_9990_8513#" "hgu_sarlogic_flat_0.x1.x8.S" 0.0117059
cap "a_8379_1153#" "a_8283_1331#" 96.7371
cap "a_11720_7824#" "a_11774_6925#" 0.0333763
cap "a_5116_8190#" "a_4438_7824#" 6.51542
cap "a_4914_8190#" "a_4680_7798#" 9.75667
cap "hgu_sarlogic_flat_0.x3.x5.X" "a_9317_8513#" 0.286048
cap "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" "a_16088_10598#" 9.95913
cap "a_4144_8513#" "a_4533_8513#" 1.90245
cap "hgu_cdac_sw_buffer_1.x5.A" "hgu_cdac_half_0.db<1>" 0.0786368
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_3050_3698#" 0.092576
cap "hgu_sarlogic_flat_0.x3.x30.Q_N" "hgu_sarlogic_flat_0.x3.x72.Q_N" 20.1072
cap "hgu_sarlogic_flat_0.x3.x51.CLK" "hgu_cdac_sw_buffer_0.x3.A" 0.470376
cap "hgu_sarlogic_flat_0.x4.x23.Q_N" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 195.44
cap "a_6286_2234#" "a_6406_1179#" 0.000688362
cap "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" 2.69926
cap "a_2141_2150#" "a_1970_1842#" 6.51542
cap "a_11153_6951#" "a_11914_6951#" 0.0603549
cap "hgu_cdac_sw_buffer_0.x4.A" "a_13163_1153#" 0.67795
cap "a_7072_7798#" "a_6535_6951#" 0.0106684
cap "a_16113_5310#" "a_16427_5950#" 0.0857746
cap "a_14245_2234#" "a_13016_1868#" 140.289
cap "hgu_sarlogic_flat_0.x3.x4.X" "a_12789_7233#" 1.03168
cap "a_12012_2136#" "hgu_cdac_sw_buffer_1.x4.A" 0.0247092
cap "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" "a_10638_13822#" 0.568949
cap "a_7369_6352#" "a_4978_6052#" 0.0400429
cap "a_11319_6951#" "a_12239_7233#" 0.10945
cap "a_11178_1868#" "a_10624_1868#" 2.0574
cap "a_11774_6925#" "a_12018_7233#" 10.4326
cap "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" "a_n54752_6595#" 0.260669
cap "a_13182_1868#" "hgu_sarlogic_flat_0.x4.x18.X" 3.14468
cap "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 800.124
cap "a_3165_1868#" "a_3050_3698#" 0.00119163
cap "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 90.8275
cap "hgu_sarlogic_flat_0.x3.x63.CLK" "a_13163_1153#" 0.432933
cap "hgu_sarlogic_flat_0.x4.x26.Q" "a_6006_1868#" 22.9875
cap "hgu_sarlogic_flat_0.x4.x26.Q_N" "a_4449_1453#" 3.78176
cap "hgu_sarlogic_flat_0.x3.x45.Q_N" "hgu_sarlogic_flat_0.x3.x27.Q_N" 0.028025
cap "a_n54752_6595#" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 8.95241
cap "hgu_sarlogic_flat_0.x4.x34.Q_N" "hgu_cdac_sw_buffer_0.x5.A" 1.17615
cap "a_3894_2234#" "hgu_sarlogic_flat_0.x4.x23.Q" 0.00417484
cap "a_10164_8487#" "a_10099_8513#" 0.0419646
cap "a_3058_6262#" "a_3302_6444#" 9.7173
cap "a_6724_8513#" "a_6517_7798#" 0.343584
cap "a_7598_8513#" "a_6830_7824#" 0.376306
cap "a_14654_7801#" "hgu_sarlogic_flat_0.x5.x2.x7.floating" 0.852074
cap "a_5450_6262#" "a_5896_6078#" 36.6828
cap "hgu_sarlogic_flat_0.x1.x4.OUT" "hgu_sarlogic_flat_0.x1.x8.S" 0.125811
cap "a_12495_7824#" "hgu_sarlogic_flat_0.x3.x39.Q_N" 1.72566
cap "hgu_cdac_sw_buffer_0.x7.X" "hgu_cdac_sw_buffer_1.x1.A" 0.0011159
cap "a_1107_1331#" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 3.44567
cap "hgu_comp_flat_0.RS_n" "a_n6526_6819#" 132.523
cap "hgu_sarlogic_flat_0.x4.x9.X" "hgu_sarlogic_flat_0.x4.x19.Q_N" 217.936
cap "a_1942_n460#" "a_1749_1347#" 0.00608178
cap "a_12154_8098#" "a_12556_8487#" 0.617294
cap "hgu_sarlogic_flat_0.x3.x7.X" "hgu_sarlogic_flat_0.x3.x57.CLK" 1.47608
cap "hgu_sarlogic_flat_0.x4.x15.X" "a_10151_1179#" 1.61676
cap "hgu_cdac_half_1.d<4>" "hgu_cdac_half_1.d<2>" 593.041
cap "a_12733_1868#" "hgu_cdac_half_1.db<0>" 1.6579
cap "hgu_sarlogic_flat_0.x2.x2.x1.OUT" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 8.70161
cap "a_9763_7798#" "a_9762_6052#" 0.154741
cap "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 1007.34
cap "a_n2251_7253#" "hgu_cdac_sw_buffer_3.x12.X" 0.000317945
cap "a_1886_14958#" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 0.0332798
cap "hgu_cdac_sw_buffer_1.x1.A" "hgu_cdac_sw_buffer_0.x2.X" 0.00775535
cap "hgu_comp_flat_0.RS_n" "hgu_tah_0.tah_vn" 6.83908
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -30087 -55827 -30086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -30087 -59827 -30086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -30087 -63827 -30086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -30087 -67827 -30086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -30087 -71827 -30086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -26087 -55827 -26086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -26087 -59827 -26086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -26087 -63827 -26086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -26087 -67827 -26086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -26087 -71827 -26086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -22087 -55827 -22086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -22087 -59827 -22086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -22087 -63827 -22086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -22087 -67827 -22086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -22087 -71827 -22086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -18087 -55827 -18086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -18087 -59827 -18086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -18087 -63827 -18086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -18087 -67827 -18086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -18087 -71827 -18086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -14087 -55827 -14086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -14087 -59827 -14086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -14087 -63827 -14086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -14087 -67827 -14086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -14087 -71827 -14086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -10087 -55827 -10086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -10087 -59827 -10086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -10087 -63827 -10086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -10087 -67827 -10086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -10087 -71827 -10086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -6087 -55827 -6086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -6087 -59827 -6086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -6087 -63827 -6086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -6087 -67827 -6086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -6087 -71827 -6086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 -2087 -55827 -2086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 -2087 -59827 -2086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 -2087 -63827 -2086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 -2087 -67827 -2086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 -2087 -71827 -2086 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63409 2445 -63408 2446 w=3440 l=3440 "None" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67409 2445 -67408 2446 w=3440 l=3440 "None" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71409 2445 -71408 2446 w=3440 l=3440 "None" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 13913 -55827 13914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 13913 -59827 13914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 13913 -63827 13914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 13913 -67827 13914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 13913 -71827 13914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 17913 -55827 17914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 17913 -59827 17914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 17913 -63827 17914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 17913 -67827 17914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 17913 -71827 17914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 21913 -55827 21914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 21913 -59827 21914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 21913 -63827 21914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 21913 -67827 21914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 21913 -71827 21914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 25913 -55827 25914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 25913 -59827 25914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 25913 -63827 25914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 25913 -67827 25914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 25913 -71827 25914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 29913 -55827 29914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 29913 -59827 29914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 29913 -63827 29914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 29913 -67827 29914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 29913 -71827 29914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 33913 -55827 33914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 33913 -59827 33914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 33913 -63827 33914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 33913 -67827 33914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 33913 -71827 33914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 37913 -55827 37914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 37913 -59827 37914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 37913 -63827 37914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 37913 -67827 37914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 37913 -71827 37914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -55828 41913 -55827 41914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -59828 41913 -59827 41914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -63828 41913 -63827 41914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -67828 41913 -67827 41914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -71828 41913 -71827 41914 w=3440 l=3440 "None" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 13520 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 0 0
device subckt sky130_fd_pr__cap_var_lvt -55748 -29967 -55747 -29966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -29967 -59747 -29966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -29967 -63747 -29966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -29967 -67747 -29966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -29967 -71747 -29966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 -25967 -55747 -25966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -25967 -59747 -25966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -25967 -63747 -25966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -25967 -67747 -25966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -25967 -71747 -25966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 -21967 -55747 -21966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -21967 -59747 -21966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -21967 -63747 -21966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -21967 -67747 -21966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -21967 -71747 -21966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 -17967 -55747 -17966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -17967 -59747 -17966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -17967 -63747 -17966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -17967 -67747 -17966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -17967 -71747 -17966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 -13967 -55747 -13966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -13967 -59747 -13966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -13967 -63747 -13966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -13967 -67747 -13966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -13967 -71747 -13966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 -9967 -55747 -9966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -9967 -59747 -9966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -9967 -63747 -9966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -9967 -67747 -9966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -9967 -71747 -9966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 -5967 -55747 -5966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -5967 -59747 -5966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -5967 -63747 -5966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -5967 -67747 -5966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -5967 -71747 -5966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device msubckt sky130_fd_pr__pfet_01v8_hvt 2930 -1740 2931 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2846 -1740 2847 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2762 -1740 2763 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2678 -1740 2679 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2594 -1740 2595 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2510 -1740 2511 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2426 -1740 2427 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2342 -1740 2343 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2258 -1740 2259 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2174 -1740 2175 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2090 -1740 2091 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2006 -1740 2007 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1922 -1740 1923 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1838 -1740 1839 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1754 -1740 1755 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1670 -1740 1671 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1586 -1740 1587 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "a_1196_n1740#" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1502 -1740 1503 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "a_1196_n1740#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1418 -1740 1419 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "a_1196_n1740#" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1334 -1740 1335 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "a_1196_n1740#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1250 -1740 1251 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "a_1196_n1740#" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1166 -1740 1167 -1739 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 10400,504 "a_1196_n1740#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 576 -1744 577 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 492 -1744 493 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 408 -1744 409 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 324 -1744 325 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 240 -1744 241 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 156 -1744 157 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 72 -1744 73 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -12 -1744 -11 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -96 -1744 -95 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -180 -1744 -179 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -264 -1744 -263 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -348 -1744 -347 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -432 -1744 -431 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -516 -1744 -515 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -600 -1744 -599 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -684 -1744 -683 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -768 -1744 -767 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "a_n1158_n1744#" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -852 -1744 -851 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "a_n1158_n1744#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -936 -1744 -935 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "a_n1158_n1744#" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1020 -1744 -1019 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "a_n1158_n1744#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1104 -1744 -1103 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "a_n1158_n1744#" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1188 -1744 -1187 -1743 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 10400,504 "a_n1158_n1744#" 200 5400,254
device msubckt sky130_fd_pr__nfet_01v8 2930 -1420 2931 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2846 -1420 2847 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2762 -1420 2763 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2678 -1420 2679 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2594 -1420 2595 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2510 -1420 2511 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2426 -1420 2427 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2342 -1420 2343 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2258 -1420 2259 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2174 -1420 2175 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2090 -1420 2091 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2006 -1420 2007 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1922 -1420 1923 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1838 -1420 1839 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1754 -1420 1755 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1670 -1420 1671 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1196_n1740#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1586 -1420 1587 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "a_1196_n1740#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1502 -1420 1503 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_1196_n1740#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1418 -1420 1419 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "a_1196_n1740#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1334 -1420 1335 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_1196_n1740#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1250 -1420 1251 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "a_1196_n1740#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1166 -1420 1167 -1419 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_1196_n1740#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 576 -1424 577 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 492 -1424 493 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 408 -1424 409 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 324 -1424 325 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 240 -1424 241 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 156 -1424 157 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 72 -1424 73 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -12 -1424 -11 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -96 -1424 -95 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -180 -1424 -179 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -264 -1424 -263 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -348 -1424 -347 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -432 -1424 -431 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -516 -1424 -515 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -600 -1424 -599 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -684 -1424 -683 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1158_n1744#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -768 -1424 -767 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "a_n1158_n1744#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -852 -1424 -851 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n1158_n1744#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -936 -1424 -935 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "a_n1158_n1744#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1020 -1424 -1019 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n1158_n1744#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1104 -1424 -1103 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "a_n1158_n1744#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1188 -1424 -1187 -1423 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_n1158_n1744#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2898 -1100 2899 -1099 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_2808_n935#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 2810 -1100 2811 -1099 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2808_n935#" 60 0 "hgu_cdac_sw_buffer_1.x7.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 2594 -1100 2595 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2206_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x2.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2510 -1100 2511 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2206_n1100#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x2.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2426 -1100 2427 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2206_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x2.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2342 -1100 2343 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2206_n1100#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x2.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2258 -1100 2259 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x4.X" 60 0 "a_2206_n1100#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2054 -1100 2055 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1666_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x1.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1970 -1100 1971 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1666_n1100#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x1.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1886 -1100 1887 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1666_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x1.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1802 -1100 1803 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1666_n1100#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x1.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1718 -1100 1719 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.A" 60 0 "a_1666_n1100#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1502 -1100 1503 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1114_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1418 -1100 1419 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1114_n1100#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1334 -1100 1335 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1114_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1250 -1100 1251 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1114_n1100#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_1.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1166 -1100 1167 -1099 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x9.X" 60 0 "a_1114_n1100#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 544 -1104 545 -1103 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_454_n939#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 456 -1104 457 -1103 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_454_n939#" 60 0 "hgu_cdac_sw_buffer_0.x7.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 240 -1104 241 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n148_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x2.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 156 -1104 157 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n148_n1104#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x2.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 72 -1104 73 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n148_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x2.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -12 -1104 -11 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n148_n1104#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x2.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -96 -1104 -95 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x4.X" 60 0 "a_n148_n1104#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -300 -1104 -299 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n688_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x1.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -384 -1104 -383 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n688_n1104#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x1.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -468 -1104 -467 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n688_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x1.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -552 -1104 -551 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n688_n1104#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x1.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -636 -1104 -635 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.A" 60 0 "a_n688_n1104#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -852 -1104 -851 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1240_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -936 -1104 -935 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1240_n1104#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1020 -1104 -1019 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1240_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1104 -1104 -1103 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1240_n1104#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_0.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1188 -1104 -1187 -1103 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x9.X" 60 0 "a_n1240_n1104#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__pfet_01v8_hvt 2898 -808 2899 -807 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "a_2808_n935#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 2810 -808 2811 -807 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2808_n935#" 60 0 "hgu_cdac_sw_buffer_1.x7.X" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 2594 -850 2595 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2206_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x2.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2510 -850 2511 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2206_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x2.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2426 -850 2427 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2206_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x2.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2342 -850 2343 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2206_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x2.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2258 -850 2259 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x4.X" 60 0 "a_2206_n1100#" 200 10400,504 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2054 -850 2055 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1666_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x1.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1970 -850 1971 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1666_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x1.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1886 -850 1887 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1666_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x1.X" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1802 -850 1803 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1666_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x1.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1718 -850 1719 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x1.A" 60 0 "a_1666_n1100#" 200 10400,504 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1502 -850 1503 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1114_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.A" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1418 -850 1419 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1114_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1334 -850 1335 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1114_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.A" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1250 -850 1251 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1114_n1100#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_1.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1166 -850 1167 -849 l=30 w=200 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x9.X" 60 0 "a_1114_n1100#" 200 10400,504 "hgu_cdac_sw_buffer_1.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 544 -812 545 -811 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "a_454_n939#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 456 -812 457 -811 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_454_n939#" 60 0 "hgu_cdac_sw_buffer_0.x7.X" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 240 -854 241 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n148_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x2.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 156 -854 157 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n148_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x2.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 72 -854 73 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n148_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x2.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -12 -854 -11 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n148_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x2.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -96 -854 -95 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x4.X" 60 0 "a_n148_n1104#" 200 10400,504 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -300 -854 -299 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n688_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x1.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -384 -854 -383 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n688_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x1.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -468 -854 -467 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n688_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x1.X" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -552 -854 -551 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n688_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x1.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -636 -854 -635 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x1.A" 60 0 "a_n688_n1104#" 200 10400,504 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -852 -854 -851 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1240_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.A" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -936 -854 -935 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1240_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1020 -854 -1019 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1240_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.A" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1104 -854 -1103 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1240_n1104#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254 "hgu_cdac_sw_buffer_0.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1188 -854 -1187 -853 l=30 w=200 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x9.X" 60 0 "a_n1240_n1104#" 200 10400,504 "hgu_cdac_sw_buffer_0.x11.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2910 -460 2911 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x5.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "a_2820_n241#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 2822 -460 2823 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2820_n241#" 60 0 "hgu_cdac_sw_buffer_1.x5.X" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 2634 -460 2635 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x6.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "a_2544_n241#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 2546 -460 2547 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2544_n241#" 60 0 "hgu_cdac_sw_buffer_1.x6.X" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 2358 -460 2359 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x4.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "a_2268_n241#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 2270 -460 2271 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_2268_n241#" 60 0 "hgu_cdac_sw_buffer_1.x4.X" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 2082 -460 2083 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1942_n460#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "hgu_cdac_sw_buffer_1.x12.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1994 -460 1995 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1942_n460#" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 1806 -460 1807 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x3.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "a_1716_n241#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1718 -460 1719 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1716_n241#" 60 0 "hgu_cdac_sw_buffer_1.x1.A" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 1530 -460 1531 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1390_n460#" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "hgu_cdac_sw_buffer_1.x8.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1442 -460 1443 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1390_n460#" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 1254 -460 1255 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "hgu_cdac_sw_buffer_1.x9.A" 60 0 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216 "a_1164_n241#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1166 -460 1167 -459 l=30 w=158 "hgu_cdac_sw_buffer_1.x11.VPWR" "a_1164_n241#" 60 0 "hgu_cdac_sw_buffer_1.x9.X" 158 8216,420 "hgu_cdac_sw_buffer_1.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 556 -464 557 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x5.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "a_466_n245#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 468 -464 469 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_466_n245#" 60 0 "hgu_cdac_sw_buffer_0.x5.X" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 280 -464 281 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x6.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "a_190_n245#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 192 -464 193 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_190_n245#" 60 0 "hgu_cdac_sw_buffer_0.x6.X" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 4 -464 5 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x4.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "a_n86_n245#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -84 -464 -83 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n86_n245#" 60 0 "hgu_cdac_sw_buffer_0.x4.X" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -272 -464 -271 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n412_n464#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "hgu_cdac_sw_buffer_0.x12.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -360 -464 -359 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n412_n464#" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -548 -464 -547 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_cdac_sw_buffer_0.x3.A" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "a_n638_n245#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -636 -464 -635 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n638_n245#" 60 0 "hgu_cdac_sw_buffer_0.x1.A" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -824 -464 -823 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n964_n464#" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "hgu_cdac_sw_buffer_0.x8.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -912 -464 -911 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n964_n464#" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -1100 -464 -1099 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "hgu_sarlogic_flat_0.x4.x5.Q_N" 60 0 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216 "a_n1190_n245#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -1188 -464 -1187 -463 l=30 w=158 "hgu_cdac_sw_buffer_0.x11.VPWR" "a_n1190_n245#" 60 0 "hgu_cdac_sw_buffer_0.x9.X" 158 8216,420 "hgu_cdac_sw_buffer_0.x11.VPWR" 158 4582,216
device msubckt sky130_fd_pr__nfet_01v8 2910 -114 2911 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_2820_n241#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 2822 -114 2823 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2820_n241#" 60 0 "hgu_cdac_sw_buffer_1.x5.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 2634 -114 2635 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_2544_n241#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 2546 -114 2547 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2544_n241#" 60 0 "hgu_cdac_sw_buffer_1.x6.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 2358 -114 2359 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x4.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_2268_n241#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 2270 -114 2271 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2268_n241#" 60 0 "hgu_cdac_sw_buffer_1.x4.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 2082 -114 2083 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1942_n460#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_1.x12.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1994 -114 1995 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1942_n460#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 1806 -114 1807 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x3.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_1716_n241#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1718 -114 1719 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1716_n241#" 60 0 "hgu_cdac_sw_buffer_1.x1.A" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 1530 -114 1531 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1390_n460#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_1.x8.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1442 -114 1443 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1390_n460#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 1254 -114 1255 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x9.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_1164_n241#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1166 -114 1167 -113 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1164_n241#" 60 0 "hgu_cdac_sw_buffer_1.x9.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 556 -118 557 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_466_n245#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 468 -118 469 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_466_n245#" 60 0 "hgu_cdac_sw_buffer_0.x5.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 280 -118 281 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_190_n245#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 192 -118 193 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_190_n245#" 60 0 "hgu_cdac_sw_buffer_0.x6.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 4 -118 5 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x4.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n86_n245#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -84 -118 -83 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n86_n245#" 60 0 "hgu_cdac_sw_buffer_0.x4.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -272 -118 -271 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n412_n464#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_0.x12.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -360 -118 -359 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n412_n464#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -548 -118 -547 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x3.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n638_n245#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -636 -118 -635 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n638_n245#" 60 0 "hgu_cdac_sw_buffer_0.x1.A" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -824 -118 -823 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n964_n464#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_0.x8.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -912 -118 -911 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n964_n464#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -1100 -118 -1099 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x5.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n1190_n245#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -1188 -118 -1187 -117 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1190_n245#" 60 0 "hgu_cdac_sw_buffer_0.x9.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8_lvt -20601 581 -20600 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -20729 581 -20728 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -20857 581 -20856 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -20985 581 -20984 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21113 581 -21112 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21241 581 -21240 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21369 581 -21368 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21497 581 -21496 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21625 581 -21624 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21753 581 -21752 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21881 581 -21880 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22009 581 -22008 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22137 581 -22136 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22265 581 -22264 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22393 581 -22392 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22521 581 -22520 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22649 581 -22648 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22777 581 -22776 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22905 581 -22904 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23033 581 -23032 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23161 581 -23160 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23289 581 -23288 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23417 581 -23416 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23545 581 -23544 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23673 581 -23672 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23801 581 -23800 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23929 581 -23928 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24057 581 -24056 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24185 581 -24184 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24313 581 -24312 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24441 581 -24440 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24569 581 -24568 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24697 581 -24696 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24825 581 -24824 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24953 581 -24952 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25081 581 -25080 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25209 581 -25208 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25337 581 -25336 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25465 581 -25464 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25593 581 -25592 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25721 581 -25720 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25849 581 -25848 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25977 581 -25976 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26105 581 -26104 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26233 581 -26232 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26361 581 -26360 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26489 581 -26488 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26617 581 -26616 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26745 581 -26744 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26873 581 -26872 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27001 581 -27000 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27129 581 -27128 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27257 581 -27256 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27385 581 -27384 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27513 581 -27512 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27641 581 -27640 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27769 581 -27768 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27897 581 -27896 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28025 581 -28024 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28153 581 -28152 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28281 581 -28280 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28409 581 -28408 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28537 581 -28536 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28665 581 -28664 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -34534 581 -34533 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -34662 581 -34661 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -34790 581 -34789 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -34918 581 -34917 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35046 581 -35045 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35174 581 -35173 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35302 581 -35301 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35430 581 -35429 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35558 581 -35557 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35686 581 -35685 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35814 581 -35813 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35942 581 -35941 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36070 581 -36069 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36198 581 -36197 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36326 581 -36325 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36454 581 -36453 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36582 581 -36581 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36710 581 -36709 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36838 581 -36837 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36966 581 -36965 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37094 581 -37093 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37222 581 -37221 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37350 581 -37349 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37478 581 -37477 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37606 581 -37605 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37734 581 -37733 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37862 581 -37861 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37990 581 -37989 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38118 581 -38117 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38246 581 -38245 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38374 581 -38373 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38502 581 -38501 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -41669 581 -41668 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -41797 581 -41796 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -41925 581 -41924 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42053 581 -42052 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42181 581 -42180 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42309 581 -42308 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42437 581 -42436 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42565 581 -42564 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42693 581 -42692 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42821 581 -42820 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42949 581 -42948 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43077 581 -43076 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43205 581 -43204 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43333 581 -43332 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43461 581 -43460 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43589 581 -43588 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45186 581 -45185 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -45314 581 -45313 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45442 581 -45441 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45570 581 -45569 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45698 581 -45697 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45826 581 -45825 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45954 581 -45953 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -46082 581 -46081 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47317 581 -47316 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -47445 581 -47444 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47573 581 -47572 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47701 581 -47700 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -48453 581 -48452 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.d<1>" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -48581 581 -48580 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.d<1>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -49381 581 -49380 582 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.d<0>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_lvt -20601 797 -20600 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -20729 797 -20728 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -20857 797 -20856 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -20985 797 -20984 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21113 797 -21112 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21241 797 -21240 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21369 797 -21368 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21497 797 -21496 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21625 797 -21624 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21753 797 -21752 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21881 797 -21880 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22009 797 -22008 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22137 797 -22136 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22265 797 -22264 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22393 797 -22392 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22521 797 -22520 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22649 797 -22648 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22777 797 -22776 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22905 797 -22904 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23033 797 -23032 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23161 797 -23160 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23289 797 -23288 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23417 797 -23416 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23545 797 -23544 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23673 797 -23672 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23801 797 -23800 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23929 797 -23928 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24057 797 -24056 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24185 797 -24184 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24313 797 -24312 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24441 797 -24440 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24569 797 -24568 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24697 797 -24696 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24825 797 -24824 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24953 797 -24952 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25081 797 -25080 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25209 797 -25208 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25337 797 -25336 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25465 797 -25464 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25593 797 -25592 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25721 797 -25720 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25849 797 -25848 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25977 797 -25976 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26105 797 -26104 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26233 797 -26232 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26361 797 -26360 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26489 797 -26488 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26617 797 -26616 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26745 797 -26744 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26873 797 -26872 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27001 797 -27000 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27129 797 -27128 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27257 797 -27256 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27385 797 -27384 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27513 797 -27512 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27641 797 -27640 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27769 797 -27768 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27897 797 -27896 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28025 797 -28024 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28153 797 -28152 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28281 797 -28280 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28409 797 -28408 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28537 797 -28536 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28665 797 -28664 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -34534 797 -34533 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -34662 797 -34661 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -34790 797 -34789 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -34918 797 -34917 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35046 797 -35045 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35174 797 -35173 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35302 797 -35301 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35430 797 -35429 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35558 797 -35557 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35686 797 -35685 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35814 797 -35813 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35942 797 -35941 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36070 797 -36069 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36198 797 -36197 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36326 797 -36325 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36454 797 -36453 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36582 797 -36581 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36710 797 -36709 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36838 797 -36837 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36966 797 -36965 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37094 797 -37093 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37222 797 -37221 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37350 797 -37349 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37478 797 -37477 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37606 797 -37605 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37734 797 -37733 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37862 797 -37861 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37990 797 -37989 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38118 797 -38117 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38246 797 -38245 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38374 797 -38373 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38502 797 -38501 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -41669 797 -41668 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -41797 797 -41796 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -41925 797 -41924 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42053 797 -42052 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42181 797 -42180 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42309 797 -42308 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42437 797 -42436 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42565 797 -42564 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42693 797 -42692 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42821 797 -42820 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42949 797 -42948 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43077 797 -43076 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43205 797 -43204 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43333 797 -43332 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43461 797 -43460 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43589 797 -43588 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45186 797 -45185 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -45314 797 -45313 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45442 797 -45441 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45570 797 -45569 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45698 797 -45697 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45826 797 -45825 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45954 797 -45953 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -46082 797 -46081 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47317 797 -47316 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -47445 797 -47444 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47573 797 -47572 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47701 797 -47700 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_1.x5.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -48453 797 -48452 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.d<1>" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -48581 797 -48580 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.d<1>" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -49381 797 -49380 798 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.d<0>" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_3.x1.CBOT" 168 9744,452
device msubckt sky130_fd_pr__nfet_01v8 15272 1179 15273 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x20.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_14017_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 15188 1179 15189 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14017_1453#" 60 0 "a_14018_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 15000 1179 15001 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "a_14935_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 14905 1179 14906 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14018_1153#" 60 0 "a_14490_1363#" 72 2700,147 "a_14935_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 14800 1179 14801 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14017_1453#" 60 0 "a_14734_1179#" 72 2682,150 "a_14490_1363#" 72 2700,147
device msubckt sky130_fd_pr__nfet_01v8 14704 1179 14705 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14222_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_14734_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 14590 1179 14591 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_14358_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 15272 1495 15273 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x20.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_14017_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 15188 1495 15189 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14017_1453#" 60 0 "a_14018_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 14494 1179 14495 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14490_1363#" 60 0 "a_14222_1153#" 128 3456,182 "a_14358_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 14410 1179 14411 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13476_1179#" 60 0 "a_14358_1179#" 128 6656,360 "a_14222_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 14222 1179 14223 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14222_1153#" 60 0 "a_14132_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 14102 1179 14103 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14017_1453#" 60 0 "a_13709_1347#" 72 1944,126 "a_14132_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 14018 1179 14019 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14018_1153#" 60 0 "a_13953_1179#" 72 2640,149 "a_13709_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 13923 1179 13924 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13163_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_13953_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 13826 1179 13827 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_13582_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 13718 1179 13719 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13709_1347#" 60 0 "a_13163_1153#" 128 3456,182 "a_13582_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 13634 1179 13635 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13476_1179#" 60 0 "a_13582_1179#" 128 6656,360 "a_13163_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 13446 1179 13447 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_13476_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 15000 1545 15001 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "a_14935_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 14908 1545 14909 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14017_1453#" 60 0 "a_14490_1363#" 84 2268,138 "a_14935_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 14824 1545 14825 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14018_1153#" 60 0 "a_14734_1545#" 84 3780,174 "a_14490_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 14704 1545 14705 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14222_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_14734_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 14598 1545 14599 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_14222_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 14490 1461 14491 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14490_1363#" 60 0 "a_14436_1461#" 168 4536,222 "a_14222_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 14406 1461 14407 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13476_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_14436_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 14269 1461 14270 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14222_1153#" 60 0 "a_14155_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 13351 1179 13352 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13163_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x35.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 13163 1179 13164 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13163_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_13067_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13068 1179 13069 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13067_1331#" 60 0 "hgu_cdac_half_1.db<0>" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 12880 1179 12881 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x17.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_11625_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 12796 1179 12797 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11625_1453#" 60 0 "a_11626_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 12608 1179 12609 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "a_12543_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 12513 1179 12514 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11626_1153#" 60 0 "a_12098_1363#" 72 2700,147 "a_12543_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 12408 1179 12409 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11625_1453#" 60 0 "a_12342_1179#" 72 2682,150 "a_12098_1363#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 14125 1545 14126 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14018_1153#" 60 0 "a_13709_1347#" 84 2268,138 "a_14155_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 14041 1545 14042 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14017_1453#" 60 0 "a_13966_1545#" 84 3150,159 "a_13709_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 13936 1545 13937 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13163_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_13966_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 13815 1545 13816 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_13163_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 13709 1461 13710 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13709_1347#" 60 0 "a_13667_1461#" 168 3528,210 "a_13163_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 13637 1461 13638 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13476_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_13667_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 13448 1433 13449 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_13476_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt 13351 1429 13352 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13163_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x35.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 12312 1179 12313 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11830_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_12342_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 12198 1179 12199 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11966_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 13163 1485 13164 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13163_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_13067_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 13068 1429 13069 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13067_1331#" 60 0 "hgu_cdac_half_1.db<0>" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 12880 1495 12881 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x17.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_11625_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 12796 1495 12797 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11625_1453#" 60 0 "a_11626_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12102 1179 12103 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12098_1363#" 60 0 "a_11830_1153#" 128 3456,182 "a_11966_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 12018 1179 12019 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11084_1179#" 60 0 "a_11966_1179#" 128 6656,360 "a_11830_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11830 1179 11831 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11830_1153#" 60 0 "a_11740_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 11710 1179 11711 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11625_1453#" 60 0 "a_11317_1347#" 72 1944,126 "a_11740_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 11626 1179 11627 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11626_1153#" 60 0 "a_11561_1179#" 72 2640,149 "a_11317_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 11531 1179 11532 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10771_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_11561_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 11434 1179 11435 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11190_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 11326 1179 11327 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11317_1347#" 60 0 "a_10771_1153#" 128 3456,182 "a_11190_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 11242 1179 11243 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11084_1179#" 60 0 "a_11190_1179#" 128 6656,360 "a_10771_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11054 1179 11055 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_11084_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 12608 1545 12609 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "a_12543_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 12516 1545 12517 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11625_1453#" 60 0 "a_12098_1363#" 84 2268,138 "a_12543_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 12432 1545 12433 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11626_1153#" 60 0 "a_12342_1545#" 84 3780,174 "a_12098_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12312 1545 12313 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11830_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_12342_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 12206 1545 12207 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11830_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 12098 1461 12099 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12098_1363#" 60 0 "a_12044_1461#" 168 4536,222 "a_11830_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 12014 1461 12015 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11084_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_12044_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 11877 1461 11878 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11830_1153#" 60 0 "a_11763_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 10959 1179 10960 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10771_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x32.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10771 1179 10772 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10771_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_10675_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10676 1179 10677 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10675_1331#" 60 0 "hgu_cdac_half_1.db<1>" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10488 1179 10489 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x15.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_9233_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10404 1179 10405 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9233_1453#" 60 0 "a_9234_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 10216 1179 10217 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "a_10151_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10121 1179 10122 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9234_1153#" 60 0 "a_9706_1363#" 72 2700,147 "a_10151_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 10016 1179 10017 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9233_1453#" 60 0 "a_9950_1179#" 72 2682,150 "a_9706_1363#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 11733 1545 11734 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11626_1153#" 60 0 "a_11317_1347#" 84 2268,138 "a_11763_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 11649 1545 11650 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11625_1453#" 60 0 "a_11574_1545#" 84 3150,159 "a_11317_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 11544 1545 11545 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10771_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_11574_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 11423 1545 11424 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_10771_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 11317 1461 11318 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11317_1347#" 60 0 "a_11275_1461#" 168 3528,210 "a_10771_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 11245 1461 11246 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11084_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_11275_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 11056 1433 11057 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_11084_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt 10959 1429 10960 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10771_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x32.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 9920 1179 9921 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9438_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_9950_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 9806 1179 9807 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_9574_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 10771 1485 10772 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10771_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_10675_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 10676 1429 10677 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10675_1331#" 60 0 "hgu_cdac_half_1.db<1>" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 10488 1495 10489 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x15.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_9233_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 10404 1495 10405 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9233_1453#" 60 0 "a_9234_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9710 1179 9711 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9706_1363#" 60 0 "a_9438_1153#" 128 3456,182 "a_9574_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 9626 1179 9627 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8692_1179#" 60 0 "a_9574_1179#" 128 6656,360 "a_9438_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9438 1179 9439 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9438_1153#" 60 0 "a_9348_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9318 1179 9319 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9233_1453#" 60 0 "a_8925_1347#" 72 1944,126 "a_9348_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 9234 1179 9235 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9234_1153#" 60 0 "a_9169_1179#" 72 2640,149 "a_8925_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 9139 1179 9140 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8379_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_9169_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 9042 1179 9043 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_8798_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 8934 1179 8935 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8925_1347#" 60 0 "a_8379_1153#" 128 3456,182 "a_8798_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 8850 1179 8851 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8692_1179#" 60 0 "a_8798_1179#" 128 6656,360 "a_8379_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 8662 1179 8663 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_8692_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 10216 1545 10217 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "a_10151_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 10124 1545 10125 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9233_1453#" 60 0 "a_9706_1363#" 84 2268,138 "a_10151_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 10040 1545 10041 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9234_1153#" 60 0 "a_9950_1545#" 84 3780,174 "a_9706_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9920 1545 9921 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9438_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_9950_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 9814 1545 9815 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_9438_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 9706 1461 9707 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9706_1363#" 60 0 "a_9652_1461#" 168 4536,222 "a_9438_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 9622 1461 9623 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8692_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_9652_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 9485 1461 9486 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9438_1153#" 60 0 "a_9371_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 8567 1179 8568 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8379_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x29.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8379 1179 8380 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8379_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_8283_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8284 1179 8285 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8283_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x29.Q" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8096 1179 8097 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x13.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_6841_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8012 1179 8013 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6841_1453#" 60 0 "a_6842_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 7824 1179 7825 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "a_7759_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 7729 1179 7730 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6842_1153#" 60 0 "a_7314_1363#" 72 2700,147 "a_7759_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 7624 1179 7625 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6841_1453#" 60 0 "a_7558_1179#" 72 2682,150 "a_7314_1363#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 9341 1545 9342 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9234_1153#" 60 0 "a_8925_1347#" 84 2268,138 "a_9371_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 9257 1545 9258 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9233_1453#" 60 0 "a_9182_1545#" 84 3150,159 "a_8925_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9152 1545 9153 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8379_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_9182_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 9031 1545 9032 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_8379_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 8925 1461 8926 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8925_1347#" 60 0 "a_8883_1461#" 168 3528,210 "a_8379_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 8853 1461 8854 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8692_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_8883_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 8664 1433 8665 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_8692_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt 8567 1429 8568 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8379_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x29.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 7528 1179 7529 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7046_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_7558_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 7414 1179 7415 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_7182_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 8379 1485 8380 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8379_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_8283_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8284 1429 8285 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8283_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x29.Q" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 8096 1495 8097 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x13.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_6841_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8012 1495 8013 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6841_1453#" 60 0 "a_6842_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7318 1179 7319 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7314_1363#" 60 0 "a_7046_1153#" 128 3456,182 "a_7182_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 7234 1179 7235 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6300_1179#" 60 0 "a_7182_1179#" 128 6656,360 "a_7046_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7046 1179 7047 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7046_1153#" 60 0 "a_6956_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 6926 1179 6927 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6841_1453#" 60 0 "a_6533_1347#" 72 1944,126 "a_6956_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 6842 1179 6843 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6842_1153#" 60 0 "a_6777_1179#" 72 2640,149 "a_6533_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 6747 1179 6748 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5987_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_6777_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 6650 1179 6651 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_6406_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 6542 1179 6543 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6533_1347#" 60 0 "a_5987_1153#" 128 3456,182 "a_6406_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 6458 1179 6459 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6300_1179#" 60 0 "a_6406_1179#" 128 6656,360 "a_5987_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 6270 1179 6271 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_6300_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 7824 1545 7825 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "a_7759_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 7732 1545 7733 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6841_1453#" 60 0 "a_7314_1363#" 84 2268,138 "a_7759_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 7648 1545 7649 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6842_1153#" 60 0 "a_7558_1545#" 84 3780,174 "a_7314_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 7528 1545 7529 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7046_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_7558_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 7422 1545 7423 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_7046_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 7314 1461 7315 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7314_1363#" 60 0 "a_7260_1461#" 168 4536,222 "a_7046_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 7230 1461 7231 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6300_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_7260_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 7093 1461 7094 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7046_1153#" 60 0 "a_6979_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 6175 1179 6176 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5987_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x26.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5987 1179 5988 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5987_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_5891_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 5892 1179 5893 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5891_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x26.Q" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5704 1179 5705 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x11.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_4449_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 5620 1179 5621 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4449_1453#" 60 0 "a_4450_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 5432 1179 5433 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "a_5367_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 5337 1179 5338 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4450_1153#" 60 0 "a_4922_1363#" 72 2700,147 "a_5367_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 5232 1179 5233 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4449_1453#" 60 0 "a_5166_1179#" 72 2682,150 "a_4922_1363#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 6949 1545 6950 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6842_1153#" 60 0 "a_6533_1347#" 84 2268,138 "a_6979_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 6865 1545 6866 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6841_1453#" 60 0 "a_6790_1545#" 84 3150,159 "a_6533_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 6760 1545 6761 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5987_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_6790_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 6639 1545 6640 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_5987_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 6533 1461 6534 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6533_1347#" 60 0 "a_6491_1461#" 168 3528,210 "a_5987_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 6461 1461 6462 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6300_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_6491_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 6272 1433 6273 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_6300_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt 6175 1429 6176 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5987_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x26.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 5136 1179 5137 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4654_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_5166_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 5022 1179 5023 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4790_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 5987 1485 5988 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5987_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_5891_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 5892 1429 5893 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5891_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x26.Q" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 5704 1495 5705 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x11.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_4449_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 5620 1495 5621 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4449_1453#" 60 0 "a_4450_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4926 1179 4927 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4922_1363#" 60 0 "a_4654_1153#" 128 3456,182 "a_4790_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 4842 1179 4843 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3908_1179#" 60 0 "a_4790_1179#" 128 6656,360 "a_4654_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4654 1179 4655 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4654_1153#" 60 0 "a_4564_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 4534 1179 4535 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4449_1453#" 60 0 "a_4141_1347#" 72 1944,126 "a_4564_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 4450 1179 4451 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4450_1153#" 60 0 "a_4385_1179#" 72 2640,149 "a_4141_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 4355 1179 4356 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3595_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_4385_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4258 1179 4259 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4014_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 4150 1179 4151 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4141_1347#" 60 0 "a_3595_1153#" 128 3456,182 "a_4014_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 4066 1179 4067 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3908_1179#" 60 0 "a_4014_1179#" 128 6656,360 "a_3595_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 3878 1179 3879 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_3908_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 5432 1545 5433 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "a_5367_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 5340 1545 5341 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4449_1453#" 60 0 "a_4922_1363#" 84 2268,138 "a_5367_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 5256 1545 5257 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4450_1153#" 60 0 "a_5166_1545#" 84 3780,174 "a_4922_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 5136 1545 5137 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4654_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_5166_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 5030 1545 5031 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4654_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 4922 1461 4923 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4922_1363#" 60 0 "a_4868_1461#" 168 4536,222 "a_4654_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 4838 1461 4839 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3908_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_4868_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 4701 1461 4702 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4654_1153#" 60 0 "a_4587_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 3783 1179 3784 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3595_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x24.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3595 1179 3596 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3595_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_3499_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3500 1179 3501 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3499_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x24.Q" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3312 1179 3313 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x9.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_2057_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3228 1179 3229 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2057_1453#" 60 0 "a_2058_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 3040 1179 3041 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "a_2975_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 2945 1179 2946 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2058_1153#" 60 0 "a_2530_1363#" 72 2700,147 "a_2975_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 2840 1179 2841 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2057_1453#" 60 0 "a_2774_1179#" 72 2682,150 "a_2530_1363#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 4557 1545 4558 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4450_1153#" 60 0 "a_4141_1347#" 84 2268,138 "a_4587_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 4473 1545 4474 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4449_1453#" 60 0 "a_4398_1545#" 84 3150,159 "a_4141_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4368 1545 4369 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3595_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_4398_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 4247 1545 4248 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_3595_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 4141 1461 4142 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4141_1347#" 60 0 "a_4099_1461#" 168 3528,210 "a_3595_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 4069 1461 4070 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3908_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_4099_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 3880 1433 3881 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_3908_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt 3783 1429 3784 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3595_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x24.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 2744 1179 2745 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2262_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_2774_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 2630 1179 2631 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_2398_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 3595 1485 3596 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3595_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_3499_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 3500 1429 3501 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3499_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x24.Q" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 3312 1495 3313 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x9.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_2057_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 3228 1495 3229 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2057_1453#" 60 0 "a_2058_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 2534 1179 2535 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2530_1363#" 60 0 "a_2262_1153#" 128 3456,182 "a_2398_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 2450 1179 2451 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1516_1179#" 60 0 "a_2398_1179#" 128 6656,360 "a_2262_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 2262 1179 2263 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2262_1153#" 60 0 "a_2172_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 2142 1179 2143 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2057_1453#" 60 0 "a_1749_1347#" 72 1944,126 "a_2172_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 2058 1179 2059 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2058_1153#" 60 0 "a_1993_1179#" 72 2640,149 "a_1749_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 1963 1179 1964 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1203_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_1993_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 1866 1179 1867 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_1622_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 1758 1179 1759 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1749_1347#" 60 0 "a_1203_1153#" 128 3456,182 "a_1622_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 1674 1179 1675 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1516_1179#" 60 0 "a_1622_1179#" 128 6656,360 "a_1203_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 1486 1179 1487 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_1516_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 3040 1545 3041 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "a_2975_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 2948 1545 2949 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2057_1453#" 60 0 "a_2530_1363#" 84 2268,138 "a_2975_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 2864 1545 2865 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2058_1153#" 60 0 "a_2774_1545#" 84 3780,174 "a_2530_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 2744 1545 2745 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2262_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_2774_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 2638 1545 2639 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_2262_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 2530 1461 2531 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2530_1363#" 60 0 "a_2476_1461#" 168 4536,222 "a_2262_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 2446 1461 2447 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1516_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_2476_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 2309 1461 2310 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2262_1153#" 60 0 "a_2195_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 1391 1179 1392 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1203_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x21.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 1203 1179 1204 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1203_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_1107_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1108 1179 1109 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1107_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x21.Q" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 920 1179 921 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_n335_1453#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 836 1179 837 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n335_1453#" 60 0 "a_n334_1153#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 648 1179 649 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.Q" 60 0 "a_583_1179#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 553 1179 554 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n334_1153#" 60 0 "a_138_1363#" 72 2700,147 "a_583_1179#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 448 1179 449 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n335_1453#" 60 0 "a_382_1179#" 72 2682,150 "a_138_1363#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 2165 1545 2166 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2058_1153#" 60 0 "a_1749_1347#" 84 2268,138 "a_2195_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 2081 1545 2082 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2057_1453#" 60 0 "a_2006_1545#" 84 3150,159 "a_1749_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 1976 1545 1977 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1203_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_2006_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 1855 1545 1856 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_1203_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 1749 1461 1750 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1749_1347#" 60 0 "a_1707_1461#" 168 3528,210 "a_1203_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 1677 1461 1678 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1516_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_1707_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 1488 1433 1489 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_1516_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt 1391 1429 1392 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1203_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x21.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 352 1179 353 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n130_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_382_1179#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 238 1179 239 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_6_1179#" 84 3894,194 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__pfet_01v8_hvt 1203 1485 1204 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1203_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_1107_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1108 1429 1109 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1107_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x21.Q" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 920 1495 921 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.CLK_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_n335_1453#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 836 1495 837 1496 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n335_1453#" 60 0 "a_n334_1153#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 142 1179 143 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_138_1363#" 60 0 "a_n130_1153#" 128 3456,182 "a_6_1179#" 128 3894,194
device msubckt sky130_fd_pr__nfet_01v8 58 1179 59 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n876_1179#" 60 0 "a_6_1179#" 128 6656,360 "a_n130_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 -130 1179 -129 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n130_1153#" 60 0 "a_n220_1179#" 128 4640,218 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 -250 1179 -249 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n335_1453#" 60 0 "a_n643_1347#" 72 1944,126 "a_n220_1179#" 72 4640,218
device msubckt sky130_fd_pr__nfet_01v8 -334 1179 -333 1180 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n334_1153#" 60 0 "a_n399_1179#" 72 2640,149 "a_n643_1347#" 72 1944,126
device msubckt sky130_fd_pr__nfet_01v8 -429 1179 -428 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1189_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_n399_1179#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 -526 1179 -525 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_n770_1179#" 84 4376,206 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 -634 1179 -633 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n643_1347#" 60 0 "a_n1189_1153#" 128 3456,182 "a_n770_1179#" 128 4376,206
device msubckt sky130_fd_pr__nfet_01v8 -718 1179 -717 1180 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n876_1179#" 60 0 "a_n770_1179#" 128 6656,360 "a_n1189_1153#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 -906 1179 -905 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n876_1179#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 648 1545 649 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.Q" 60 0 "a_583_1179#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 556 1545 557 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n335_1453#" 60 0 "a_138_1363#" 84 2268,138 "a_583_1179#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 472 1545 473 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n334_1153#" 60 0 "a_382_1545#" 84 3780,174 "a_138_1363#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 352 1545 353 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n130_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_382_1545#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 246 1545 247 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_n130_1153#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 138 1461 139 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_138_1363#" 60 0 "a_84_1461#" 168 4536,222 "a_n130_1153#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 54 1461 55 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n876_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_84_1461#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt -83 1461 -82 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n130_1153#" 60 0 "a_n197_1545#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 -1001 1179 -1000 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1189_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x5.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -1189 1179 -1188 1180 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1189_1153#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n1285_1331#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -1284 1179 -1283 1180 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1285_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x5.Q" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt -227 1545 -226 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n334_1153#" 60 0 "a_n643_1347#" 84 2268,138 "a_n197_1545#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt -311 1545 -310 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n335_1453#" 60 0 "a_n386_1545#" 84 3150,159 "a_n643_1347#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt -416 1545 -415 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1189_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_n386_1545#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt -537 1545 -536 1546 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_n1189_1153#" 84 5292,244 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt -643 1461 -642 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n643_1347#" 60 0 "a_n685_1461#" 168 3528,210 "a_n1189_1153#" 168 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt -715 1461 -714 1462 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n876_1179#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_n685_1461#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt -904 1433 -903 1434 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_n876_1179#" 128 6784,362
device msubckt sky130_fd_pr__pfet_01v8_hvt -1001 1429 -1000 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1189_1153#" 60 0 "hgu_sarlogic_flat_0.x4.x5.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__pfet_01v8_lvt -11633 1203 -11632 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -11761 1203 -11760 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -11889 1203 -11888 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12017 1203 -12016 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12145 1203 -12144 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12273 1203 -12272 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12401 1203 -12400 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12529 1203 -12528 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12657 1203 -12656 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12785 1203 -12784 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12913 1203 -12912 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13041 1203 -13040 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13169 1203 -13168 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13297 1203 -13296 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13425 1203 -13424 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13553 1203 -13552 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13681 1203 -13680 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13809 1203 -13808 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13937 1203 -13936 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14065 1203 -14064 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14193 1203 -14192 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14321 1203 -14320 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14449 1203 -14448 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14577 1203 -14576 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14705 1203 -14704 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14833 1203 -14832 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14961 1203 -14960 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15089 1203 -15088 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15217 1203 -15216 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15345 1203 -15344 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15473 1203 -15472 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15601 1203 -15600 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15729 1203 -15728 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15857 1203 -15856 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15985 1203 -15984 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16113 1203 -16112 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16241 1203 -16240 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16369 1203 -16368 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16497 1203 -16496 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16625 1203 -16624 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16753 1203 -16752 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16881 1203 -16880 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17009 1203 -17008 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17137 1203 -17136 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17265 1203 -17264 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17393 1203 -17392 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17521 1203 -17520 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17649 1203 -17648 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17777 1203 -17776 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17905 1203 -17904 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18033 1203 -18032 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18161 1203 -18160 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18289 1203 -18288 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18417 1203 -18416 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18545 1203 -18544 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18673 1203 -18672 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18801 1203 -18800 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18929 1203 -18928 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19057 1203 -19056 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19185 1203 -19184 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19313 1203 -19312 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19441 1203 -19440 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19569 1203 -19568 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19697 1203 -19696 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29273 1203 -29272 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -29401 1203 -29400 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29529 1203 -29528 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29657 1203 -29656 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29785 1203 -29784 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29913 1203 -29912 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30041 1203 -30040 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30169 1203 -30168 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30297 1203 -30296 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30425 1203 -30424 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30553 1203 -30552 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30681 1203 -30680 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30809 1203 -30808 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30937 1203 -30936 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31065 1203 -31064 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31193 1203 -31192 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31321 1203 -31320 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31449 1203 -31448 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31577 1203 -31576 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31705 1203 -31704 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31833 1203 -31832 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31961 1203 -31960 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32089 1203 -32088 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32217 1203 -32216 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32345 1203 -32344 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32473 1203 -32472 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32601 1203 -32600 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32729 1203 -32728 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32857 1203 -32856 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32985 1203 -32984 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -33113 1203 -33112 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -33241 1203 -33240 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39085 1203 -39084 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -39213 1203 -39212 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39341 1203 -39340 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39469 1203 -39468 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39597 1203 -39596 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39725 1203 -39724 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39853 1203 -39852 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39981 1203 -39980 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40109 1203 -40108 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40237 1203 -40236 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40365 1203 -40364 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40493 1203 -40492 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40621 1203 -40620 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40749 1203 -40748 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40877 1203 -40876 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -41005 1203 -41004 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_hvt -1189 1485 -1188 1486 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1189_1153#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_n1285_1331#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt -1284 1429 -1283 1430 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1285_1331#" 60 0 "hgu_sarlogic_flat_0.x4.x5.Q" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_lvt -44674 1203 -44673 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -44802 1203 -44801 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -44930 1203 -44929 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45058 1203 -45057 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45186 1203 -45185 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45314 1203 -45313 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45442 1203 -45441 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45570 1203 -45569 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -46805 1203 -46804 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -46933 1203 -46932 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47061 1203 -47060 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47189 1203 -47188 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -48325 1203 -48324 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.db<1>" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -48453 1203 -48452 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.db<1>" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -49381 1203 -49380 1204 l=70 w=168 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_0.db<0>" 140 0 "hgu_cdac_half_0.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 168 9744,452
device subckt sky130_fd_pr__cap_var_lvt -55748 -1967 -55747 -1966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 -1967 -59747 -1966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 -1967 -63747 -1966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 -1967 -67747 -1966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 -1967 -71747 -1966 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device msubckt sky130_fd_pr__nfet_01v8_lvt -11633 1503 -11632 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -11761 1503 -11760 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -11889 1503 -11888 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12017 1503 -12016 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12145 1503 -12144 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12273 1503 -12272 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12401 1503 -12400 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12529 1503 -12528 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12657 1503 -12656 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12785 1503 -12784 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12913 1503 -12912 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13041 1503 -13040 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13169 1503 -13168 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13297 1503 -13296 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13425 1503 -13424 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13553 1503 -13552 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13681 1503 -13680 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13809 1503 -13808 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13937 1503 -13936 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14065 1503 -14064 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14193 1503 -14192 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14321 1503 -14320 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14449 1503 -14448 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14577 1503 -14576 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14705 1503 -14704 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14833 1503 -14832 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14961 1503 -14960 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15089 1503 -15088 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15217 1503 -15216 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15345 1503 -15344 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15473 1503 -15472 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15601 1503 -15600 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15729 1503 -15728 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15857 1503 -15856 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15985 1503 -15984 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16113 1503 -16112 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16241 1503 -16240 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16369 1503 -16368 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16497 1503 -16496 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16625 1503 -16624 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16753 1503 -16752 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16881 1503 -16880 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17009 1503 -17008 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17137 1503 -17136 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17265 1503 -17264 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17393 1503 -17392 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17521 1503 -17520 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17649 1503 -17648 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17777 1503 -17776 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17905 1503 -17904 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18033 1503 -18032 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18161 1503 -18160 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18289 1503 -18288 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18417 1503 -18416 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18545 1503 -18544 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18673 1503 -18672 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18801 1503 -18800 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18929 1503 -18928 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19057 1503 -19056 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19185 1503 -19184 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19313 1503 -19312 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19441 1503 -19440 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19569 1503 -19568 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19697 1503 -19696 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x11.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29273 1503 -29272 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -29401 1503 -29400 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29529 1503 -29528 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29657 1503 -29656 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29785 1503 -29784 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29913 1503 -29912 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30041 1503 -30040 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30169 1503 -30168 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30297 1503 -30296 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30425 1503 -30424 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30553 1503 -30552 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30681 1503 -30680 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30809 1503 -30808 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30937 1503 -30936 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31065 1503 -31064 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31193 1503 -31192 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31321 1503 -31320 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31449 1503 -31448 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31577 1503 -31576 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31705 1503 -31704 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31833 1503 -31832 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31961 1503 -31960 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32089 1503 -32088 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32217 1503 -32216 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32345 1503 -32344 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32473 1503 -32472 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32601 1503 -32600 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32729 1503 -32728 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32857 1503 -32856 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32985 1503 -32984 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -33113 1503 -33112 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -33241 1503 -33240 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x1.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39085 1503 -39084 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -39213 1503 -39212 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39341 1503 -39340 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39469 1503 -39468 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39597 1503 -39596 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39725 1503 -39724 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39853 1503 -39852 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39981 1503 -39980 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40109 1503 -40108 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40237 1503 -40236 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40365 1503 -40364 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40493 1503 -40492 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40621 1503 -40620 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40749 1503 -40748 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40877 1503 -40876 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -41005 1503 -41004 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x2.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -44674 1503 -44673 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -44802 1503 -44801 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -44930 1503 -44929 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45058 1503 -45057 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45186 1503 -45185 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45314 1503 -45313 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45442 1503 -45441 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45570 1503 -45569 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x6.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -46805 1503 -46804 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -46933 1503 -46932 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47061 1503 -47060 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47189 1503 -47188 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_0.x5.X" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -48325 1503 -48324 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.db<1>" 140 0 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -48453 1503 -48452 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.db<1>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -49381 1503 -49380 1504 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_0.db<0>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_0.hgu_cdac_8bit_array_2.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 15272 1868 15273 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15125_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_cdac_half_1.d<0>" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 15177 1868 15178 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14404_2136#" 60 0 "a_15125_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 14989 1868 14990 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14404_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x34.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 14894 1868 14895 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_13930_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 15272 2118 15273 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15125_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_cdac_half_1.d<0>" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 14706 1868 14707 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13930_1842#" 60 0 "a_14404_2136#" 128 3456,182 "a_14544_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 14622 1868 14623 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14245_2234#" 60 0 "a_14544_1868#" 128 4376,206 "a_14404_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 14514 1868 14515 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_14544_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 14417 1868 14418 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14404_2136#" 60 0 "a_14352_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 14322 1868 14323 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13182_1868#" 60 0 "a_14245_2234#" 72 1944,126 "a_14352_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 14238 1868 14239 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13016_1868#" 60 0 "a_14148_1868#" 72 4640,218 "a_14245_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 15177 2174 15178 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14404_2136#" 60 0 "a_15125_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 14989 2118 14990 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14404_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.x34.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 14892 2122 14893 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_13930_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 14703 2150 14704 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13930_1842#" 60 0 "a_14661_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 14631 2150 14632 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14245_2234#" 60 0 "a_14404_2136#" 168 5292,244 "a_14661_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 14118 1868 14119 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13636_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_14148_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 13930 1868 13931 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13930_1842#" 60 0 "a_13636_1842#" 128 3456,182 "a_13780_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 13846 1868 13847 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13462_2234#" 60 0 "a_13780_1868#" 128 3894,194 "a_13636_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 13750 1868 13751 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_13780_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 13636 1868 13637 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13636_1842#" 60 0 "a_13570_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 13540 1868 13541 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13016_1868#" 60 0 "a_13462_2234#" 72 2700,147 "a_13570_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 13435 1868 13436 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13182_1868#" 60 0 "a_13370_1868#" 72 2640,149 "a_13462_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 14525 2234 14526 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_14404_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 14404 2234 14405 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14404_2136#" 60 0 "a_14329_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 14299 2234 14300 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13016_1868#" 60 0 "a_14245_2234#" 84 2268,138 "a_14329_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 14215 2234 14216 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13182_1868#" 60 0 "a_14101_2150#" 84 6972,282 "a_14245_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 14071 2150 14072 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13636_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_14101_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 13934 2150 13935 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13930_1842#" 60 0 "a_13880_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 13850 2150 13851 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13462_2234#" 60 0 "a_13636_1842#" 168 5880,246 "a_13880_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 13340 1868 13341 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_13370_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 13152 1868 13153 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13016_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_13182_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13068 1868 13069 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x18.X" 60 0 "a_13016_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 12880 1868 12881 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12733_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_cdac_half_1.d<1>" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 12785 1868 12786 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12012_2136#" 60 0 "a_12733_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 12597 1868 12598 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12012_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x31.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 12502 1868 12503 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11538_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 13742 2234 13743 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_13636_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 13636 2234 13637 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13636_1842#" 60 0 "a_13546_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 13516 2234 13517 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13182_1868#" 60 0 "a_13462_2234#" 84 2268,138 "a_13546_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 13432 2234 13433 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13016_1868#" 60 0 "a_13370_1868#" 84 2604,146 "a_13462_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 13340 2234 13341 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_13370_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 13152 2184 13153 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13016_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_13182_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 13068 2184 13069 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x18.X" 60 0 "a_13016_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 12880 2118 12881 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12733_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_cdac_half_1.d<1>" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 12314 1868 12315 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11538_1842#" 60 0 "a_12012_2136#" 128 3456,182 "a_12152_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 12230 1868 12231 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11853_2234#" 60 0 "a_12152_1868#" 128 4376,206 "a_12012_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12122 1868 12123 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_12152_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 12025 1868 12026 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12012_2136#" 60 0 "a_11960_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 11930 1868 11931 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10790_1868#" 60 0 "a_11853_2234#" 72 1944,126 "a_11960_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 11846 1868 11847 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10624_1868#" 60 0 "a_11756_1868#" 72 4640,218 "a_11853_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 12785 2174 12786 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12012_2136#" 60 0 "a_12733_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 12597 2118 12598 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12012_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.x31.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 12500 2122 12501 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11538_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 12311 2150 12312 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11538_1842#" 60 0 "a_12269_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 12239 2150 12240 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11853_2234#" 60 0 "a_12012_2136#" 168 5292,244 "a_12269_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 11726 1868 11727 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11244_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_11756_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 11538 1868 11539 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11538_1842#" 60 0 "a_11244_1842#" 128 3456,182 "a_11388_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 11454 1868 11455 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11070_2234#" 60 0 "a_11388_1868#" 128 3894,194 "a_11244_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11358 1868 11359 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_11388_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 11244 1868 11245 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11244_1842#" 60 0 "a_11178_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 11148 1868 11149 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10624_1868#" 60 0 "a_11070_2234#" 72 2700,147 "a_11178_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 11043 1868 11044 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10790_1868#" 60 0 "a_10978_1868#" 72 2640,149 "a_11070_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 12133 2234 12134 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_12012_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 12012 2234 12013 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12012_2136#" 60 0 "a_11937_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 11907 2234 11908 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10624_1868#" 60 0 "a_11853_2234#" 84 2268,138 "a_11937_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 11823 2234 11824 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10790_1868#" 60 0 "a_11709_2150#" 84 6972,282 "a_11853_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 11679 2150 11680 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11244_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_11709_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 11542 2150 11543 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11538_1842#" 60 0 "a_11488_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 11458 2150 11459 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11070_2234#" 60 0 "a_11244_1842#" 168 5880,246 "a_11488_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 10948 1868 10949 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_10978_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 10760 1868 10761 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10624_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_10790_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10676 1868 10677 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x16.X" 60 0 "a_10624_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 10488 1868 10489 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10341_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x28.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10393 1868 10394 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9620_2136#" 60 0 "a_10341_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10205 1868 10206 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9620_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x28.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10110 1868 10111 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_9146_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 11350 2234 11351 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_11244_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 11244 2234 11245 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11244_1842#" 60 0 "a_11154_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 11124 2234 11125 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10790_1868#" 60 0 "a_11070_2234#" 84 2268,138 "a_11154_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 11040 2234 11041 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10624_1868#" 60 0 "a_10978_1868#" 84 2604,146 "a_11070_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 10948 2234 10949 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_10978_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 10760 2184 10761 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10624_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_10790_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 10676 2184 10677 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x16.X" 60 0 "a_10624_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 10488 2118 10489 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10341_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x4.x28.Q" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 9922 1868 9923 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9146_1842#" 60 0 "a_9620_2136#" 128 3456,182 "a_9760_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9838 1868 9839 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9461_2234#" 60 0 "a_9760_1868#" 128 4376,206 "a_9620_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9730 1868 9731 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_9760_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 9633 1868 9634 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9620_2136#" 60 0 "a_9568_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 9538 1868 9539 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8398_1868#" 60 0 "a_9461_2234#" 72 1944,126 "a_9568_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 9454 1868 9455 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8232_1868#" 60 0 "a_9364_1868#" 72 4640,218 "a_9461_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 10393 2174 10394 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9620_2136#" 60 0 "a_10341_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 10205 2118 10206 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9620_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.x28.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 10108 2122 10109 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_9146_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 9919 2150 9920 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9146_1842#" 60 0 "a_9877_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 9847 2150 9848 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9461_2234#" 60 0 "a_9620_2136#" 168 5292,244 "a_9877_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 9334 1868 9335 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8852_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_9364_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 9146 1868 9147 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9146_1842#" 60 0 "a_8852_1842#" 128 3456,182 "a_8996_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9062 1868 9063 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8678_2234#" 60 0 "a_8996_1868#" 128 3894,194 "a_8852_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 8966 1868 8967 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_8996_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 8852 1868 8853 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8852_1842#" 60 0 "a_8786_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 8756 1868 8757 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8232_1868#" 60 0 "a_8678_2234#" 72 2700,147 "a_8786_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 8651 1868 8652 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8398_1868#" 60 0 "a_8586_1868#" 72 2640,149 "a_8678_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 9741 2234 9742 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_9620_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 9620 2234 9621 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9620_2136#" 60 0 "a_9545_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 9515 2234 9516 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8232_1868#" 60 0 "a_9461_2234#" 84 2268,138 "a_9545_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 9431 2234 9432 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8398_1868#" 60 0 "a_9317_2150#" 84 6972,282 "a_9461_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9287 2150 9288 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8852_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_9317_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 9150 2150 9151 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9146_1842#" 60 0 "a_9096_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 9066 2150 9067 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8678_2234#" 60 0 "a_8852_1842#" 168 5880,246 "a_9096_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 8556 1868 8557 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_8586_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 8368 1868 8369 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8232_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_8398_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8284 1868 8285 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x14.X" 60 0 "a_8232_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 8096 1868 8097 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7949_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x25.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 8001 1868 8002 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7228_2136#" 60 0 "a_7949_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 7813 1868 7814 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7228_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x25.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 7718 1868 7719 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_6754_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 8958 2234 8959 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_8852_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 8852 2234 8853 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8852_1842#" 60 0 "a_8762_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 8732 2234 8733 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8398_1868#" 60 0 "a_8678_2234#" 84 2268,138 "a_8762_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 8648 2234 8649 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8232_1868#" 60 0 "a_8586_1868#" 84 2604,146 "a_8678_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 8556 2234 8557 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_8586_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 8368 2184 8369 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8232_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_8398_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8284 2184 8285 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x14.X" 60 0 "a_8232_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 8096 2118 8097 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7949_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x4.x25.Q" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 7530 1868 7531 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6754_1842#" 60 0 "a_7228_2136#" 128 3456,182 "a_7368_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7446 1868 7447 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7069_2234#" 60 0 "a_7368_1868#" 128 4376,206 "a_7228_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7338 1868 7339 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_7368_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 7241 1868 7242 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7228_2136#" 60 0 "a_7176_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 7146 1868 7147 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6006_1868#" 60 0 "a_7069_2234#" 72 1944,126 "a_7176_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 7062 1868 7063 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5840_1868#" 60 0 "a_6972_1868#" 72 4640,218 "a_7069_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 8001 2174 8002 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7228_2136#" 60 0 "a_7949_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 7813 2118 7814 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7228_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.x25.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 7716 2122 7717 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_6754_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 7527 2150 7528 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6754_1842#" 60 0 "a_7485_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 7455 2150 7456 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7069_2234#" 60 0 "a_7228_2136#" 168 5292,244 "a_7485_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 6942 1868 6943 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6460_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_6972_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 6754 1868 6755 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6754_1842#" 60 0 "a_6460_1842#" 128 3456,182 "a_6604_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 6670 1868 6671 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6286_2234#" 60 0 "a_6604_1868#" 128 3894,194 "a_6460_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 6574 1868 6575 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_6604_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 6460 1868 6461 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6460_1842#" 60 0 "a_6394_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 6364 1868 6365 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5840_1868#" 60 0 "a_6286_2234#" 72 2700,147 "a_6394_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 6259 1868 6260 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6006_1868#" 60 0 "a_6194_1868#" 72 2640,149 "a_6286_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 7349 2234 7350 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_7228_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 7228 2234 7229 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7228_2136#" 60 0 "a_7153_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 7123 2234 7124 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5840_1868#" 60 0 "a_7069_2234#" 84 2268,138 "a_7153_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 7039 2234 7040 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6006_1868#" 60 0 "a_6925_2150#" 84 6972,282 "a_7069_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 6895 2150 6896 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6460_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_6925_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 6758 2150 6759 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6754_1842#" 60 0 "a_6704_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 6674 2150 6675 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6286_2234#" 60 0 "a_6460_1842#" 168 5880,246 "a_6704_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 6164 1868 6165 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_6194_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 5976 1868 5977 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5840_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_6006_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 5892 1868 5893 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x12.X" 60 0 "a_5840_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 5704 1868 5705 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5557_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x23.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 5609 1868 5610 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4836_2136#" 60 0 "a_5557_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5421 1868 5422 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4836_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x23.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 5326 1868 5327 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4362_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 6566 2234 6567 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_6460_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 6460 2234 6461 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6460_1842#" 60 0 "a_6370_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 6340 2234 6341 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6006_1868#" 60 0 "a_6286_2234#" 84 2268,138 "a_6370_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 6256 2234 6257 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5840_1868#" 60 0 "a_6194_1868#" 84 2604,146 "a_6286_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 6164 2234 6165 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_6194_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 5976 2184 5977 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5840_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_6006_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 5892 2184 5893 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x12.X" 60 0 "a_5840_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 5704 2118 5705 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5557_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x4.x23.Q" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 5138 1868 5139 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4362_1842#" 60 0 "a_4836_2136#" 128 3456,182 "a_4976_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 5054 1868 5055 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4677_2234#" 60 0 "a_4976_1868#" 128 4376,206 "a_4836_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4946 1868 4947 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_4976_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 4849 1868 4850 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4836_2136#" 60 0 "a_4784_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 4754 1868 4755 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3614_1868#" 60 0 "a_4677_2234#" 72 1944,126 "a_4784_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4670 1868 4671 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3448_1868#" 60 0 "a_4580_1868#" 72 4640,218 "a_4677_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 5609 2174 5610 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4836_2136#" 60 0 "a_5557_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 5421 2118 5422 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4836_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.x23.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 5324 2122 5325 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4362_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 5135 2150 5136 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4362_1842#" 60 0 "a_5093_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 5063 2150 5064 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4677_2234#" 60 0 "a_4836_2136#" 168 5292,244 "a_5093_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 4550 1868 4551 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4068_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_4580_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 4362 1868 4363 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4362_1842#" 60 0 "a_4068_1842#" 128 3456,182 "a_4212_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 4278 1868 4279 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3894_2234#" 60 0 "a_4212_1868#" 128 3894,194 "a_4068_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4182 1868 4183 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_4212_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 4068 1868 4069 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4068_1842#" 60 0 "a_4002_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 3972 1868 3973 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3448_1868#" 60 0 "a_3894_2234#" 72 2700,147 "a_4002_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 3867 1868 3868 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3614_1868#" 60 0 "a_3802_1868#" 72 2640,149 "a_3894_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 4957 2234 4958 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_4836_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 4836 2234 4837 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4836_2136#" 60 0 "a_4761_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 4731 2234 4732 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3448_1868#" 60 0 "a_4677_2234#" 84 2268,138 "a_4761_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 4647 2234 4648 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3614_1868#" 60 0 "a_4533_2150#" 84 6972,282 "a_4677_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4503 2150 4504 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4068_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_4533_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 4366 2150 4367 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4362_1842#" 60 0 "a_4312_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 4282 2150 4283 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3894_2234#" 60 0 "a_4068_1842#" 168 5880,246 "a_4312_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 3772 1868 3773 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_3802_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 3584 1868 3585 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3448_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_3614_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3500 1868 3501 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x10.X" 60 0 "a_3448_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 3312 1868 3313 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3165_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x19.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3217 1868 3218 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2444_2136#" 60 0 "a_3165_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3029 1868 3030 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2444_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.x19.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2934 1868 2935 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_1970_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 4174 2234 4175 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_4068_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 4068 2234 4069 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4068_1842#" 60 0 "a_3978_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 3948 2234 3949 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3614_1868#" 60 0 "a_3894_2234#" 84 2268,138 "a_3978_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 3864 2234 3865 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3448_1868#" 60 0 "a_3802_1868#" 84 2604,146 "a_3894_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 3772 2234 3773 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_3802_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 3584 2184 3585 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3448_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_3614_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 3500 2184 3501 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x10.X" 60 0 "a_3448_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 3312 2118 3313 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3165_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x4.x19.Q" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 2746 1868 2747 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1970_1842#" 60 0 "a_2444_2136#" 128 3456,182 "a_2584_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 2662 1868 2663 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2285_2234#" 60 0 "a_2584_1868#" 128 4376,206 "a_2444_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 2554 1868 2555 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_2584_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 2457 1868 2458 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2444_2136#" 60 0 "a_2392_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 2362 1868 2363 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1222_1868#" 60 0 "a_2285_2234#" 72 1944,126 "a_2392_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 2278 1868 2279 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1056_1868#" 60 0 "a_2188_1868#" 72 4640,218 "a_2285_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 3217 2174 3218 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2444_2136#" 60 0 "a_3165_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 3029 2118 3030 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2444_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.x19.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2932 2122 2933 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_1970_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 2743 2150 2744 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1970_1842#" 60 0 "a_2701_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 2671 2150 2672 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2285_2234#" 60 0 "a_2444_2136#" 168 5292,244 "a_2701_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 2158 1868 2159 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1676_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_2188_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 1970 1868 1971 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1970_1842#" 60 0 "a_1676_1842#" 128 3456,182 "a_1820_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 1886 1868 1887 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1502_2234#" 60 0 "a_1820_1868#" 128 3894,194 "a_1676_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 1790 1868 1791 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_1820_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 1676 1868 1677 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1676_1842#" 60 0 "a_1610_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 1580 1868 1581 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1056_1868#" 60 0 "a_1502_2234#" 72 2700,147 "a_1610_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 1475 1868 1476 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1222_1868#" 60 0 "a_1410_1868#" 72 2640,149 "a_1502_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 2565 2234 2566 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_2444_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 2444 2234 2445 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2444_2136#" 60 0 "a_2369_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt 2339 2234 2340 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1056_1868#" 60 0 "a_2285_2234#" 84 2268,138 "a_2369_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt 2255 2234 2256 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1222_1868#" 60 0 "a_2141_2150#" 84 6972,282 "a_2285_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 2111 2150 2112 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1676_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_2141_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 1974 2150 1975 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1970_1842#" 60 0 "a_1920_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 1890 2150 1891 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1502_2234#" 60 0 "a_1676_1842#" 168 5880,246 "a_1920_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 1380 1868 1381 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_1410_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 1192 1868 1193 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1056_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_1222_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1108 1868 1109 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x8.X" 60 0 "a_1056_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 920 1868 921 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_773_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 825 1868 826 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_52_2136#" 60 0 "a_773_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 637 1868 638 1869 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_52_2136#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 542 1868 543 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_n422_1842#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 1782 2234 1783 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_1676_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 1676 2234 1677 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1676_1842#" 60 0 "a_1586_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 1556 2234 1557 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1222_1868#" 60 0 "a_1502_2234#" 84 2268,138 "a_1586_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 1472 2234 1473 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1056_1868#" 60 0 "a_1410_1868#" 84 2604,146 "a_1502_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 1380 2234 1381 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_1410_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 1192 2184 1193 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1056_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_1222_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1108 2184 1109 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x8.X" 60 0 "a_1056_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 920 2118 921 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_773_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 354 1868 355 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n422_1842#" 60 0 "a_52_2136#" 128 3456,182 "a_192_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 270 1868 271 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n107_2234#" 60 0 "a_192_1868#" 128 4376,206 "a_52_2136#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 162 1868 163 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151 "a_192_1868#" 84 4376,206
device msubckt sky130_fd_pr__nfet_01v8 65 1868 66 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_52_2136#" 60 0 "a_0_1868#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2814,151
device msubckt sky130_fd_pr__nfet_01v8 -30 1868 -29 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1170_1868#" 60 0 "a_n107_2234#" 72 1944,126 "a_0_1868#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 -114 1868 -113 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1336_1868#" 60 0 "a_n204_1868#" 72 4640,218 "a_n107_2234#" 72 1944,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 825 2174 826 2175 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_52_2136#" 60 0 "a_773_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 637 2118 638 2119 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_52_2136#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 540 2122 541 2123 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_n422_1842#" 128 6784,362 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 351 2150 352 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n422_1842#" 60 0 "a_309_2150#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 279 2150 280 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n107_2234#" 60 0 "a_52_2136#" 168 5292,244 "a_309_2150#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 -234 1868 -233 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n716_1842#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_n204_1868#" 128 4640,218
device msubckt sky130_fd_pr__nfet_01v8 -422 1868 -421 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n422_1842#" 60 0 "a_n716_1842#" 128 3456,182 "a_n572_1868#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 -506 1868 -505 1869 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n890_2234#" 60 0 "a_n572_1868#" 128 3894,194 "a_n716_1842#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 -602 1868 -601 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168 "a_n572_1868#" 84 3894,194
device msubckt sky130_fd_pr__nfet_01v8 -716 1868 -715 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n716_1842#" 60 0 "a_n782_1868#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3528,168
device msubckt sky130_fd_pr__nfet_01v8 -812 1868 -811 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1336_1868#" 60 0 "a_n890_2234#" 72 2700,147 "a_n782_1868#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 -917 1868 -916 1869 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1170_1868#" 60 0 "a_n982_1868#" 72 2640,149 "a_n890_2234#" 72 2700,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 173 2234 174 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175 "a_52_2136#" 84 5292,244
device msubckt sky130_fd_pr__pfet_01v8_hvt 52 2234 53 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_52_2136#" 60 0 "a_n23_2234#" 84 3150,159 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3822,175
device msubckt sky130_fd_pr__pfet_01v8_hvt -53 2234 -52 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1336_1868#" 60 0 "a_n107_2234#" 84 2268,138 "a_n23_2234#" 84 3150,159
device msubckt sky130_fd_pr__pfet_01v8_hvt -137 2234 -136 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1170_1868#" 60 0 "a_n251_2150#" 84 6972,282 "a_n107_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt -281 2150 -280 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n716_1842#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_n251_2150#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt -418 2150 -417 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n422_1842#" 60 0 "a_n472_2150#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt -502 2150 -501 2151 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n890_2234#" 60 0 "a_n716_1842#" 168 5880,246 "a_n472_2150#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 -1012 1868 -1011 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_n982_1868#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 -1200 1868 -1199 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1336_1868#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_n1170_1868#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -1284 1868 -1283 1869 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 60 0 "a_n1336_1868#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt -610 2234 -609 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_n716_1842#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt -716 2234 -715 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n716_1842#" 60 0 "a_n806_2234#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt -836 2234 -835 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1170_1868#" 60 0 "a_n890_2234#" 84 2268,138 "a_n806_2234#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt -920 2234 -919 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1336_1868#" 60 0 "a_n982_1868#" 84 2604,146 "a_n890_2234#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt -1012 2234 -1011 2235 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_n982_1868#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt -1200 2184 -1199 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1336_1868#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_n1170_1868#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt -1284 2184 -1283 2185 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 60 0 "a_n1336_1868#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 15142 2556 15143 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14746_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x20.X" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 15033 2556 15034 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_14967_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 14937 2556 14938 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_14746_2883#" 84 3990,179 "a_14967_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 14812 2556 14813 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_14746_2556#" 84 2772,150 "a_14746_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 14716 2556 14717 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_14492_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_14746_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 14548 2556 14549 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_14492_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 13662 2556 13663 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_13494_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13494 2556 13495 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13494_2530#" 60 0 "a_13428_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 13398 2556 13399 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_13065_2708#" 84 3990,179 "a_13428_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 13273 2556 13274 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_13207_2556#" 84 2772,150 "a_13065_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 13177 2556 13178 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_13207_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 15142 2806 15143 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14746_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x20.X" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 13068 2556 13069 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13065_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x18.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 12748 2556 12749 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12352_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x17.X" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 12639 2556 12640 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_12573_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 12543 2556 12544 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_12352_2883#" 84 3990,179 "a_12573_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 12418 2556 12419 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_12352_2556#" 84 2772,150 "a_12352_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 12322 2556 12323 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12098_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_12352_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 12154 2556 12155 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_12098_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 11270 2556 11271 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_11102_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11102 2556 11103 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11102_2530#" 60 0 "a_11036_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 11006 2556 11007 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_10673_2708#" 84 3990,179 "a_11036_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 10881 2556 10882 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_10815_2556#" 84 2772,150 "a_10673_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 10785 2556 10786 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_10815_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 15033 2883 15034 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_14960_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 14930 2883 14931 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_14746_2883#" 84 7728,268 "a_14960_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 14716 2883 14717 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_14674_2883#" 84 1764,126 "a_14746_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 14644 2883 14645 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_14492_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_14674_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 14548 2883 14549 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_14492_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 13662 2883 13663 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_13494_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 13566 2883 13567 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13494_2530#" 60 0 "a_13524_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 13494 2883 13495 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_13065_2708#" 84 7728,268 "a_13524_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 13280 2883 13281 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_13207_2883#" 84 3066,157 "a_13065_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 13177 2883 13178 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_13207_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 13068 2806 13069 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13065_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x18.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 12748 2806 12749 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12352_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x17.X" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 10676 2556 10677 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10673_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x16.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 10358 2556 10359 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9962_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x15.X" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10249 2556 10250 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "a_10183_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 10153 2556 10154 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_9962_2883#" 84 3990,179 "a_10183_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 10028 2556 10029 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_9962_2556#" 84 2772,150 "a_9962_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 9932 2556 9933 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9708_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_9962_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 9764 2556 9765 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "a_9708_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 8878 2556 8879 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_8710_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8710 2556 8711 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8710_2530#" 60 0 "a_8644_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 8614 2556 8615 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_8281_2708#" 84 3990,179 "a_8644_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 8489 2556 8490 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_8423_2556#" 84 2772,150 "a_8281_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 8393 2556 8394 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_8423_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 12639 2883 12640 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_12566_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 12536 2883 12537 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_12352_2883#" 84 7728,268 "a_12566_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 12322 2883 12323 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_12280_2883#" 84 1764,126 "a_12352_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 12250 2883 12251 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12098_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_12280_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 12154 2883 12155 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_12098_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 11270 2883 11271 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_11102_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 11174 2883 11175 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11102_2530#" 60 0 "a_11132_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 11102 2883 11103 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_10673_2708#" 84 7728,268 "a_11132_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 10888 2883 10889 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_10815_2883#" 84 3066,157 "a_10673_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 10785 2883 10786 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_10815_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 10676 2806 10677 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10673_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x16.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 10358 2806 10359 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9962_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x15.X" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 8284 2556 8285 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8281_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x14.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 7966 2556 7967 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7570_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x13.X" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 7857 2556 7858 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "a_7791_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 7761 2556 7762 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_7570_2883#" 84 3990,179 "a_7791_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 7636 2556 7637 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_7570_2556#" 84 2772,150 "a_7570_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 7540 2556 7541 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7316_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_7570_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 7372 2556 7373 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "a_7316_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 6486 2556 6487 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_6318_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6318 2556 6319 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6318_2530#" 60 0 "a_6252_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 6222 2556 6223 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_5889_2708#" 84 3990,179 "a_6252_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 6097 2556 6098 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_6031_2556#" 84 2772,150 "a_5889_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 6001 2556 6002 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_6031_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 10249 2883 10250 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "a_10176_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 10146 2883 10147 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_9962_2883#" 84 7728,268 "a_10176_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 9932 2883 9933 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_9890_2883#" 84 1764,126 "a_9962_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 9860 2883 9861 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9708_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_9890_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 9764 2883 9765 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "a_9708_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 8878 2883 8879 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_8710_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 8782 2883 8783 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8710_2530#" 60 0 "a_8740_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 8710 2883 8711 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_8281_2708#" 84 7728,268 "a_8740_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 8496 2883 8497 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_8423_2883#" 84 3066,157 "a_8281_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 8393 2883 8394 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_8423_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 8284 2806 8285 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8281_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x14.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 7966 2806 7967 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7570_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x13.X" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 5892 2556 5893 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5889_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x12.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 5572 2556 5573 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5176_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x11.X" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 5463 2556 5464 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "a_5397_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 5367 2556 5368 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_5176_2883#" 84 3990,179 "a_5397_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 5242 2556 5243 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_5176_2556#" 84 2772,150 "a_5176_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 5146 2556 5147 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4922_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_5176_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 4978 2556 4979 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "a_4922_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 4094 2556 4095 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_3926_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3926 2556 3927 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3926_2530#" 60 0 "a_3860_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 3830 2556 3831 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_3497_2708#" 84 3990,179 "a_3860_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 3705 2556 3706 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_3639_2556#" 84 2772,150 "a_3497_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 3609 2556 3610 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_3639_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 7857 2883 7858 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "a_7784_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 7754 2883 7755 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_7570_2883#" 84 7728,268 "a_7784_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 7540 2883 7541 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_7498_2883#" 84 1764,126 "a_7570_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 7468 2883 7469 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7316_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_7498_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 7372 2883 7373 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "a_7316_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 6486 2883 6487 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_6318_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 6390 2883 6391 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6318_2530#" 60 0 "a_6348_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 6318 2883 6319 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_5889_2708#" 84 7728,268 "a_6348_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 6104 2883 6105 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_6031_2883#" 84 3066,157 "a_5889_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 6001 2883 6002 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_6031_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 5892 2806 5893 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5889_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x12.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 5572 2806 5573 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5176_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x11.X" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 3500 2556 3501 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3497_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x10.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 3182 2556 3183 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2786_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x9.X" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3073 2556 3074 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "a_3007_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 2977 2556 2978 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_2786_2883#" 84 3990,179 "a_3007_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 2852 2556 2853 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_2786_2556#" 84 2772,150 "a_2786_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 2756 2556 2757 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2532_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_2786_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 2588 2556 2589 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "a_2532_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 1702 2556 1703 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_1534_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1534 2556 1535 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1534_2530#" 60 0 "a_1468_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 1438 2556 1439 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1105_2708#" 84 3990,179 "a_1468_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 1313 2556 1314 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_1247_2556#" 84 2772,150 "a_1105_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 1217 2556 1218 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_1247_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 5463 2883 5464 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "a_5390_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 5360 2883 5361 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_5176_2883#" 84 7728,268 "a_5390_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 5146 2883 5147 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_5104_2883#" 84 1764,126 "a_5176_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 5074 2883 5075 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4922_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_5104_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 4978 2883 4979 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "a_4922_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 4094 2883 4095 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_3926_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 3998 2883 3999 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3926_2530#" 60 0 "a_3956_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 3926 2883 3927 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_3497_2708#" 84 7728,268 "a_3956_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 3712 2883 3713 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_3639_2883#" 84 3066,157 "a_3497_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 3609 2883 3610 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_3639_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 3500 2806 3501 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3497_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x10.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 3182 2806 3183 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2786_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x9.X" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 1108 2556 1109 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1105_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x8.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 790 2556 791 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_394_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209 "hgu_sarlogic_flat_0.x4.x5.CLK_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 681 2556 682 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "a_615_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209
device msubckt sky130_fd_pr__nfet_01v8 585 2556 586 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_394_2883#" 84 3990,179 "a_615_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 460 2556 461 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_394_2556#" 84 2772,150 "a_394_2883#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 364 2556 365 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_140_2883#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_394_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 196 2556 197 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "a_140_2883#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 -690 2556 -689 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_n858_2530#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -858 2556 -857 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n858_2530#" 60 0 "a_n924_2556#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 -954 2556 -953 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n1287_2708#" 84 3990,179 "a_n924_2556#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 -1079 2556 -1078 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_n1145_2556#" 84 2772,150 "a_n1287_2708#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 -1175 2556 -1174 2557 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_n1145_2556#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 3073 2883 3074 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "a_3000_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 2970 2883 2971 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_2786_2883#" 84 7728,268 "a_3000_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 2756 2883 2757 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_2714_2883#" 84 1764,126 "a_2786_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 2684 2883 2685 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2532_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_2714_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 2588 2883 2589 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "a_2532_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 1702 2883 1703 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_1534_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 1606 2883 1607 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1534_2530#" 60 0 "a_1564_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 1534 2883 1535 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_1105_2708#" 84 7728,268 "a_1564_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 1320 2883 1321 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1247_2883#" 84 3066,157 "a_1105_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 1217 2883 1218 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_1247_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 1108 2806 1109 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1105_2708#" 60 0 "hgu_sarlogic_flat_0.x4.x8.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 790 2806 791 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_394_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279 "hgu_sarlogic_flat_0.x4.x5.CLK_N" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 -1284 2556 -1283 2557 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1287_2708#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__pfet_01v8_hvt 681 2883 682 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "a_608_2883#" 84 3066,157 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt 578 2883 579 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_394_2883#" 84 7728,268 "a_608_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 364 2883 365 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_322_2883#" 84 1764,126 "a_394_2883#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 292 2883 293 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_140_2883#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_322_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 196 2883 197 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "a_140_2883#" 84 4704,280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt -690 2883 -689 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_n858_2530#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt -786 2883 -785 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n858_2530#" 60 0 "a_n828_2883#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt -858 2883 -857 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x6.A1" 60 0 "a_n1287_2708#" 84 7728,268 "a_n828_2883#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt -1072 2883 -1071 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n1145_2883#" 84 3066,157 "a_n1287_2708#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt -1175 2883 -1174 2884 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_n1145_2883#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt -1284 2806 -1283 2807 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1287_2708#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.CLK_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__nfet_01v8 5694 3698 5695 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 5610 3698 5611 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5526 3698 5527 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5442 3698 5443 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5358 3698 5359 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5274 3698 5275 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5190 3698 5191 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5106 3698 5107 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 5022 3698 5023 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4938 3698 4939 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4854 3698 4855 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4770 3698 4771 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4686 3698 4687 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4602 3698 4603 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4518 3698 4519 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4434 3698 4435 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3960_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x6.A1" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4350 3698 4351 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "a_3960_3698#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4266 3698 4267 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_3960_3698#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4182 3698 4183 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "a_3960_3698#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4098 3698 4099 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_3960_3698#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 4014 3698 4015 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "a_3960_3698#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3930 3698 3931 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_3960_3698#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3714 3698 3715 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3326_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x27.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3630 3698 3631 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3326_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x27.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3546 3698 3547 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3326_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x27.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3462 3698 3463 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3326_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x27.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3378 3698 3379 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x22.X" 60 0 "a_3326_3698#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3190 3698 3191 3699 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3050_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_sarlogic_flat_0.x4.x22.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 3102 3698 3103 3699 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_3050_3698#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 1310 3698 1311 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1226 3698 1227 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1142 3698 1143 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1058 3698 1059 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 974 3698 975 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 890 3698 891 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 806 3698 807 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 722 3698 723 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 638 3698 639 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 554 3698 555 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 470 3698 471 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 386 3698 387 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 302 3698 303 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 218 3698 219 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 134 3698 135 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 50 3698 51 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n424_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -34 3698 -33 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "a_n424_3698#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -118 3698 -117 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n424_3698#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -202 3698 -201 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "a_n424_3698#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -286 3698 -285 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n424_3698#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -370 3698 -369 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "a_n424_3698#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -454 3698 -453 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_n424_3698#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -670 3698 -669 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1058_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x2.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -754 3698 -753 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1058_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x2.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -838 3698 -837 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1058_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x2.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -922 3698 -921 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1058_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x4.x2.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1006 3698 -1005 3699 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x1.X" 60 0 "a_n1058_3698#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1194 3698 -1193 3699 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1334_3698#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_sarlogic_flat_0.x4.x1.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -1282 3698 -1281 3699 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw_n" 60 0 "a_n1334_3698#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 5694 3948 5695 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 5610 3948 5611 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5526 3948 5527 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5442 3948 5443 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5358 3948 5359 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5274 3948 5275 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5190 3948 5191 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5106 3948 5107 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 5022 3948 5023 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4938 3948 4939 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4854 3948 4855 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4770 3948 4771 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4686 3948 4687 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4602 3948 4603 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4518 3948 4519 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4434 3948 4435 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3960_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x6.A1" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4350 3948 4351 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "a_3960_3698#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4266 3948 4267 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_3960_3698#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4182 3948 4183 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "a_3960_3698#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4098 3948 4099 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_3960_3698#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 4014 3948 4015 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "a_3960_3698#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3930 3948 3931 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x27.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "a_3960_3698#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3714 3948 3715 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3326_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x27.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 3630 3948 3631 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3326_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x27.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3546 3948 3547 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3326_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x27.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3462 3948 3463 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3326_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x27.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3378 3948 3379 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x22.X" 60 0 "a_3326_3698#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3190 3990 3191 3991 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3050_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_sarlogic_flat_0.x4.x22.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 3102 3990 3103 3991 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_3050_3698#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 1310 3948 1311 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1226 3948 1227 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1142 3948 1143 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1058 3948 1059 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 974 3948 975 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 890 3948 891 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 806 3948 807 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 722 3948 723 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 638 3948 639 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 554 3948 555 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 470 3948 471 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 386 3948 387 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 302 3948 303 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 218 3948 219 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 134 3948 135 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 50 3948 51 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n424_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.SET_B" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -34 3948 -33 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "a_n424_3698#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -118 3948 -117 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_n424_3698#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -202 3948 -201 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "a_n424_3698#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -286 3948 -285 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_n424_3698#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -370 3948 -369 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "a_n424_3698#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -454 3948 -453 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x2.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "a_n424_3698#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -670 3948 -669 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1058_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x2.A" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -754 3948 -753 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1058_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x2.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -838 3948 -837 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1058_3698#" 60 0 "hgu_sarlogic_flat_0.x4.x2.A" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -922 3948 -921 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1058_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x4.x2.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1006 3948 -1005 3949 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x1.X" 60 0 "a_n1058_3698#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1194 3990 -1193 3991 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1334_3698#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_sarlogic_flat_0.x4.x1.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -1282 3990 -1281 3991 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_tah_0.sw_n" 60 0 "a_n1334_3698#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__nfet_01v8 20314 4670 20315 4671 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_20167_4670#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[7].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 20219 4670 20220 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_4644#" 60 0 "a_20167_4670#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 20031 4670 20032 4671 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_4644#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 19936 4670 19937 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_4644#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 19748 4670 19749 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_4644#" 60 0 "a_19460_4644#" 128 3456,182 "a_19576_4670#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 19664 4670 19665 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19286_4670#" 60 0 "a_19576_4670#" 128 4796,216 "a_19460_4644#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 19546 4670 19547 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_19576_4670#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 19460 4670 19461 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_4644#" 60 0 "a_19395_4670#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 19365 4670 19366 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_4670#" 60 0 "a_19286_4670#" 72 2844,151 "a_19395_4670#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 19256 4670 19257 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_4670#" 60 0 "a_19191_4670#" 72 3740,193 "a_19286_4670#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 20314 4920 20315 4921 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_4670#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[7].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 20219 4976 20220 4977 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_4644#" 60 0 "a_20167_4670#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20031 4920 20032 4921 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_4644#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[7].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 19934 4924 19935 4925 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_4644#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 19736 4952 19737 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_4644#" 60 0 "a_19694_4952#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 19664 4952 19665 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_4670#" 60 0 "a_19460_4644#" 168 4914,234 "a_19694_4952#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 19161 4670 19162 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_4644#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_19191_4670#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 18973 4670 18974 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_4644#" 60 0 "a_18679_4644#" 128 3456,182 "a_18819_4670#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 18889 4670 18890 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18505_5036#" 60 0 "a_18819_4670#" 128 4040,198 "a_18679_4644#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 18789 4670 18790 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_18819_4670#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 18679 4670 18680 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_4644#" 60 0 "a_18613_4670#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 18583 4670 18584 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_4670#" 60 0 "a_18505_5036#" 72 2736,148 "a_18613_4670#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 18477 4670 18478 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_4670#" 60 0 "a_18412_4670#" 72 2640,149 "a_18505_5036#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 19568 5036 19569 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_19460_4644#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 19460 5036 19461 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_4644#" 60 0 "a_19372_5036#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 19342 5036 19343 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_4670#" 60 0 "a_19286_4670#" 84 2268,138 "a_19372_5036#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 19258 5036 19259 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_4670#" 60 0 "a_19144_4952#" 84 6972,282 "a_19286_4670#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 19114 4952 19115 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_4644#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_19144_4952#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 18977 4952 18978 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_4644#" 60 0 "a_18923_4952#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 18893 4952 18894 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18505_5036#" 60 0 "a_18679_4644#" 168 5880,246 "a_18923_4952#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 18382 4670 18383 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_18412_4670#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 18194 4670 18195 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_4670#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_18224_4670#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 18110 4670 18111 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_4670#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 17922 4670 17923 4671 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17775_4670#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[6].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17827 4670 17828 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_4644#" 60 0 "a_17775_4670#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17639 4670 17640 4671 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_4644#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17544 4670 17545 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_4644#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17356 4670 17357 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_4644#" 60 0 "a_17068_4644#" 128 3456,182 "a_17184_4670#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 17272 4670 17273 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16894_4670#" 60 0 "a_17184_4670#" 128 4796,216 "a_17068_4644#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 17154 4670 17155 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_17184_4670#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 17068 4670 17069 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_4644#" 60 0 "a_17003_4670#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 16973 4670 16974 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_4670#" 60 0 "a_16894_4670#" 72 2844,151 "a_17003_4670#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 16864 4670 16865 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_4670#" 60 0 "a_16799_4670#" 72 3740,193 "a_16894_4670#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 18785 5036 18786 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_18679_4644#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 18679 5036 18680 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_4644#" 60 0 "a_18589_5036#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 18559 5036 18560 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_4670#" 60 0 "a_18505_5036#" 84 2268,138 "a_18589_5036#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 18475 5036 18476 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_4670#" 60 0 "a_18412_4670#" 84 2646,147 "a_18505_5036#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 18382 5036 18383 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_18412_4670#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 18194 4986 18195 4987 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_4670#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_18224_4670#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 18110 4986 18111 4987 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_4670#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 17922 4920 17923 4921 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17775_4670#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[6].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17827 4976 17828 4977 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_4644#" 60 0 "a_17775_4670#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 17639 4920 17640 4921 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_4644#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[6].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17542 4924 17543 4925 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_4644#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 17344 4952 17345 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_4644#" 60 0 "a_17302_4952#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 17272 4952 17273 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_4670#" 60 0 "a_17068_4644#" 168 4914,234 "a_17302_4952#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 16769 4670 16770 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_4644#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_16799_4670#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 16581 4670 16582 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_4644#" 60 0 "a_16287_4644#" 128 3456,182 "a_16427_4670#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 16497 4670 16498 4671 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16113_5036#" 60 0 "a_16427_4670#" 128 4040,198 "a_16287_4644#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 16397 4670 16398 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_16427_4670#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 16287 4670 16288 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_4644#" 60 0 "a_16221_4670#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 16191 4670 16192 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_4670#" 60 0 "a_16113_5036#" 72 2736,148 "a_16221_4670#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 16085 4670 16086 4671 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_4670#" 60 0 "a_16020_4670#" 72 2640,149 "a_16113_5036#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 17176 5036 17177 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_17068_4644#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 17068 5036 17069 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_4644#" 60 0 "a_16980_5036#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 16950 5036 16951 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_4670#" 60 0 "a_16894_4670#" 84 2268,138 "a_16980_5036#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 16866 5036 16867 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_4670#" 60 0 "a_16752_4952#" 84 6972,282 "a_16894_4670#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 16722 4952 16723 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_4644#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_16752_4952#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 16585 4952 16586 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_4644#" 60 0 "a_16531_4952#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 16501 4952 16502 4953 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_5036#" 60 0 "a_16287_4644#" 168 5880,246 "a_16531_4952#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 15990 4670 15991 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_16020_4670#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 15802 4670 15803 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_4670#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_15832_4670#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 15718 4670 15719 4671 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_4670#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 16393 5036 16394 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_16287_4644#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 16287 5036 16288 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_4644#" 60 0 "a_16197_5036#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 16167 5036 16168 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_4670#" 60 0 "a_16113_5036#" 84 2268,138 "a_16197_5036#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 16083 5036 16084 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_4670#" 60 0 "a_16020_4670#" 84 2646,147 "a_16113_5036#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 15990 5036 15991 5037 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_16020_4670#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 15802 4986 15803 4987 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_4670#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_15832_4670#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 15718 4986 15719 4987 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_4670#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 20314 5310 20315 5311 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_5326#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[5].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 20219 5326 20220 5327 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5284#" 60 0 "a_20167_5326#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20031 5310 20032 5311 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5284#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[5].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 19934 5378 19935 5379 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_5510#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 19736 5310 19737 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_5510#" 60 0 "a_19694_5310#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 19664 5310 19665 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_5688#" 60 0 "a_19460_5284#" 168 4914,234 "a_19694_5310#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 19568 5310 19569 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_19460_5284#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 19460 5310 19461 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5284#" 60 0 "a_19372_5310#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 19342 5310 19343 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_5316#" 60 0 "a_19286_5688#" 84 2268,138 "a_19372_5310#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 19258 5310 19259 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5316#" 60 0 "a_19144_5310#" 84 6972,282 "a_19286_5688#" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 20314 5630 20315 5631 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_20167_5326#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[5].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 20219 5676 20220 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_5284#" 60 0 "a_20167_5326#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 20031 5630 20032 5631 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_5284#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[5].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 19936 5676 19937 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_5510#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 19748 5632 19749 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_5510#" 60 0 "a_19460_5284#" 128 3456,182 "a_19576_5676#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 19664 5632 19665 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19286_5688#" 60 0 "a_19576_5676#" 128 4796,216 "a_19460_5284#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 19114 5310 19115 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_5284#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_19144_5310#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 18977 5310 18978 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_5510#" 60 0 "a_18923_5310#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 18893 5310 18894 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18505_5310#" 60 0 "a_18679_5284#" 168 5880,246 "a_18923_5310#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 18785 5310 18786 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_18679_5284#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 18679 5310 18680 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_5284#" 60 0 "a_18589_5310#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 18559 5310 18560 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5316#" 60 0 "a_18505_5310#" 84 2268,138 "a_18589_5310#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 18475 5310 18476 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_5316#" 60 0 "a_18412_5310#" 84 2646,147 "a_18505_5310#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 18382 5310 18383 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_18412_5310#" 84 2646,147
device msubckt sky130_fd_pr__nfet_01v8 19546 5676 19547 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_19576_5676#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 19460 5676 19461 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_5284#" 60 0 "a_19395_5688#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 19365 5688 19366 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_5316#" 60 0 "a_19286_5688#" 72 2844,151 "a_19395_5688#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 19256 5688 19257 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_5316#" 60 0 "a_19191_5632#" 72 3740,193 "a_19286_5688#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 19161 5632 19162 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_5284#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_19191_5632#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 18973 5632 18974 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_5510#" 60 0 "a_18679_5284#" 128 3456,182 "a_18819_5676#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 18889 5632 18890 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18505_5310#" 60 0 "a_18819_5676#" 128 4040,198 "a_18679_5284#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 18194 5316 18195 5317 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5316#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_18224_5316#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 18110 5316 18111 5317 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_5316#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 17922 5310 17923 5311 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17775_5326#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[4].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17827 5326 17828 5327 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5284#" 60 0 "a_17775_5326#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__nfet_01v8 18789 5676 18790 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_18819_5676#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 18679 5676 18680 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_5284#" 60 0 "a_18613_5688#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 17639 5310 17640 5311 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5284#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17542 5378 17543 5379 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_5510#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 17344 5310 17345 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_5510#" 60 0 "a_17302_5310#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 17272 5310 17273 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_5688#" 60 0 "a_17068_5284#" 168 4914,234 "a_17302_5310#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 17176 5310 17177 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_17068_5284#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 17068 5310 17069 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5284#" 60 0 "a_16980_5310#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 16950 5310 16951 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_5316#" 60 0 "a_16894_5688#" 84 2268,138 "a_16980_5310#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 16866 5310 16867 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5316#" 60 0 "a_16752_5310#" 84 6972,282 "a_16894_5688#" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 18583 5688 18584 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_5316#" 60 0 "a_18505_5310#" 72 2736,148 "a_18613_5688#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 18477 5688 18478 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_5316#" 60 0 "a_18412_5310#" 72 2640,149 "a_18505_5310#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 18382 5676 18383 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_18412_5310#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 18194 5676 18195 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_5316#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_18224_5316#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 18110 5676 18111 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_5316#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 17922 5630 17923 5631 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17775_5326#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[4].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17827 5676 17828 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_5284#" 60 0 "a_17775_5326#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17639 5630 17640 5631 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_5284#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[4].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17544 5676 17545 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_5510#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17356 5632 17357 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_5510#" 60 0 "a_17068_5284#" 128 3456,182 "a_17184_5676#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 17272 5632 17273 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16894_5688#" 60 0 "a_17184_5676#" 128 4796,216 "a_17068_5284#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 16722 5310 16723 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_5284#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_16752_5310#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 16585 5310 16586 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_5510#" 60 0 "a_16531_5310#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 16501 5310 16502 5311 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_5310#" 60 0 "a_16287_5284#" 168 5880,246 "a_16531_5310#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 16393 5310 16394 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_16287_5284#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 16287 5310 16288 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_5284#" 60 0 "a_16197_5310#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 16167 5310 16168 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5316#" 60 0 "a_16113_5310#" 84 2268,138 "a_16197_5310#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 16083 5310 16084 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_5316#" 60 0 "a_16020_5310#" 84 2646,147 "a_16113_5310#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 15990 5310 15991 5311 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_16020_5310#" 84 2646,147
device msubckt sky130_fd_pr__nfet_01v8 17154 5676 17155 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_17184_5676#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 17068 5676 17069 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_5284#" 60 0 "a_17003_5688#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 16973 5688 16974 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_5316#" 60 0 "a_16894_5688#" 72 2844,151 "a_17003_5688#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 16864 5688 16865 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_5316#" 60 0 "a_16799_5632#" 72 3740,193 "a_16894_5688#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 16769 5632 16770 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_5284#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_16799_5632#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 16581 5632 16582 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_5510#" 60 0 "a_16287_5284#" 128 3456,182 "a_16427_5676#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 16497 5632 16498 5633 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16113_5310#" 60 0 "a_16427_5676#" 128 4040,198 "a_16287_5284#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 15802 5316 15803 5317 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5316#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_15832_5316#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 15718 5316 15719 5317 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_5316#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 16397 5676 16398 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_16427_5676#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 16287 5676 16288 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_5284#" 60 0 "a_16221_5688#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 16191 5688 16192 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_5316#" 60 0 "a_16113_5310#" 72 2736,148 "a_16221_5688#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 16085 5688 16086 5689 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_5316#" 60 0 "a_16020_5310#" 72 2640,149 "a_16113_5310#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 15990 5676 15991 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_16020_5310#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 15802 5676 15803 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_5316#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_15832_5316#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 15718 5676 15719 5677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_5316#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 20314 5950 20315 5951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_20167_5950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[3].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 20219 5950 20220 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_5924#" 60 0 "a_20167_5950#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 20031 5950 20032 5951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_5924#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[3].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 19936 5950 19937 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_5924#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 19748 5950 19749 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_5924#" 60 0 "a_19460_5924#" 128 3456,182 "a_19576_5950#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 19664 5950 19665 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19286_5950#" 60 0 "a_19576_5950#" 128 4796,216 "a_19460_5924#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 19546 5950 19547 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_19576_5950#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 19460 5950 19461 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_5924#" 60 0 "a_19395_5950#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 19365 5950 19366 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_5950#" 60 0 "a_19286_5950#" 72 2844,151 "a_19395_5950#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 19256 5950 19257 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_5950#" 60 0 "a_19191_5950#" 72 3740,193 "a_19286_5950#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 20314 6200 20315 6201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_5950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[3].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 20219 6256 20220 6257 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5924#" 60 0 "a_20167_5950#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20031 6200 20032 6201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5924#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[3].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 19934 6204 19935 6205 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_5924#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 19736 6232 19737 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_5924#" 60 0 "a_19694_6232#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 19664 6232 19665 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_5950#" 60 0 "a_19460_5924#" 168 4914,234 "a_19694_6232#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 19161 5950 19162 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_5924#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_19191_5950#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 18973 5950 18974 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_5924#" 60 0 "a_18679_5924#" 128 3456,182 "a_18819_5950#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 18889 5950 18890 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18505_6316#" 60 0 "a_18819_5950#" 128 4040,198 "a_18679_5924#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 18789 5950 18790 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_18819_5950#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 18679 5950 18680 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_5924#" 60 0 "a_18613_5950#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 18583 5950 18584 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_5950#" 60 0 "a_18505_6316#" 72 2736,148 "a_18613_5950#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 18477 5950 18478 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_5950#" 60 0 "a_18412_5950#" 72 2640,149 "a_18505_6316#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 19568 6316 19569 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_19460_5924#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 19460 6316 19461 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_5924#" 60 0 "a_19372_6316#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 19342 6316 19343 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_5950#" 60 0 "a_19286_5950#" 84 2268,138 "a_19372_6316#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 19258 6316 19259 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5950#" 60 0 "a_19144_6232#" 84 6972,282 "a_19286_5950#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 19114 6232 19115 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_5924#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_19144_6232#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 18977 6232 18978 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_5924#" 60 0 "a_18923_6232#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 18893 6232 18894 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18505_6316#" 60 0 "a_18679_5924#" 168 5880,246 "a_18923_6232#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 18382 5950 18383 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_18412_5950#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 18194 5950 18195 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_5950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_18224_5950#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 18110 5950 18111 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_5950#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 17922 5950 17923 5951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17775_5950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[2].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17827 5950 17828 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_5924#" 60 0 "a_17775_5950#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17639 5950 17640 5951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_5924#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17544 5950 17545 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_5924#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17356 5950 17357 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_5924#" 60 0 "a_17068_5924#" 128 3456,182 "a_17184_5950#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 17272 5950 17273 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16894_5950#" 60 0 "a_17184_5950#" 128 4796,216 "a_17068_5924#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 17154 5950 17155 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_17184_5950#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 17068 5950 17069 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_5924#" 60 0 "a_17003_5950#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 16973 5950 16974 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_5950#" 60 0 "a_16894_5950#" 72 2844,151 "a_17003_5950#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 16864 5950 16865 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_5950#" 60 0 "a_16799_5950#" 72 3740,193 "a_16894_5950#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 18785 6316 18786 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_18679_5924#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 18679 6316 18680 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_5924#" 60 0 "a_18589_6316#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 18559 6316 18560 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5950#" 60 0 "a_18505_6316#" 84 2268,138 "a_18589_6316#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 18475 6316 18476 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_5950#" 60 0 "a_18412_5950#" 84 2646,147 "a_18505_6316#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 18382 6316 18383 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_18412_5950#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 18194 6266 18195 6267 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_5950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_18224_5950#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 18110 6266 18111 6267 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_5950#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 17922 6200 17923 6201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17775_5950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[2].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17827 6256 17828 6257 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5924#" 60 0 "a_17775_5950#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 17639 6200 17640 6201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5924#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[2].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17542 6204 17543 6205 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_5924#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 17344 6232 17345 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_5924#" 60 0 "a_17302_6232#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 17272 6232 17273 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_5950#" 60 0 "a_17068_5924#" 168 4914,234 "a_17302_6232#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 16769 5950 16770 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_5924#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_16799_5950#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 16581 5950 16582 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_5924#" 60 0 "a_16287_5924#" 128 3456,182 "a_16427_5950#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 16497 5950 16498 5951 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16113_6316#" 60 0 "a_16427_5950#" 128 4040,198 "a_16287_5924#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 16397 5950 16398 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_16427_5950#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 16287 5950 16288 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_5924#" 60 0 "a_16221_5950#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 16191 5950 16192 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_5950#" 60 0 "a_16113_6316#" 72 2736,148 "a_16221_5950#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 16085 5950 16086 5951 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_5950#" 60 0 "a_16020_5950#" 72 2640,149 "a_16113_6316#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 17176 6316 17177 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_17068_5924#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 17068 6316 17069 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_5924#" 60 0 "a_16980_6316#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 16950 6316 16951 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_5950#" 60 0 "a_16894_5950#" 84 2268,138 "a_16980_6316#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 16866 6316 16867 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5950#" 60 0 "a_16752_6232#" 84 6972,282 "a_16894_5950#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 16722 6232 16723 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_5924#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_16752_6232#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 16585 6232 16586 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_5924#" 60 0 "a_16531_6232#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 16501 6232 16502 6233 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_6316#" 60 0 "a_16287_5924#" 168 5880,246 "a_16531_6232#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 15990 5950 15991 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_16020_5950#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 15802 5950 15803 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_5950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_15832_5950#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 15718 5950 15719 5951 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_5950#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 13409 6078 13410 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_12154_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13325 6078 13326 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12154_6052#" 60 0 "a_12153_6352#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 13137 6078 13138 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_13072_6078#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13042 6078 13043 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12154_6052#" 60 0 "a_12626_6262#" 72 2736,148 "a_13072_6078#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 12936 6078 12937 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12153_6352#" 60 0 "a_12870_6078#" 72 2682,150 "a_12626_6262#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 16393 6316 16394 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_16287_5924#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 16287 6316 16288 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_5924#" 60 0 "a_16197_6316#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 16167 6316 16168 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5950#" 60 0 "a_16113_6316#" 84 2268,138 "a_16197_6316#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 16083 6316 16084 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_5950#" 60 0 "a_16020_5950#" 84 2646,147 "a_16113_6316#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 15990 6316 15991 6317 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_16020_5950#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 15802 6266 15803 6267 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_5950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_15832_5950#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 15718 6266 15719 6267 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_5950#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12840 6078 12841 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12358_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_12870_6078#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 12730 6078 12731 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q_N" 60 0 "a_12494_6078#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 13409 6394 13410 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x63.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_12154_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 13325 6394 13326 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_6052#" 60 0 "a_12153_6352#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12630 6078 12631 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12626_6262#" 60 0 "a_12358_6052#" 128 3456,182 "a_12494_6078#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 12546 6078 12547 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11613_6078#" 60 0 "a_12494_6078#" 128 6656,360 "a_12358_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12358 6078 12359 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12358_6052#" 60 0 "a_12293_6078#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 12263 6078 12264 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12153_6352#" 60 0 "a_11855_6052#" 72 2844,151 "a_12293_6078#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 12154 6078 12155 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12154_6052#" 60 0 "a_12089_6078#" 72 2640,149 "a_11855_6052#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 12059 6078 12060 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11300_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_12089_6078#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 11973 6078 11974 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q_N" 60 0 "a_11719_6078#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 13137 6444 13138 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_13072_6078#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 13044 6444 13045 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12153_6352#" 60 0 "a_12626_6262#" 84 2268,138 "a_13072_6078#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 12960 6444 12961 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_6052#" 60 0 "a_12870_6444#" 84 3780,174 "a_12626_6262#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12840 6444 12841 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12358_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_12870_6444#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 12734 6444 12735 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q_N" 60 0 "a_12358_6052#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 12626 6360 12627 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12626_6262#" 60 0 "a_12572_6360#" 168 4536,222 "a_12358_6052#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 12542 6360 12543 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11613_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_12572_6360#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 12405 6360 12406 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12358_6052#" 60 0 "a_12291_6444#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 11855 6078 11856 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11855_6052#" 60 0 "a_11300_6052#" 128 3456,182 "a_11719_6078#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 11771 6078 11772 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11613_6078#" 60 0 "a_11719_6078#" 128 6656,360 "a_11300_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11583 6078 11584 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_11613_6078#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11488 6078 11489 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11300_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x63.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 11300 6078 11301 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11300_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_11205_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11205 6078 11206 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11205_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x60.CLK" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 11017 6078 11018 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_9762_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10933 6078 10934 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9762_6052#" 60 0 "a_9761_6352#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 10745 6078 10746 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_10680_6078#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10650 6078 10651 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9762_6052#" 60 0 "a_10234_6262#" 72 2736,148 "a_10680_6078#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 10544 6078 10545 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9761_6352#" 60 0 "a_10478_6078#" 72 2682,150 "a_10234_6262#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 12261 6444 12262 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_6052#" 60 0 "a_11855_6052#" 84 2268,138 "a_12291_6444#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 12177 6444 12178 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12153_6352#" 60 0 "a_12089_6444#" 84 3696,172 "a_11855_6052#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12059 6444 12060 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11300_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_12089_6444#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 11951 6444 11952 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q_N" 60 0 "a_11300_6052#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 11855 6360 11856 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11855_6052#" 60 0 "a_11813_6360#" 168 3528,210 "a_11300_6052#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 11783 6360 11784 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11613_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_11813_6360#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 11585 6332 11586 6333 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_11613_6078#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 11488 6328 11489 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11300_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x63.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 10448 6078 10449 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9966_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_10478_6078#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 10338 6078 10339 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q_N" 60 0 "a_10102_6078#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 11300 6384 11301 6385 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11300_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_11205_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 11205 6328 11206 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11205_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x60.CLK" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 11017 6394 11018 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x60.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_9762_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 10933 6394 10934 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9762_6052#" 60 0 "a_9761_6352#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 10238 6078 10239 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10234_6262#" 60 0 "a_9966_6052#" 128 3456,182 "a_10102_6078#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 10154 6078 10155 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9221_6078#" 60 0 "a_10102_6078#" 128 6656,360 "a_9966_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9966 6078 9967 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9966_6052#" 60 0 "a_9901_6078#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9871 6078 9872 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9761_6352#" 60 0 "a_9463_6052#" 72 2844,151 "a_9901_6078#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 9762 6078 9763 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9762_6052#" 60 0 "a_9697_6078#" 72 2640,149 "a_9463_6052#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 9667 6078 9668 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8908_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_9697_6078#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 9581 6078 9582 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q_N" 60 0 "a_9327_6078#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 10745 6444 10746 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_10680_6078#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 10652 6444 10653 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9761_6352#" 60 0 "a_10234_6262#" 84 2268,138 "a_10680_6078#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 10568 6444 10569 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9762_6052#" 60 0 "a_10478_6444#" 84 3780,174 "a_10234_6262#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 10448 6444 10449 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9966_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_10478_6444#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 10342 6444 10343 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q_N" 60 0 "a_9966_6052#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 10234 6360 10235 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10234_6262#" 60 0 "a_10180_6360#" 168 4536,222 "a_9966_6052#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 10150 6360 10151 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9221_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_10180_6360#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 10013 6360 10014 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9966_6052#" 60 0 "a_9899_6444#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 9463 6078 9464 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9463_6052#" 60 0 "a_8908_6052#" 128 3456,182 "a_9327_6078#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 9379 6078 9380 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9221_6078#" 60 0 "a_9327_6078#" 128 6656,360 "a_8908_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9191 6078 9192 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_9221_6078#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 9096 6078 9097 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8908_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x60.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8908 6078 8909 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8908_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_8813_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8813 6078 8814 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8813_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x57.CLK" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8625 6078 8626 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_7370_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8541 6078 8542 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7370_6052#" 60 0 "a_7369_6352#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 8353 6078 8354 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_8288_6078#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8258 6078 8259 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7370_6052#" 60 0 "a_7842_6262#" 72 2736,148 "a_8288_6078#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 8152 6078 8153 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7369_6352#" 60 0 "a_8086_6078#" 72 2682,150 "a_7842_6262#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 9869 6444 9870 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9762_6052#" 60 0 "a_9463_6052#" 84 2268,138 "a_9899_6444#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 9785 6444 9786 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9761_6352#" 60 0 "a_9697_6444#" 84 3696,172 "a_9463_6052#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9667 6444 9668 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8908_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_9697_6444#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 9559 6444 9560 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q_N" 60 0 "a_8908_6052#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 9463 6360 9464 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9463_6052#" 60 0 "a_9421_6360#" 168 3528,210 "a_8908_6052#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 9391 6360 9392 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9221_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_9421_6360#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 9193 6332 9194 6333 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_9221_6078#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 9096 6328 9097 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8908_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x60.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 8056 6078 8057 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7574_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_8086_6078#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 7946 6078 7947 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q_N" 60 0 "a_7710_6078#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 8908 6384 8909 6385 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8908_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_8813_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8813 6328 8814 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8813_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x57.CLK" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 8625 6394 8626 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x57.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_7370_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8541 6394 8542 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7370_6052#" 60 0 "a_7369_6352#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7846 6078 7847 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7842_6262#" 60 0 "a_7574_6052#" 128 3456,182 "a_7710_6078#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 7762 6078 7763 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6829_6078#" 60 0 "a_7710_6078#" 128 6656,360 "a_7574_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7574 6078 7575 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7574_6052#" 60 0 "a_7509_6078#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7479 6078 7480 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7369_6352#" 60 0 "a_7071_6052#" 72 2844,151 "a_7509_6078#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 7370 6078 7371 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7370_6052#" 60 0 "a_7305_6078#" 72 2640,149 "a_7071_6052#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 7275 6078 7276 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6516_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_7305_6078#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 7189 6078 7190 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q_N" 60 0 "a_6935_6078#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 8353 6444 8354 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_8288_6078#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 8260 6444 8261 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7369_6352#" 60 0 "a_7842_6262#" 84 2268,138 "a_8288_6078#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 8176 6444 8177 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7370_6052#" 60 0 "a_8086_6444#" 84 3780,174 "a_7842_6262#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 8056 6444 8057 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7574_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_8086_6444#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 7950 6444 7951 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q_N" 60 0 "a_7574_6052#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 7842 6360 7843 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7842_6262#" 60 0 "a_7788_6360#" 168 4536,222 "a_7574_6052#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 7758 6360 7759 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6829_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_7788_6360#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 7621 6360 7622 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7574_6052#" 60 0 "a_7507_6444#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 7071 6078 7072 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7071_6052#" 60 0 "a_6516_6052#" 128 3456,182 "a_6935_6078#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 6987 6078 6988 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6829_6078#" 60 0 "a_6935_6078#" 128 6656,360 "a_6516_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 6799 6078 6800 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_6829_6078#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6704 6078 6705 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6516_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x57.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 6516 6078 6517 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6516_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_6421_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6421 6078 6422 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6421_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x54.CLK" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 6233 6078 6234 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_4978_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6149 6078 6150 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4978_6052#" 60 0 "a_4977_6352#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 5961 6078 5962 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_5896_6078#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 5866 6078 5867 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4978_6052#" 60 0 "a_5450_6262#" 72 2736,148 "a_5896_6078#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 5760 6078 5761 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4977_6352#" 60 0 "a_5694_6078#" 72 2682,150 "a_5450_6262#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 7477 6444 7478 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7370_6052#" 60 0 "a_7071_6052#" 84 2268,138 "a_7507_6444#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 7393 6444 7394 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7369_6352#" 60 0 "a_7305_6444#" 84 3696,172 "a_7071_6052#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 7275 6444 7276 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6516_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_7305_6444#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 7167 6444 7168 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q_N" 60 0 "a_6516_6052#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 7071 6360 7072 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7071_6052#" 60 0 "a_7029_6360#" 168 3528,210 "a_6516_6052#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 6999 6360 7000 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6829_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_7029_6360#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 6801 6332 6802 6333 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_6829_6078#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6704 6328 6705 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6516_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x57.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 5664 6078 5665 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5182_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_5694_6078#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 5554 6078 5555 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q_N" 60 0 "a_5318_6078#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 6516 6384 6517 6385 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6516_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_6421_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6421 6328 6422 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6421_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x54.CLK" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 6233 6394 6234 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x54.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_4978_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6149 6394 6150 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4978_6052#" 60 0 "a_4977_6352#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 5454 6078 5455 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5450_6262#" 60 0 "a_5182_6052#" 128 3456,182 "a_5318_6078#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 5370 6078 5371 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4437_6078#" 60 0 "a_5318_6078#" 128 6656,360 "a_5182_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 5182 6078 5183 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5182_6052#" 60 0 "a_5117_6078#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 5087 6078 5088 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4977_6352#" 60 0 "a_4679_6052#" 72 2844,151 "a_5117_6078#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 4978 6078 4979 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4978_6052#" 60 0 "a_4913_6078#" 72 2640,149 "a_4679_6052#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 4883 6078 4884 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4124_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_4913_6078#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4797 6078 4798 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q_N" 60 0 "a_4543_6078#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 5961 6444 5962 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_5896_6078#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 5868 6444 5869 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4977_6352#" 60 0 "a_5450_6262#" 84 2268,138 "a_5896_6078#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 5784 6444 5785 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4978_6052#" 60 0 "a_5694_6444#" 84 3780,174 "a_5450_6262#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 5664 6444 5665 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5182_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_5694_6444#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 5558 6444 5559 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q_N" 60 0 "a_5182_6052#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 5450 6360 5451 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5450_6262#" 60 0 "a_5396_6360#" 168 4536,222 "a_5182_6052#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 5366 6360 5367 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4437_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_5396_6360#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 5229 6360 5230 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5182_6052#" 60 0 "a_5115_6444#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 4679 6078 4680 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4679_6052#" 60 0 "a_4124_6052#" 128 3456,182 "a_4543_6078#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 4595 6078 4596 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4437_6078#" 60 0 "a_4543_6078#" 128 6656,360 "a_4124_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4407 6078 4408 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_4437_6078#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4312 6078 4313 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4124_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x54.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 4124 6078 4125 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4124_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_4029_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4029 6078 4030 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4029_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x51.CLK" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3841 6078 3842 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_2586_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3757 6078 3758 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2586_6052#" 60 0 "a_2585_6352#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 3569 6078 3570 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_3504_6078#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3474 6078 3475 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2586_6052#" 60 0 "a_3058_6262#" 72 2736,148 "a_3504_6078#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 3368 6078 3369 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2585_6352#" 60 0 "a_3302_6078#" 72 2682,150 "a_3058_6262#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 5085 6444 5086 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4978_6052#" 60 0 "a_4679_6052#" 84 2268,138 "a_5115_6444#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 5001 6444 5002 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4977_6352#" 60 0 "a_4913_6444#" 84 3696,172 "a_4679_6052#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4883 6444 4884 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4124_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_4913_6444#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 4775 6444 4776 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q_N" 60 0 "a_4124_6052#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 4679 6360 4680 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4679_6052#" 60 0 "a_4637_6360#" 168 3528,210 "a_4124_6052#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 4607 6360 4608 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4437_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_4637_6360#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 4409 6332 4410 6333 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_4437_6078#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4312 6328 4313 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4124_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x54.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 3272 6078 3273 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2790_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_3302_6078#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 3162 6078 3163 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x20.Q_N" 60 0 "a_2926_6078#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 4124 6384 4125 6385 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4124_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_4029_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4029 6328 4030 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4029_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x51.CLK" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 3841 6394 3842 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x51.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_2586_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 3757 6394 3758 6395 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2586_6052#" 60 0 "a_2585_6352#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 3062 6078 3063 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3058_6262#" 60 0 "a_2790_6052#" 128 3456,182 "a_2926_6078#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 2978 6078 2979 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2045_6078#" 60 0 "a_2926_6078#" 128 6656,360 "a_2790_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 2790 6078 2791 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2790_6052#" 60 0 "a_2725_6078#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 2695 6078 2696 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2585_6352#" 60 0 "a_2287_6052#" 72 2844,151 "a_2725_6078#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 2586 6078 2587 6079 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2586_6052#" 60 0 "a_2521_6078#" 72 2640,149 "a_2287_6052#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 2491 6078 2492 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1732_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_2521_6078#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 2405 6078 2406 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x20.Q_N" 60 0 "a_2151_6078#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 3569 6444 3570 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "a_3504_6078#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 3476 6444 3477 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2585_6352#" 60 0 "a_3058_6262#" 84 2268,138 "a_3504_6078#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 3392 6444 3393 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2586_6052#" 60 0 "a_3302_6444#" 84 3780,174 "a_3058_6262#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 3272 6444 3273 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2790_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_3302_6444#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 3166 6444 3167 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.Q_N" 60 0 "a_2790_6052#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 3058 6360 3059 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3058_6262#" 60 0 "a_3004_6360#" 168 4536,222 "a_2790_6052#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 2974 6360 2975 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2045_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_3004_6360#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 2837 6360 2838 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2790_6052#" 60 0 "a_2723_6444#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 2287 6078 2288 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2287_6052#" 60 0 "a_1732_6052#" 128 3456,182 "a_2151_6078#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 2203 6078 2204 6079 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2045_6078#" 60 0 "a_2151_6078#" 128 6656,360 "a_1732_6052#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 2015 6078 2016 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_2045_6078#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1920 6078 1921 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1732_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x51.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 1732 6078 1733 6079 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1732_6052#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_1637_6052#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1637 6078 1638 6079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1637_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x51.Q" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt 2693 6444 2694 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2586_6052#" 60 0 "a_2287_6052#" 84 2268,138 "a_2723_6444#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 2609 6444 2610 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2585_6352#" 60 0 "a_2521_6444#" 84 3696,172 "a_2287_6052#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 2491 6444 2492 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1732_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_2521_6444#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 2383 6444 2384 6445 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.Q_N" 60 0 "a_1732_6052#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 2287 6360 2288 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2287_6052#" 60 0 "a_2245_6360#" 168 3528,210 "a_1732_6052#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 2215 6360 2216 6361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2045_6078#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_2245_6360#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 2017 6332 2018 6333 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_2045_6078#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1920 6328 1921 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1732_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x51.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 1732 6384 1733 6385 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1732_6052#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_1637_6052#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1637 6328 1638 6329 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1637_6052#" 60 0 "hgu_sarlogic_flat_0.x3.x51.Q" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20314 6590 20315 6591 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20167_6606#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[1].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 20219 6606 20220 6607 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_6564#" 60 0 "a_20167_6606#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20031 6590 20032 6591 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_6564#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 19934 6658 19935 6659 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_6790#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 19736 6590 19737 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_6790#" 60 0 "a_19694_6590#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 19664 6590 19665 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19286_6968#" 60 0 "a_19460_6564#" 168 4914,234 "a_19694_6590#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 19568 6590 19569 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_19460_6564#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 19460 6590 19461 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_19460_6564#" 60 0 "a_19372_6590#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 19342 6590 19343 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_6596#" 60 0 "a_19286_6968#" 84 2268,138 "a_19372_6590#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 19258 6590 19259 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_6596#" 60 0 "a_19144_6590#" 84 6972,282 "a_19286_6968#" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 20314 6910 20315 6911 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_20167_6606#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[1].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 20219 6956 20220 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_6564#" 60 0 "a_20167_6606#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 20031 6910 20032 6911 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_6564#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[1].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 19936 6956 19937 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_18973_6790#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 19748 6912 19749 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_6790#" 60 0 "a_19460_6564#" 128 3456,182 "a_19576_6956#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 19664 6912 19665 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19286_6968#" 60 0 "a_19576_6956#" 128 4796,216 "a_19460_6564#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 19114 6590 19115 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_6564#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_19144_6590#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 18977 6590 18978 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18973_6790#" 60 0 "a_18923_6590#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 18893 6590 18894 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18505_6590#" 60 0 "a_18679_6564#" 168 5880,246 "a_18923_6590#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 18785 6590 18786 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_18679_6564#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 18679 6590 18680 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18679_6564#" 60 0 "a_18589_6590#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 18559 6590 18560 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_6596#" 60 0 "a_18505_6590#" 84 2268,138 "a_18589_6590#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 18475 6590 18476 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18224_6596#" 60 0 "a_18412_6590#" 84 2646,147 "a_18505_6590#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 18382 6590 18383 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_18412_6590#" 84 2646,147
device msubckt sky130_fd_pr__nfet_01v8 19546 6956 19547 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_19576_6956#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 19460 6956 19461 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_19460_6564#" 60 0 "a_19395_6968#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 19365 6968 19366 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_6596#" 60 0 "a_19286_6968#" 72 2844,151 "a_19395_6968#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 19256 6968 19257 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_6596#" 60 0 "a_19191_6912#" 72 3740,193 "a_19286_6968#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 19161 6912 19162 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_6564#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_19191_6912#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 18973 6912 18974 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18973_6790#" 60 0 "a_18679_6564#" 128 3456,182 "a_18819_6956#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 18889 6912 18890 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18505_6590#" 60 0 "a_18819_6956#" 128 4040,198 "a_18679_6564#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 18194 6596 18195 6597 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_18058_6596#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_18224_6596#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 18110 6596 18111 6597 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_6596#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 17922 6590 17923 6591 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17775_6606#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x1[0].Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17827 6606 17828 6607 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_6564#" 60 0 "a_17775_6606#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__nfet_01v8 18789 6956 18790 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_18819_6956#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 18679 6956 18680 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18679_6564#" 60 0 "a_18613_6968#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 17639 6590 17640 6591 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_6564#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 17542 6658 17543 6659 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_6790#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 17344 6590 17345 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_6790#" 60 0 "a_17302_6590#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 17272 6590 17273 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16894_6968#" 60 0 "a_17068_6564#" 168 4914,234 "a_17302_6590#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 17176 6590 17177 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_17068_6564#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 17068 6590 17069 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_17068_6564#" 60 0 "a_16980_6590#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 16950 6590 16951 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_6596#" 60 0 "a_16894_6968#" 84 2268,138 "a_16980_6590#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 16866 6590 16867 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_6596#" 60 0 "a_16752_6590#" 84 6972,282 "a_16894_6968#" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 18583 6968 18584 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18224_6596#" 60 0 "a_18505_6590#" 72 2736,148 "a_18613_6968#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 18477 6968 18478 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_6596#" 60 0 "a_18412_6590#" 72 2640,149 "a_18505_6590#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 18382 6956 18383 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_18412_6590#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 18194 6956 18195 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_18058_6596#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_18224_6596#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 18110 6956 18111 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_18058_6596#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 17922 6910 17923 6911 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17775_6606#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[0].Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17827 6956 17828 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_6564#" 60 0 "a_17775_6606#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17639 6910 17640 6911 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_6564#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x1[0].Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 17544 6956 17545 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_16581_6790#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 17356 6912 17357 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_6790#" 60 0 "a_17068_6564#" 128 3456,182 "a_17184_6956#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 17272 6912 17273 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16894_6968#" 60 0 "a_17184_6956#" 128 4796,216 "a_17068_6564#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 16722 6590 16723 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_6564#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_16752_6590#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 16585 6590 16586 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16581_6790#" 60 0 "a_16531_6590#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 16501 6590 16502 6591 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16113_6590#" 60 0 "a_16287_6564#" 168 5880,246 "a_16531_6590#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 16393 6590 16394 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_16287_6564#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 16287 6590 16288 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_16287_6564#" 60 0 "a_16197_6590#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 16167 6590 16168 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_6596#" 60 0 "a_16113_6590#" 84 2268,138 "a_16197_6590#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 16083 6590 16084 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15832_6596#" 60 0 "a_16020_6590#" 84 2646,147 "a_16113_6590#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 15990 6590 15991 6591 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x69.CLK" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_16020_6590#" 84 2646,147
device msubckt sky130_fd_pr__nfet_01v8 17154 6956 17155 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_17184_6956#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 17068 6956 17069 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_17068_6564#" 60 0 "a_17003_6968#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 16973 6968 16974 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_6596#" 60 0 "a_16894_6968#" 72 2844,151 "a_17003_6968#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 16864 6968 16865 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_6596#" 60 0 "a_16799_6912#" 72 3740,193 "a_16894_6968#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 16769 6912 16770 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_6564#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_16799_6912#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 16581 6912 16582 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16581_6790#" 60 0 "a_16287_6564#" 128 3456,182 "a_16427_6956#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 16497 6912 16498 6913 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16113_6590#" 60 0 "a_16427_6956#" 128 4040,198 "a_16287_6564#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 15802 6596 15803 6597 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_15666_6596#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_15832_6596#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 15718 6596 15719 6597 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_6596#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8 -5926 6446 -5925 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6292_6446#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234 "hgu_comp_flat_0.comp_outn" 168 10416,460
device msubckt sky130_fd_pr__pfet_01v8 -6022 6446 -6021 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6292_6446#" 60 0 "hgu_comp_flat_0.comp_outn" 168 5544,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -6118 6446 -6117 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6292_6446#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 10416,460 "hgu_comp_flat_0.comp_outn" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -6322 6446 -6321 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.RS_n" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 9744,452 "a_n6292_6446#" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -6526 6446 -6525 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.RS_p" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 4872,226 "hgu_comp_flat_0.RS_n" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -6614 6446 -6613 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.RS_n" 60 0 "hgu_comp_flat_0.RS_p" 168 9744,452 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8 -6820 6450 -6819 6451 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_comp_flat_0.RS_p" 60 0 "a_n7216_6420#" 168 9744,452 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -7024 6446 -7023 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7216_6420#" 60 0 "hgu_sarlogic_flat_0.x3.x6.A" 168 5544,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 10416,460
device msubckt sky130_fd_pr__pfet_01v8 -7120 6446 -7119 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7216_6420#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234 "hgu_sarlogic_flat_0.x3.x6.A" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -7216 6446 -7215 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7216_6420#" 60 0 "hgu_sarlogic_flat_0.x3.x6.A" 168 10416,460 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -7420 6450 -7419 6451 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7678_6446#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 9744,452 "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -7620 6446 -7619 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7766_6446#" 60 0 "a_n7678_6446#" 168 4872,226 "a_n7760_6349#" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -7708 6446 -7707 6447 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7760_6349#" 60 0 "a_n7766_6446#" 168 9744,452 "a_n7678_6446#" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8 -50078 5273 -50077 5274 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw" 60 0 "hgu_tah_0.tah_vn" 2200 36300,1166 "hgu_tah_0.tah_vn" 0 0
device msubckt sky130_fd_pr__pfet_01v8 -50174 5273 -50173 5274 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw" 60 0 "hgu_tah_0.tah_vn" 2200 36300,1166 "hgu_tah_0.tah_vn" 0 0
device msubckt sky130_fd_pr__pfet_01v8 -50270 5273 -50269 5274 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.vin" 1100 36300,1166 "hgu_tah_0.tah_vn" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8 -50366 5273 -50365 5274 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.tah_vn" 1100 36300,1166 "hgu_tah_0.vin" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8 -50462 5273 -50461 5274 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.vin" 1100 36300,1166 "hgu_tah_0.tah_vn" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8 -50558 5273 -50557 5274 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.tah_vn" 1100 68200,2324 "hgu_tah_0.vin" 1100 36300,1166
device subckt sky130_fd_pr__cap_var_lvt -63329 2565 -63328 2566 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67329 2565 -67328 2566 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71329 2565 -71328 2566 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device msubckt sky130_fd_pr__nfet_01v8 16397 6956 16398 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_16427_6956#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 16287 6956 16288 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_16287_6564#" 60 0 "a_16221_6968#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 16191 6968 16192 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15832_6596#" 60 0 "a_16113_6590#" 72 2736,148 "a_16221_6968#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 16085 6968 16086 6969 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_6596#" 60 0 "a_16020_6590#" 72 2640,149 "a_16113_6590#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 15990 6956 15991 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x69.CLK" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_16020_6590#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 15802 6956 15803 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_15666_6596#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_15832_6596#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 15718 6956 15719 6957 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.X" 60 0 "a_15666_6596#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 13409 6951 13410 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13262_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x63.CLK" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 13314 6951 13315 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12555_6925#" 60 0 "a_13262_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 13126 6951 13127 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12555_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x66.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 13031 6951 13032 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_12068_6925#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 12843 6951 12844 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12068_6925#" 60 0 "a_12555_6925#" 128 3456,182 "a_12671_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 12759 6951 12760 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12381_6951#" 60 0 "a_12671_6951#" 128 4796,216 "a_12555_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12641 6951 12642 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x39.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_12671_6951#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 12555 6951 12556 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12555_6925#" 60 0 "a_12490_6951#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 12460 6951 12461 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11153_6951#" 60 0 "a_12381_6951#" 72 2844,151 "a_12490_6951#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 12351 6951 12352 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11319_6951#" 60 0 "a_12286_6951#" 72 3740,193 "a_12381_6951#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 13409 7201 13410 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13262_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x63.CLK" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 13314 7257 13315 7258 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12555_6925#" 60 0 "a_13262_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 13126 7201 13127 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12555_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x66.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 13029 7205 13030 7206 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_12068_6925#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 12831 7233 12832 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12068_6925#" 60 0 "a_12789_7233#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 12759 7233 12760 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12381_6951#" 60 0 "a_12555_6925#" 168 4914,234 "a_12789_7233#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 12256 6951 12257 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11774_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_12286_6951#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 12068 6951 12069 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12068_6925#" 60 0 "a_11774_6925#" 128 3456,182 "a_11914_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 11984 6951 11985 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11600_7317#" 60 0 "a_11914_6951#" 128 4040,198 "a_11774_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11884 6951 11885 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x39.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_11914_6951#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 11774 6951 11775 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11774_6925#" 60 0 "a_11708_6951#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 11678 6951 11679 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11319_6951#" 60 0 "a_11600_7317#" 72 2736,148 "a_11708_6951#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 11572 6951 11573 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11153_6951#" 60 0 "a_11507_6951#" 72 2640,149 "a_11600_7317#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 12663 7317 12664 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_12555_6925#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 12555 7317 12556 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12555_6925#" 60 0 "a_12467_7317#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 12437 7317 12438 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11319_6951#" 60 0 "a_12381_6951#" 84 2268,138 "a_12467_7317#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 12353 7317 12354 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11153_6951#" 60 0 "a_12239_7233#" 84 6972,282 "a_12381_6951#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12209 7233 12210 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11774_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_12239_7233#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 12072 7233 12073 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12068_6925#" 60 0 "a_12018_7233#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 11988 7233 11989 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11600_7317#" 60 0 "a_11774_6925#" 168 5880,246 "a_12018_7233#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 11477 6951 11478 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_11507_6951#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 11289 6951 11290 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11153_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_11319_6951#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11205 6951 11206 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "a_11153_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 11017 6951 11018 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10870_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x66.CLK" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10922 6951 10923 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10163_6925#" 60 0 "a_10870_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10734 6951 10735 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10163_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x69.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10639 6951 10640 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_9676_6925#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10451 6951 10452 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9676_6925#" 60 0 "a_10163_6925#" 128 3456,182 "a_10279_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 10367 6951 10368 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9989_6951#" 60 0 "a_10279_6951#" 128 4796,216 "a_10163_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 10249 6951 10250 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x42.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_10279_6951#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 10163 6951 10164 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10163_6925#" 60 0 "a_10098_6951#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 10068 6951 10069 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8761_6951#" 60 0 "a_9989_6951#" 72 2844,151 "a_10098_6951#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 9959 6951 9960 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8927_6951#" 60 0 "a_9894_6951#" 72 3740,193 "a_9989_6951#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 11880 7317 11881 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x39.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_11774_6925#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 11774 7317 11775 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11774_6925#" 60 0 "a_11684_7317#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 11654 7317 11655 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11153_6951#" 60 0 "a_11600_7317#" 84 2268,138 "a_11684_7317#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 11570 7317 11571 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11319_6951#" 60 0 "a_11507_6951#" 84 2646,147 "a_11600_7317#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 11477 7317 11478 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_11507_6951#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 11289 7267 11290 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11153_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_11319_6951#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 11205 7267 11206 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x66.CLK" 60 0 "a_11153_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 11017 7201 11018 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10870_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x66.CLK" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 10922 7257 10923 7258 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10163_6925#" 60 0 "a_10870_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 10734 7201 10735 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10163_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x69.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 10637 7205 10638 7206 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_9676_6925#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 10439 7233 10440 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9676_6925#" 60 0 "a_10397_7233#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 10367 7233 10368 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9989_6951#" 60 0 "a_10163_6925#" 168 4914,234 "a_10397_7233#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 9864 6951 9865 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9382_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_9894_6951#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 9676 6951 9677 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9676_6925#" 60 0 "a_9382_6925#" 128 3456,182 "a_9522_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9592 6951 9593 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9208_7317#" 60 0 "a_9522_6951#" 128 4040,198 "a_9382_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9492 6951 9493 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x42.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_9522_6951#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 9382 6951 9383 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9382_6925#" 60 0 "a_9316_6951#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 9286 6951 9287 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8927_6951#" 60 0 "a_9208_7317#" 72 2736,148 "a_9316_6951#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 9180 6951 9181 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8761_6951#" 60 0 "a_9115_6951#" 72 2640,149 "a_9208_7317#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 10271 7317 10272 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_10163_6925#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 10163 7317 10164 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10163_6925#" 60 0 "a_10075_7317#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 10045 7317 10046 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8927_6951#" 60 0 "a_9989_6951#" 84 2268,138 "a_10075_7317#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 9961 7317 9962 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8761_6951#" 60 0 "a_9847_7233#" 84 6972,282 "a_9989_6951#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9817 7233 9818 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9382_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_9847_7233#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 9680 7233 9681 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9676_6925#" 60 0 "a_9626_7233#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 9596 7233 9597 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9208_7317#" 60 0 "a_9382_6925#" 168 5880,246 "a_9626_7233#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 9085 6951 9086 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_9115_6951#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 8897 6951 8898 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8761_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_8927_6951#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8813 6951 8814 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x69.CLK" 60 0 "a_8761_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 8625 6951 8626 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8478_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x69.CLK" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 8530 6951 8531 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7771_6925#" 60 0 "a_8478_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8342 6951 8343 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7771_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x72.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 8247 6951 8248 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_7284_6925#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8059 6951 8060 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7284_6925#" 60 0 "a_7771_6925#" 128 3456,182 "a_7887_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7975 6951 7976 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7597_6951#" 60 0 "a_7887_6951#" 128 4796,216 "a_7771_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7857 6951 7858 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x45.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_7887_6951#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 7771 6951 7772 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7771_6925#" 60 0 "a_7706_6951#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 7676 6951 7677 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6369_6951#" 60 0 "a_7597_6951#" 72 2844,151 "a_7706_6951#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 7567 6951 7568 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6535_6951#" 60 0 "a_7502_6951#" 72 3740,193 "a_7597_6951#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 9488 7317 9489 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x42.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_9382_6925#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 9382 7317 9383 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9382_6925#" 60 0 "a_9292_7317#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 9262 7317 9263 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8761_6951#" 60 0 "a_9208_7317#" 84 2268,138 "a_9292_7317#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 9178 7317 9179 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8927_6951#" 60 0 "a_9115_6951#" 84 2646,147 "a_9208_7317#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9085 7317 9086 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_9115_6951#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 8897 7267 8898 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8761_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_8927_6951#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8813 7267 8814 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x69.CLK" 60 0 "a_8761_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 8625 7201 8626 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8478_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x69.CLK" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 8530 7257 8531 7258 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7771_6925#" 60 0 "a_8478_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 8342 7201 8343 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7771_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x72.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 8245 7205 8246 7206 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_7284_6925#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 8047 7233 8048 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7284_6925#" 60 0 "a_8005_7233#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 7975 7233 7976 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7597_6951#" 60 0 "a_7771_6925#" 168 4914,234 "a_8005_7233#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 7472 6951 7473 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6990_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_7502_6951#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 7284 6951 7285 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7284_6925#" 60 0 "a_6990_6925#" 128 3456,182 "a_7130_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7200 6951 7201 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6816_7317#" 60 0 "a_7130_6951#" 128 4040,198 "a_6990_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7100 6951 7101 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x45.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_7130_6951#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 6990 6951 6991 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6990_6925#" 60 0 "a_6924_6951#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 6894 6951 6895 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6535_6951#" 60 0 "a_6816_7317#" 72 2736,148 "a_6924_6951#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 6788 6951 6789 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6369_6951#" 60 0 "a_6723_6951#" 72 2640,149 "a_6816_7317#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 7879 7317 7880 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_7771_6925#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 7771 7317 7772 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7771_6925#" 60 0 "a_7683_7317#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 7653 7317 7654 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6535_6951#" 60 0 "a_7597_6951#" 84 2268,138 "a_7683_7317#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 7569 7317 7570 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6369_6951#" 60 0 "a_7455_7233#" 84 6972,282 "a_7597_6951#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 7425 7233 7426 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6990_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_7455_7233#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 7288 7233 7289 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7284_6925#" 60 0 "a_7234_7233#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 7204 7233 7205 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6816_7317#" 60 0 "a_6990_6925#" 168 5880,246 "a_7234_7233#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 6693 6951 6694 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_6723_6951#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 6505 6951 6506 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6369_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_6535_6951#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6421 6951 6422 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x72.CLK" 60 0 "a_6369_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 6233 6951 6234 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6086_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x72.CLK" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 6138 6951 6139 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5379_6925#" 60 0 "a_6086_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5950 6951 5951 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5379_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x75.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 5855 6951 5856 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_4892_6925#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5667 6951 5668 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4892_6925#" 60 0 "a_5379_6925#" 128 3456,182 "a_5495_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 5583 6951 5584 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5205_6951#" 60 0 "a_5495_6951#" 128 4796,216 "a_5379_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 5465 6951 5466 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_5495_6951#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 5379 6951 5380 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5379_6925#" 60 0 "a_5314_6951#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 5284 6951 5285 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3977_6951#" 60 0 "a_5205_6951#" 72 2844,151 "a_5314_6951#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 5175 6951 5176 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4143_6951#" 60 0 "a_5110_6951#" 72 3740,193 "a_5205_6951#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 7096 7317 7097 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x45.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_6990_6925#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 6990 7317 6991 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6990_6925#" 60 0 "a_6900_7317#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 6870 7317 6871 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6369_6951#" 60 0 "a_6816_7317#" 84 2268,138 "a_6900_7317#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 6786 7317 6787 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6535_6951#" 60 0 "a_6723_6951#" 84 2646,147 "a_6816_7317#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 6693 7317 6694 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x7.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_6723_6951#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 6505 7267 6506 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6369_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_6535_6951#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6421 7267 6422 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x72.CLK" 60 0 "a_6369_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 6233 7201 6234 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6086_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x72.CLK" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 6138 7257 6139 7258 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5379_6925#" 60 0 "a_6086_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 5950 7201 5951 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5379_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x75.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 5853 7205 5854 7206 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_4892_6925#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 5655 7233 5656 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4892_6925#" 60 0 "a_5613_7233#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 5583 7233 5584 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5205_6951#" 60 0 "a_5379_6925#" 168 4914,234 "a_5613_7233#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 5080 6951 5081 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4598_6925#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_5110_6951#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 4892 6951 4893 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4892_6925#" 60 0 "a_4598_6925#" 128 3456,182 "a_4738_6951#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 4808 6951 4809 6952 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4424_7317#" 60 0 "a_4738_6951#" 128 4040,198 "a_4598_6925#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4708 6951 4709 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x75.SET_B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_4738_6951#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 4598 6951 4599 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4598_6925#" 60 0 "a_4532_6951#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 4502 6951 4503 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4143_6951#" 60 0 "a_4424_7317#" 72 2736,148 "a_4532_6951#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 4396 6951 4397 6952 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3977_6951#" 60 0 "a_4331_6951#" 72 2640,149 "a_4424_7317#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 5487 7317 5488 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x75.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_5379_6925#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 5379 7317 5380 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5379_6925#" 60 0 "a_5291_7317#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 5261 7317 5262 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4143_6951#" 60 0 "a_5205_6951#" 84 2268,138 "a_5291_7317#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 5177 7317 5178 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3977_6951#" 60 0 "a_5063_7233#" 84 6972,282 "a_5205_6951#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 5033 7233 5034 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4598_6925#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_5063_7233#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 4896 7233 4897 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4892_6925#" 60 0 "a_4842_7233#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 4812 7233 4813 7234 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4424_7317#" 60 0 "a_4598_6925#" 168 5880,246 "a_4842_7233#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 4301 6951 4302 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_4331_6951#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4113 6951 4114 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3977_6951#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_4143_6951#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4029 6951 4030 6952 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_3977_6951#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 3813 6951 3814 6952 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x3.x75.SET_B" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1842 6950 1843 6951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1454_6950#" 60 0 "hgu_sarlogic_flat_0.x3.x7.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1758 6950 1759 6951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1454_6950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x7.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1674 6950 1675 6951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1454_6950#" 60 0 "hgu_sarlogic_flat_0.x3.x7.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1590 6950 1591 6951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1454_6950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x7.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1506 6950 1507 6951 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x6.X" 60 0 "a_1454_6950#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1318 6950 1319 6951 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1178_6950#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_sarlogic_flat_0.x3.x6.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1230 6950 1231 6951 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x6.A" 60 0 "a_1178_6950#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -5926 6901 -5925 6902 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6292_6446#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158 "hgu_comp_flat_0.comp_outn" 92 5704,308
device msubckt sky130_fd_pr__nfet_01v8 -6022 6901 -6021 6902 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6292_6446#" 60 0 "hgu_comp_flat_0.comp_outn" 92 3036,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -6118 6901 -6117 6902 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6292_6446#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 5704,308 "hgu_comp_flat_0.comp_outn" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -6322 6901 -6321 6902 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_comp_flat_0.RS_n" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_n6292_6446#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 4704 7317 4705 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x75.SET_B" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_4598_6925#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 4598 7317 4599 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4598_6925#" 60 0 "a_4508_7317#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 4478 7317 4479 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3977_6951#" 60 0 "a_4424_7317#" 84 2268,138 "a_4508_7317#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 4394 7317 4395 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4143_6951#" 60 0 "a_4331_6951#" 84 2646,147 "a_4424_7317#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4301 7317 4302 7318 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_4331_6951#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 4113 7267 4114 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3977_6951#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_4143_6951#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4029 7267 4030 7268 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_3977_6951#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 3813 7201 3814 7202 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x3.x75.SET_B" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1842 7200 1843 7201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1454_6950#" 60 0 "hgu_sarlogic_flat_0.x3.x7.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1758 7200 1759 7201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1454_6950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x7.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1674 7200 1675 7201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1454_6950#" 60 0 "hgu_sarlogic_flat_0.x3.x7.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1590 7200 1591 7201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1454_6950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x7.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1506 7200 1507 7201 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x6.X" 60 0 "a_1454_6950#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__nfet_01v8 -505 7088 -504 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x28.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n595_7253#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -593 7088 -592 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n595_7253#" 60 0 "hgu_cdac_half_1.d<2>" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -781 7088 -780 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x25.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n871_7253#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -869 7088 -868 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n871_7253#" 60 0 "hgu_cdac_half_1.d<3>" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -1057 7088 -1056 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x23.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n1147_7253#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -1145 7088 -1144 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1147_7253#" 60 0 "hgu_cdac_sw_buffer_2.x4.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -1333 7088 -1332 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1473_7088#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_2.x12.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -1421 7088 -1420 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n1473_7088#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -1609 7088 -1608 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x19.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n1699_7253#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -1697 7088 -1696 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1699_7253#" 60 0 "hgu_cdac_sw_buffer_2.x1.A" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -1885 7088 -1884 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2025_7088#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_2.x8.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -1973 7088 -1972 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n2025_7088#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -2161 7088 -2160 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n2251_7253#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -2249 7088 -2248 7089 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2251_7253#" 60 0 "hgu_cdac_sw_buffer_2.x9.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -2683 7087 -2682 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x29.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n2773_7252#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -2771 7087 -2770 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2773_7252#" 60 0 "hgu_cdac_half_1.db<2>" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -2959 7087 -2958 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x26.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n3049_7252#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -3047 7087 -3046 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3049_7252#" 60 0 "hgu_cdac_half_1.db<3>" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -3235 7087 -3234 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x24.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n3325_7252#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -3323 7087 -3322 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3325_7252#" 60 0 "hgu_cdac_sw_buffer_3.x4.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -3511 7087 -3510 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3651_7087#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_3.x12.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -3599 7087 -3598 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n3651_7087#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -3787 7087 -3786 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x21.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n3877_7252#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -3875 7087 -3874 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3877_7252#" 60 0 "hgu_cdac_sw_buffer_3.x1.A" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -4063 7087 -4062 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4203_7087#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_cdac_sw_buffer_3.x8.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -4151 7087 -4150 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n4203_7087#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -4339 7087 -4338 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x4.x5.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n4429_7252#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -4427 7087 -4426 7088 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4429_7252#" 60 0 "hgu_cdac_sw_buffer_3.x9.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -6526 6907 -6525 6908 l=30 w=168 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6526_6819#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 168 4872,226 "hgu_comp_flat_0.RS_n" 168 9744,452
device msubckt sky130_fd_pr__nfet_01v8 -6614 6907 -6613 6908 l=30 w=168 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7390_7871#" 60 0 "hgu_comp_flat_0.RS_p" 168 9744,452 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 168 4872,226
device msubckt sky130_fd_pr__nfet_01v8 -6820 6901 -6819 6902 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_comp_flat_0.RS_p" 60 0 "a_n7216_6420#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -7024 6901 -7023 6902 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7216_6420#" 60 0 "hgu_sarlogic_flat_0.x3.x6.A" 92 3036,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 5704,308
device msubckt sky130_fd_pr__nfet_01v8 -7120 6901 -7119 6902 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7216_6420#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158 "hgu_sarlogic_flat_0.x3.x6.A" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -7216 6901 -7215 6902 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7216_6420#" 60 0 "hgu_sarlogic_flat_0.x3.x6.A" 92 5704,308 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -7420 6903 -7419 6904 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7678_6446#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -7620 6901 -7619 6902 l=30 w=168 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7766_6446#" 60 0 "a_n7678_6901#" 168 4872,226 "a_n7678_6446#" 168 9744,452
device msubckt sky130_fd_pr__nfet_01v8 -7708 6901 -7707 6902 l=30 w=168 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7760_6349#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 168 9744,452 "a_n7678_6901#" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_hvt 1318 7242 1319 7243 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1178_6950#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_sarlogic_flat_0.x3.x6.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1230 7242 1231 7243 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x6.A" 60 0 "a_1178_6950#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__nfet_01v8 14696 7525 14697 7526 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_7525#" 84 1764,126 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 7525 14625 7526 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_7525#" 84 4872,284 "a_14654_7525#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt -505 7380 -504 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x28.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n595_7253#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -593 7380 -592 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n595_7253#" 60 0 "hgu_cdac_half_1.d<2>" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -781 7380 -780 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x25.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n871_7253#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -869 7380 -868 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n871_7253#" 60 0 "hgu_cdac_half_1.d<3>" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -1057 7380 -1056 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x23.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n1147_7253#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -1145 7380 -1144 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1147_7253#" 60 0 "hgu_cdac_sw_buffer_2.x4.X" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -1333 7380 -1332 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1473_7088#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_cdac_sw_buffer_2.x12.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -1421 7380 -1420 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n1473_7088#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -1609 7380 -1608 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x19.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n1699_7253#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -1697 7380 -1696 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1699_7253#" 60 0 "hgu_cdac_sw_buffer_2.x1.A" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -1885 7380 -1884 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2025_7088#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_cdac_sw_buffer_2.x8.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -1973 7380 -1972 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n2025_7088#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -2161 7380 -2160 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.sky130_fd_sc_hd__dfbbn_1_0.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n2251_7253#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -2249 7380 -2248 7381 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2251_7253#" 60 0 "hgu_cdac_sw_buffer_2.x9.X" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -2683 7379 -2682 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x29.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n2773_7252#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -2771 7379 -2770 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2773_7252#" 60 0 "hgu_cdac_half_1.db<2>" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -2959 7379 -2958 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x26.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n3049_7252#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -3047 7379 -3046 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3049_7252#" 60 0 "hgu_cdac_half_1.db<3>" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -3235 7379 -3234 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x24.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n3325_7252#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -3323 7379 -3322 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3325_7252#" 60 0 "hgu_cdac_sw_buffer_3.x4.X" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -3511 7379 -3510 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3651_7087#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_cdac_sw_buffer_3.x12.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -3599 7379 -3598 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n3651_7087#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -3787 7379 -3786 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x21.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n3877_7252#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -3875 7379 -3874 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3877_7252#" 60 0 "hgu_cdac_sw_buffer_3.x1.A" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -4063 7379 -4062 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4203_7087#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_cdac_sw_buffer_3.x8.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -4151 7379 -4150 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_n4203_7087#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt -4339 7379 -4338 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x4.x5.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n4429_7252#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -4427 7379 -4426 7380 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4429_7252#" 60 0 "hgu_cdac_sw_buffer_3.x9.X" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__nfet_01v8 14696 7663 14697 7664 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_7663#" 84 1764,126 "a_14726_7663#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 7663 14625 7664 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_7525#" 84 4872,284 "a_14654_7663#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -5550 7465 -5549 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "hgu_comp_flat_0.Q" 200 6600,266 "a_n7660_7467#" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 -5646 7465 -5645 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_comp_flat_0.Q" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -5742 7465 -5741 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "hgu_comp_flat_0.Q" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -5838 7465 -5837 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_comp_flat_0.Q" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -5934 7465 -5933 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "hgu_comp_flat_0.Q" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -6030 7465 -6029 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_comp_flat_0.Q" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -6126 7465 -6125 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "hgu_comp_flat_0.Q" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -6222 7465 -6221 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.tah_vn" 60 0 "a_n7660_7467#" 200 12400,524 "hgu_comp_flat_0.Q" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -6430 7465 -6429 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 200 6600,266 "a_n7660_7467#" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 -6526 7465 -6525 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -6622 7465 -6621 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -6718 7465 -6717 7466 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7660_7467#" 200 12400,524 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 14696 7801 14697 7802 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_7801#" 84 1764,126 "a_14726_7663#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 7801 14625 7802 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_7801#" 84 4872,284 "a_14654_7801#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 13410 7824 13411 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_12155_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13326 7824 13327 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12155_7798#" 60 0 "a_12154_8098#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 13138 7824 13139 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "a_13073_7824#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 13043 7824 13044 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12155_7798#" 60 0 "a_12627_8008#" 72 2736,148 "a_13073_7824#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 12937 7824 12938 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12154_8098#" 60 0 "a_12871_7824#" 72 2682,150 "a_12627_8008#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 14696 7939 14697 7940 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_7939#" 84 1764,126 "a_14726_7939#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 7939 14625 7940 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_7801#" 84 4872,284 "a_14654_7939#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12841 7824 12842 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12359_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_12871_7824#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 12731 7824 12732 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_12495_7824#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 14696 8077 14697 8078 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_8077#" 84 1764,126 "a_14726_7939#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 8077 14625 8078 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_8077#" 84 4872,284 "a_14654_8077#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 14696 8215 14697 8216 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_8215#" 84 1764,126 "a_14726_8215#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 8215 14625 8216 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_8077#" 84 4872,284 "a_14654_8215#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 13410 8140 13411 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_12155_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 13326 8140 13327 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12155_7798#" 60 0 "a_12154_8098#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12631 7824 12632 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12627_8008#" 60 0 "a_12359_7798#" 128 3456,182 "a_12495_7824#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 12547 7824 12548 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11614_7824#" 60 0 "a_12495_7824#" 128 6656,360 "a_12359_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12359 7824 12360 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12359_7798#" 60 0 "a_12294_7824#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 12264 7824 12265 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12154_8098#" 60 0 "a_11856_7798#" 72 2844,151 "a_12294_7824#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 12155 7824 12156 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12155_7798#" 60 0 "a_12090_7824#" 72 2640,149 "a_11856_7798#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 12060 7824 12061 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11301_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_12090_7824#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 11974 7824 11975 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11720_7824#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 13138 8190 13139 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x36.Q" 60 0 "a_13073_7824#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 13045 8190 13046 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_8098#" 60 0 "a_12627_8008#" 84 2268,138 "a_13073_7824#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 12961 8190 12962 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12155_7798#" 60 0 "a_12871_8190#" 84 3780,174 "a_12627_8008#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12841 8190 12842 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12359_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_12871_8190#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 12735 8190 12736 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_12359_7798#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 12627 8106 12628 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12627_8008#" 60 0 "a_12573_8106#" 168 4536,222 "a_12359_7798#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 12543 8106 12544 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11614_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_12573_8106#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 12406 8106 12407 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12359_7798#" 60 0 "a_12292_8190#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 11856 7824 11857 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11856_7798#" 60 0 "a_11301_7798#" 128 3456,182 "a_11720_7824#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 11772 7824 11773 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11614_7824#" 60 0 "a_11720_7824#" 128 6656,360 "a_11301_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11584 7824 11585 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_11614_7824#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11489 7824 11490 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11301_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x39.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 11301 7824 11302 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11301_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_11206_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11206 7824 11207 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11206_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 11018 7824 11019 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_9763_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10934 7824 10935 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9763_7798#" 60 0 "a_9762_8098#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 10746 7824 10747 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "a_10681_7824#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 10651 7824 10652 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9763_7798#" 60 0 "a_10235_8008#" 72 2736,148 "a_10681_7824#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 10545 7824 10546 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9762_8098#" 60 0 "a_10479_7824#" 72 2682,150 "a_10235_8008#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 12262 8190 12263 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12155_7798#" 60 0 "a_11856_7798#" 84 2268,138 "a_12292_8190#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 12178 8190 12179 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12154_8098#" 60 0 "a_12090_8190#" 84 3696,172 "a_11856_7798#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12060 8190 12061 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11301_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_12090_8190#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 11952 8190 11953 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_11301_7798#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 11856 8106 11857 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11856_7798#" 60 0 "a_11814_8106#" 168 3528,210 "a_11301_7798#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 11784 8106 11785 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11614_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_11814_8106#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 11586 8078 11587 8079 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_11614_7824#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 11489 8074 11490 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11301_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x39.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 10449 7824 10450 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9967_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_10479_7824#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 10339 7824 10340 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_10103_7824#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 11301 8130 11302 8131 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11301_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_11206_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 11206 8074 11207 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11206_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 11018 8140 11019 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_9763_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 10934 8140 10935 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9763_7798#" 60 0 "a_9762_8098#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 10239 7824 10240 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10235_8008#" 60 0 "a_9967_7798#" 128 3456,182 "a_10103_7824#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 10155 7824 10156 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9222_7824#" 60 0 "a_10103_7824#" 128 6656,360 "a_9967_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9967 7824 9968 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9967_7798#" 60 0 "a_9902_7824#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9872 7824 9873 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9762_8098#" 60 0 "a_9464_7798#" 72 2844,151 "a_9902_7824#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 9763 7824 9764 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9763_7798#" 60 0 "a_9698_7824#" 72 2640,149 "a_9464_7798#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 9668 7824 9669 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8909_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_9698_7824#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 9582 7824 9583 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_9328_7824#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 10746 8190 10747 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "a_10681_7824#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 10653 8190 10654 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9762_8098#" 60 0 "a_10235_8008#" 84 2268,138 "a_10681_7824#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 10569 8190 10570 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9763_7798#" 60 0 "a_10479_8190#" 84 3780,174 "a_10235_8008#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 10449 8190 10450 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9967_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_10479_8190#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 10343 8190 10344 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_9967_7798#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 10235 8106 10236 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10235_8008#" 60 0 "a_10181_8106#" 168 4536,222 "a_9967_7798#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 10151 8106 10152 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9222_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_10181_8106#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 10014 8106 10015 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9967_7798#" 60 0 "a_9900_8190#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 9464 7824 9465 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9464_7798#" 60 0 "a_8909_7798#" 128 3456,182 "a_9328_7824#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 9380 7824 9381 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9222_7824#" 60 0 "a_9328_7824#" 128 6656,360 "a_8909_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9192 7824 9193 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_9222_7824#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 9097 7824 9098 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8909_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x42.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8909 7824 8910 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8909_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_8814_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8814 7824 8815 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8814_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8626 7824 8627 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_7371_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8542 7824 8543 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7371_7798#" 60 0 "a_7370_8098#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 8354 7824 8355 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_8289_7824#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8259 7824 8260 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7371_7798#" 60 0 "a_7843_8008#" 72 2736,148 "a_8289_7824#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 8153 7824 8154 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7370_8098#" 60 0 "a_8087_7824#" 72 2682,150 "a_7843_8008#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 9870 8190 9871 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9763_7798#" 60 0 "a_9464_7798#" 84 2268,138 "a_9900_8190#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 9786 8190 9787 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9762_8098#" 60 0 "a_9698_8190#" 84 3696,172 "a_9464_7798#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9668 8190 9669 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8909_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_9698_8190#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 9560 8190 9561 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_8909_7798#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 9464 8106 9465 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9464_7798#" 60 0 "a_9422_8106#" 168 3528,210 "a_8909_7798#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 9392 8106 9393 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9222_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_9422_8106#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 9194 8078 9195 8079 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_9222_7824#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 9097 8074 9098 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8909_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x42.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 8057 7824 8058 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7575_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_8087_7824#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 7947 7824 7948 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_7711_7824#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 8909 8130 8910 8131 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8909_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_8814_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8814 8074 8815 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8814_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 8626 8140 8627 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_7371_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8542 8140 8543 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7371_7798#" 60 0 "a_7370_8098#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7847 7824 7848 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7843_8008#" 60 0 "a_7575_7798#" 128 3456,182 "a_7711_7824#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 7763 7824 7764 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6830_7824#" 60 0 "a_7711_7824#" 128 6656,360 "a_7575_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7575 7824 7576 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7575_7798#" 60 0 "a_7510_7824#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7480 7824 7481 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7370_8098#" 60 0 "a_7072_7798#" 72 2844,151 "a_7510_7824#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 7371 7824 7372 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7371_7798#" 60 0 "a_7306_7824#" 72 2640,149 "a_7072_7798#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 7276 7824 7277 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6517_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_7306_7824#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 7190 7824 7191 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_6936_7824#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 8354 8190 8355 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_8289_7824#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 8261 8190 8262 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7370_8098#" 60 0 "a_7843_8008#" 84 2268,138 "a_8289_7824#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 8177 8190 8178 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7371_7798#" 60 0 "a_8087_8190#" 84 3780,174 "a_7843_8008#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 8057 8190 8058 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7575_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_8087_8190#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 7951 8190 7952 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_7575_7798#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 7843 8106 7844 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7843_8008#" 60 0 "a_7789_8106#" 168 4536,222 "a_7575_7798#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 7759 8106 7760 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6830_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_7789_8106#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 7622 8106 7623 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7575_7798#" 60 0 "a_7508_8190#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 7072 7824 7073 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7072_7798#" 60 0 "a_6517_7798#" 128 3456,182 "a_6936_7824#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 6988 7824 6989 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6830_7824#" 60 0 "a_6936_7824#" 128 6656,360 "a_6517_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 6800 7824 6801 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_6830_7824#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6705 7824 6706 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6517_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x45.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 6517 7824 6518 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6517_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_6422_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6422 7824 6423 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6422_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 6234 7824 6235 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_4979_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6150 7824 6151 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4979_7798#" 60 0 "a_4978_8098#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 5962 7824 5963 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_5897_7824#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 5867 7824 5868 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4979_7798#" 60 0 "a_5451_8008#" 72 2736,148 "a_5897_7824#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 5761 7824 5762 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4978_8098#" 60 0 "a_5695_7824#" 72 2682,150 "a_5451_8008#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 7478 8190 7479 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7371_7798#" 60 0 "a_7072_7798#" 84 2268,138 "a_7508_8190#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 7394 8190 7395 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7370_8098#" 60 0 "a_7306_8190#" 84 3696,172 "a_7072_7798#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 7276 8190 7277 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6517_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_7306_8190#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 7168 8190 7169 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_6517_7798#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 7072 8106 7073 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7072_7798#" 60 0 "a_7030_8106#" 168 3528,210 "a_6517_7798#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 7000 8106 7001 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6830_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_7030_8106#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 6802 8078 6803 8079 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_6830_7824#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6705 8074 6706 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6517_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x45.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__nfet_01v8 5665 7824 5666 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5183_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_5695_7824#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 5555 7824 5556 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_5319_7824#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__pfet_01v8_hvt 6517 8130 6518 8131 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6517_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_6422_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6422 8074 6423 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6422_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 6234 8140 6235 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_4979_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6150 8140 6151 8141 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4979_7798#" 60 0 "a_4978_8098#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 5455 7824 5456 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5451_8008#" 60 0 "a_5183_7798#" 128 3456,182 "a_5319_7824#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 5371 7824 5372 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4438_7824#" 60 0 "a_5319_7824#" 128 6656,360 "a_5183_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 5183 7824 5184 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5183_7798#" 60 0 "a_5118_7824#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 5088 7824 5089 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4978_8098#" 60 0 "a_4680_7798#" 72 2844,151 "a_5118_7824#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 4979 7824 4980 7825 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4979_7798#" 60 0 "a_4914_7824#" 72 2640,149 "a_4680_7798#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 4884 7824 4885 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4125_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_4914_7824#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4798 7824 4799 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4544_7824#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__pfet_01v8_hvt 5962 8190 5963 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_5897_7824#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 5869 8190 5870 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4978_8098#" 60 0 "a_5451_8008#" 84 2268,138 "a_5897_7824#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 5785 8190 5786 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4979_7798#" 60 0 "a_5695_8190#" 84 3780,174 "a_5451_8008#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 5665 8190 5666 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5183_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_5695_8190#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 5559 8190 5560 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_5183_7798#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 5451 8106 5452 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5451_8008#" 60 0 "a_5397_8106#" 168 4536,222 "a_5183_7798#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 5367 8106 5368 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4438_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_5397_8106#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 5230 8106 5231 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5183_7798#" 60 0 "a_5116_8190#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__nfet_01v8 4680 7824 4681 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4680_7798#" 60 0 "a_4125_7798#" 128 3456,182 "a_4544_7824#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 4596 7824 4597 7825 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4438_7824#" 60 0 "a_4544_7824#" 128 6656,360 "a_4125_7798#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4408 7824 4409 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_4438_7824#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4313 7824 4314 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4125_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x48.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 4125 7824 4126 7825 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4125_7798#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_4030_7798#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4030 7824 4031 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4030_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3770 7824 3771 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3686 7824 3687 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3602 7824 3603 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3518 7824 3519 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3434 7824 3435 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3350 7824 3351 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3266 7824 3267 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3182 7824 3183 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3098 7824 3099 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 3014 7824 3015 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2930 7824 2931 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2846 7824 2847 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2762 7824 2763 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2678 7824 2679 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2594 7824 2595 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2510 7824 2511 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2036_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x4.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2426 7824 2427 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "a_2036_7824#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2342 7824 2343 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_2036_7824#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2258 7824 2259 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "a_2036_7824#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2174 7824 2175 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_2036_7824#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2090 7824 2091 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "a_2036_7824#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2006 7824 2007 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_2036_7824#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1810 7824 1811 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1422_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x3.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1726 7824 1727 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1422_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x3.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1642 7824 1643 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1422_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x3.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1558 7824 1559 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1422_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x3.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1474 7824 1475 7825 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x1.X" 60 0 "a_1422_7824#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1286 7824 1287 7825 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1146_7824#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_sarlogic_flat_0.x3.x1.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1198 7824 1199 7825 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw_n" 60 0 "a_1146_7824#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__pfet_01v8_hvt -517 7728 -516 7729 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n607_7947#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -605 7728 -604 7729 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n607_7947#" 60 0 "hgu_cdac_sw_buffer_2.x7.X" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 5086 8190 5087 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4979_7798#" 60 0 "a_4680_7798#" 84 2268,138 "a_5116_8190#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 5002 8190 5003 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4978_8098#" 60 0 "a_4914_8190#" 84 3696,172 "a_4680_7798#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4884 8190 4885 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4125_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_4914_8190#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 4776 8190 4777 8191 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_4125_7798#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 4680 8106 4681 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4680_7798#" 60 0 "a_4638_8106#" 168 3528,210 "a_4125_7798#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 4608 8106 4609 8107 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4438_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_4638_8106#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 4410 8078 4411 8079 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_4438_7824#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4313 8074 4314 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4125_7798#" 60 0 "hgu_sarlogic_flat_0.x3.x48.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt -821 7728 -820 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1209_7728#" 60 0 "hgu_cdac_half_1.d<4>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -905 7728 -904 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1209_7728#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<4>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -989 7728 -988 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1209_7728#" 60 0 "hgu_cdac_half_1.d<4>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1073 7728 -1072 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1209_7728#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<4>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1157 7728 -1156 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x4.X" 60 0 "a_n1209_7728#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1361 7728 -1360 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1749_7728#" 60 0 "hgu_cdac_half_1.d<5>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -1445 7728 -1444 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1749_7728#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<5>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1529 7728 -1528 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1749_7728#" 60 0 "hgu_cdac_half_1.d<5>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1613 7728 -1612 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n1749_7728#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<5>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1697 7728 -1696 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x1.A" 60 0 "a_n1749_7728#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1913 7728 -1912 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2301_7728#" 60 0 "hgu_cdac_sw_buffer_2.x11.A" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -1997 7728 -1996 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2301_7728#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_2.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2081 7728 -2080 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2301_7728#" 60 0 "hgu_cdac_sw_buffer_2.x11.A" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2165 7728 -2164 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2301_7728#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_2.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2249 7728 -2248 7729 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x9.X" 60 0 "a_n2301_7728#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2695 7727 -2694 7728 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "a_n2785_7946#" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt -2783 7727 -2782 7728 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2785_7946#" 60 0 "hgu_cdac_sw_buffer_3.x7.X" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 4125 8130 4126 8131 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4125_7798#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_4030_7798#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4030 8074 4031 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4030_7798#" 60 0 "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 3770 8074 3771 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 3686 8074 3687 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3602 8074 3603 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3518 8074 3519 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3434 8074 3435 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3350 8074 3351 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3266 8074 3267 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3182 8074 3183 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3098 8074 3099 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 3014 8074 3015 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2930 8074 2931 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2846 8074 2847 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2762 8074 2763 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2678 8074 2679 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2594 8074 2595 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2510 8074 2511 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2036_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x4.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2426 8074 2427 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "a_2036_7824#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2342 8074 2343 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_2036_7824#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2258 8074 2259 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "a_2036_7824#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2174 8074 2175 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_2036_7824#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2090 8074 2091 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "a_2036_7824#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2006 8074 2007 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x3.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "a_2036_7824#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1810 8074 1811 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1422_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x3.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1726 8074 1727 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1422_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x3.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1642 8074 1643 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1422_7824#" 60 0 "hgu_sarlogic_flat_0.x3.x3.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1558 8074 1559 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1422_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x3.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1474 8074 1475 8075 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x1.X" 60 0 "a_1422_7824#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2999 7727 -2998 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3387_7727#" 60 0 "hgu_cdac_half_1.db<4>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -3083 7727 -3082 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3387_7727#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.db<4>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3167 7727 -3166 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3387_7727#" 60 0 "hgu_cdac_half_1.db<4>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3251 7727 -3250 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3387_7727#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.db<4>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3335 7727 -3334 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x4.X" 60 0 "a_n3387_7727#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3539 7727 -3538 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3927_7727#" 60 0 "hgu_cdac_half_1.db<5>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -3623 7727 -3622 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3927_7727#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.db<5>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3707 7727 -3706 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3927_7727#" 60 0 "hgu_cdac_half_1.db<5>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3791 7727 -3790 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n3927_7727#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.db<5>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3875 7727 -3874 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x1.A" 60 0 "a_n3927_7727#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4091 7727 -4090 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4479_7727#" 60 0 "hgu_cdac_sw_buffer_3.x11.A" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -4175 7727 -4174 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4479_7727#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4259 7727 -4258 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4479_7727#" 60 0 "hgu_cdac_sw_buffer_3.x11.A" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4343 7727 -4342 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4479_7727#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4427 7727 -4426 7728 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x9.X" 60 0 "a_n4479_7727#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__nfet_01v8 -6926 7467 -6925 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "hgu_comp_flat_0.P" 200 6600,266 "a_n7660_7467#" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 -7022 7467 -7021 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_comp_flat_0.P" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -7118 7467 -7117 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "hgu_comp_flat_0.P" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -7214 7467 -7213 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_comp_flat_0.P" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -7310 7467 -7309 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "hgu_comp_flat_0.P" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -7406 7467 -7405 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "a_n7660_7467#" 200 6600,266 "hgu_comp_flat_0.P" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -7502 7467 -7501 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "hgu_comp_flat_0.P" 200 6600,266 "a_n7660_7467#" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -7598 7467 -7597 7468 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 60 0 "a_n7660_7467#" 200 12400,524 "hgu_comp_flat_0.P" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -50078 6898 -50077 6899 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.tah_vn" 1100 18150,616 "hgu_tah_0.tah_vn" 0 0
device msubckt sky130_fd_pr__nfet_01v8 -50174 6898 -50173 6899 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.tah_vn" 1100 18150,616 "hgu_tah_0.tah_vn" 0 0
device msubckt sky130_fd_pr__nfet_01v8 -50270 6898 -50269 6899 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_tah_0.vin" 550 18150,616 "hgu_tah_0.tah_vn" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -50366 6898 -50365 6899 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_tah_0.tah_vn" 550 18150,616 "hgu_tah_0.vin" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -50462 6898 -50461 6899 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_tah_0.vin" 550 18150,616 "hgu_tah_0.tah_vn" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -50558 6898 -50557 6899 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_tah_0.tah_vn" 550 34100,1224 "hgu_tah_0.vin" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8_hvt 1286 8116 1287 8117 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1146_7824#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_sarlogic_flat_0.x3.x1.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1198 8116 1199 8117 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_tah_0.sw_n" 60 0 "a_1146_7824#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__nfet_01v8 -517 8074 -516 8075 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n607_7947#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -605 8074 -604 8075 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n607_7947#" 60 0 "hgu_cdac_sw_buffer_2.x7.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -821 8048 -820 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1209_7728#" 60 0 "hgu_cdac_half_1.d<4>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -905 8048 -904 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1209_7728#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<4>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -989 8048 -988 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1209_7728#" 60 0 "hgu_cdac_half_1.d<4>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1073 8048 -1072 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1209_7728#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<4>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1157 8048 -1156 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x4.X" 60 0 "a_n1209_7728#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1361 8048 -1360 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1749_7728#" 60 0 "hgu_cdac_half_1.d<5>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -1445 8048 -1444 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1749_7728#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<5>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1529 8048 -1528 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1749_7728#" 60 0 "hgu_cdac_half_1.d<5>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1613 8048 -1612 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n1749_7728#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<5>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1697 8048 -1696 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x1.A" 60 0 "a_n1749_7728#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1913 8048 -1912 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2301_7728#" 60 0 "hgu_cdac_sw_buffer_2.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -1997 8048 -1996 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2301_7728#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_2.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2081 8048 -2080 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2301_7728#" 60 0 "hgu_cdac_sw_buffer_2.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2165 8048 -2164 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2301_7728#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_2.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2249 8048 -2248 8049 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x9.X" 60 0 "a_n2301_7728#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -5758 7897 -5757 7898 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6526_6819#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158 "a_n7760_6349#" 92 5704,308
device msubckt sky130_fd_pr__nfet_01v8 -5854 7897 -5853 7898 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6526_6819#" 60 0 "a_n7760_6349#" 92 3036,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -5950 7897 -5949 7898 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6526_6819#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 5704,308 "a_n7760_6349#" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -6154 7905 -6153 7906 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6676_7789#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_n6526_6819#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6442 7789 -6441 7790 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6676_7789#" 60 0 "a_n6994_7879#" 200 11600,516 "hgu_comp_flat_0.Q" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -6706 7789 -6705 7790 l=30 w=200 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6994_7879#" 60 0 "hgu_comp_flat_0.P" 200 11600,516 "a_n6676_7789#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -6994 7905 -6993 7906 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n6994_7879#" 60 0 "a_n7390_7871#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -7198 7897 -7197 7898 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7390_7871#" 60 0 "a_n7766_6446#" 92 3036,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 5704,308
device msubckt sky130_fd_pr__nfet_01v8 -7294 7897 -7293 7898 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7390_7871#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158 "a_n7766_6446#" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -7390 7897 -7389 7898 l=30 w=92 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n7390_7871#" 60 0 "a_n7766_6446#" 92 5704,308 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 92 3036,158
device msubckt sky130_fd_pr__nfet_01v8 -2695 8073 -2694 8074 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "a_n2785_7946#" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 -2783 8073 -2782 8074 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2785_7946#" 60 0 "hgu_cdac_sw_buffer_3.x7.X" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__nfet_01v8 -2999 8047 -2998 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3387_7727#" 60 0 "hgu_cdac_half_1.db<4>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -3083 8047 -3082 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3387_7727#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.db<4>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3167 8047 -3166 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3387_7727#" 60 0 "hgu_cdac_half_1.db<4>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3251 8047 -3250 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3387_7727#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.db<4>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3335 8047 -3334 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x4.X" 60 0 "a_n3387_7727#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3539 8047 -3538 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3927_7727#" 60 0 "hgu_cdac_half_1.db<5>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -3623 8047 -3622 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3927_7727#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.db<5>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3707 8047 -3706 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3927_7727#" 60 0 "hgu_cdac_half_1.db<5>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3791 8047 -3790 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n3927_7727#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.db<5>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3875 8047 -3874 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x1.A" 60 0 "a_n3927_7727#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4091 8047 -4090 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4479_7727#" 60 0 "hgu_cdac_sw_buffer_3.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -4175 8047 -4174 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4479_7727#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4259 8047 -4258 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4479_7727#" 60 0 "hgu_cdac_sw_buffer_3.x11.A" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4343 8047 -4342 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4479_7727#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.A" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4427 8047 -4426 8048 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x9.X" 60 0 "a_n4479_7727#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 14696 8353 14697 8354 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_8353#" 84 1764,126 "a_14726_8215#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 8353 14625 8354 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_8353#" 84 4872,284 "a_14654_8353#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 20434 8538 20435 8539 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_20464_8538#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14696 8491 14697 8492 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14654_8491#" 84 1764,126 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14624 8491 14625 8492 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14566_8353#" 84 4872,284 "a_14654_8491#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -485 8368 -484 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -569 8368 -568 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -653 8368 -652 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -737 8368 -736 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -821 8368 -820 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -905 8368 -904 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -989 8368 -988 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1073 8368 -1072 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1157 8368 -1156 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1241 8368 -1240 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1325 8368 -1324 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1409 8368 -1408 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1493 8368 -1492 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1577 8368 -1576 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1661 8368 -1660 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1745 8368 -1744 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n2219_8368#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_half_1.d<6>" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1829 8368 -1828 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "a_n2219_8368#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1913 8368 -1912 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n2219_8368#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -1997 8368 -1996 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "a_n2219_8368#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2081 8368 -2080 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n2219_8368#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2165 8368 -2164 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "a_n2219_8368#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2249 8368 -2248 8369 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_n2219_8368#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2663 8367 -2662 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -2747 8367 -2746 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2831 8367 -2830 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2915 8367 -2914 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -2999 8367 -2998 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3083 8367 -3082 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3167 8367 -3166 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3251 8367 -3250 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3335 8367 -3334 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3419 8367 -3418 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3503 8367 -3502 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3587 8367 -3586 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3671 8367 -3670 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3755 8367 -3754 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3839 8367 -3838 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -3923 8367 -3922 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n4397_8367#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_cdac_sw_buffer_3.x11.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4007 8367 -4006 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "a_n4397_8367#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4091 8367 -4090 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n4397_8367#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4175 8367 -4174 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "a_n4397_8367#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4259 8367 -4258 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "a_n4397_8367#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4343 8367 -4342 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "a_n4397_8367#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -4427 8367 -4426 8368 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_n4397_8367#" 130 3510,184
device msubckt sky130_fd_pr__pfet_01v8 -5758 8308 -5757 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6526_6819#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234 "a_n7760_6349#" 168 10416,460
device msubckt sky130_fd_pr__pfet_01v8 -5854 8308 -5853 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6526_6819#" 60 0 "a_n7760_6349#" 168 5544,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -5950 8308 -5949 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6526_6819#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 10416,460 "a_n7760_6349#" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -6154 8308 -6153 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6676_7789#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 9744,452 "a_n6526_6819#" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -6354 8276 -6353 8277 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5800,258 "hgu_comp_flat_0.Q" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -6442 8276 -6441 8277 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6994_7879#" 200 5800,258 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6530 8276 -6529 8277 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6676_7789#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5800,258 "a_n6994_7879#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6618 8276 -6617 8277 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6994_7879#" 60 0 "a_n6676_7789#" 200 5800,258 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6706 8276 -6705 8277 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5800,258 "a_n6676_7789#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6794 8276 -6793 8277 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "hgu_comp_flat_0.P" 200 11600,516 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6994 8308 -6993 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n6994_7879#" 60 0 "a_n7390_7871#" 168 9744,452 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8 -7198 8308 -7197 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7390_7871#" 60 0 "a_n7766_6446#" 168 5544,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 10416,460
device msubckt sky130_fd_pr__pfet_01v8 -7294 8308 -7293 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7390_7871#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234 "a_n7766_6446#" 168 5544,234
device msubckt sky130_fd_pr__pfet_01v8 -7390 8308 -7389 8309 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n7390_7871#" 60 0 "a_n7766_6446#" 168 10416,460 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 5544,234
device msubckt sky130_fd_pr__nfet_01v8 -50078 7718 -50077 7719 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw_n" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1100 18150,616 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0 0
device msubckt sky130_fd_pr__nfet_01v8 -50174 7718 -50173 7719 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw_n" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1100 18150,616 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0 0
device msubckt sky130_fd_pr__nfet_01v8 -50270 7718 -50269 7719 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_tah_0.vip" 550 18150,616 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -50366 7718 -50365 7719 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 550 18150,616 "hgu_tah_0.vip" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -50462 7718 -50461 7719 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_tah_0.vip" 550 18150,616 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -50558 7718 -50557 7719 l=30 w=550 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 550 34100,1224 "hgu_tah_0.vip" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -53265 6558 -53264 6559 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 5800,316
device msubckt sky130_fd_pr__nfet_01v8 -53423 6558 -53422 6559 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 5800,316 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 100 2900,158
device msubckt sky130_fd_pr__nfet_01v8 -53745 6558 -53744 6559 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 5800,316
device msubckt sky130_fd_pr__nfet_01v8 -53903 6558 -53902 6559 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158
device msubckt sky130_fd_pr__nfet_01v8 -54364 6595 -54363 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -54448 6595 -54447 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54532 6595 -54531 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54616 6595 -54615 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54700 6595 -54699 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 60 0 "a_n54752_6595#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54916 6595 -54915 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -55000 6595 -54999 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55084 6595 -55083 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55168 6595 -55167 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55252 6595 -55251 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 60 0 "a_n55304_6595#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55487 6595 -55486 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -55763 6595 -55762 6596 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8 -53265 6846 -53264 6847 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 5800,316
device msubckt sky130_fd_pr__pfet_01v8 -53423 6846 -53422 6847 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 5800,316 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 100 2900,158
device msubckt sky130_fd_pr__pfet_01v8 -53745 6846 -53744 6847 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 5800,316
device msubckt sky130_fd_pr__pfet_01v8 -53903 6846 -53902 6847 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158
device msubckt sky130_fd_pr__pfet_01v8_hvt -54364 6845 -54363 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -54448 6845 -54447 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54532 6845 -54531 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54616 6845 -54615 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_3.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54700 6845 -54699 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 60 0 "a_n54752_6595#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54916 6845 -54915 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -55000 6845 -54999 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55084 6845 -55083 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55168 6845 -55167 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_6595#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_2.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55252 6845 -55251 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 60 0 "a_n55304_6595#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55487 6845 -55486 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -55763 6845 -55762 6846 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.Y" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -52721 7139 -52720 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -52960 7139 -52959 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -53044 7139 -53043 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -53268 7139 -53267 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n53364_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -53363 7139 -53362 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53364_7371#" 60 0 "a_n53551_7113#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -53551 7139 -53550 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53551_7113#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n53647_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -53646 7139 -53645 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53647_7371#" 60 0 "a_n53834_7113#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -53834 7139 -53833 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53834_7113#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n53930_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -53929 7139 -53928 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53930_7371#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -54188 7139 -54187 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n54284_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -54283 7139 -54282 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54284_7371#" 60 0 "a_n54471_7113#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -54471 7139 -54470 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54471_7113#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n54567_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -54566 7139 -54565 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54567_7371#" 60 0 "a_n54754_7113#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -54754 7139 -54753 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54754_7113#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n54850_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -54849 7139 -54848 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54850_7371#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -55108 7139 -55107 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n55204_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -55203 7139 -55202 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55204_7371#" 60 0 "a_n55391_7113#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -55391 7139 -55390 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55391_7113#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n55487_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -55486 7139 -55485 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55487_7371#" 60 0 "a_n55674_7113#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -55674 7139 -55673 7140 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55674_7113#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n55770_7371#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -55769 7139 -55768 7140 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55770_7371#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__nfet_01v8 -52721 7459 -52720 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -52960 7459 -52959 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_4.Y" 60 0 "a_n53014_7459#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -53044 7459 -53043 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 130 6760,364 "a_n53014_7459#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -53268 7505 -53267 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_1.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n53364_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -53363 7459 -53362 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53364_7371#" 60 0 "a_n53551_7113#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -53551 7505 -53550 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53551_7113#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n53647_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -53646 7459 -53645 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53647_7371#" 60 0 "a_n53834_7113#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -53834 7505 -53833 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53834_7113#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n53930_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -53929 7459 -53928 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53930_7371#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -54188 7505 -54187 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n54284_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -54283 7459 -54282 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54284_7371#" 60 0 "a_n54471_7113#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -54471 7505 -54470 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54471_7113#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n54567_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -54566 7459 -54565 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54567_7371#" 60 0 "a_n54754_7113#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -54754 7505 -54753 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54754_7113#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n54850_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -54849 7459 -54848 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54850_7371#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -55108 7505 -55107 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n55204_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -55203 7459 -55202 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55204_7371#" 60 0 "a_n55391_7113#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -55391 7505 -55390 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55391_7113#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n55487_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -55486 7459 -55485 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55487_7371#" 60 0 "a_n55674_7113#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -55674 7505 -55673 7506 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55674_7113#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n55770_7371#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -55769 7459 -55768 7460 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55770_7371#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_1.A" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -52956 7683 -52955 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 60 0 "a_n53010_7683#" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -53040 7683 -53039 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "a_n53010_7683#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -53268 7683 -53267 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n53364_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -53363 7683 -53362 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53364_7835#" 60 0 "a_n53551_7657#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -53551 7683 -53550 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53551_7657#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n53647_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -53646 7683 -53645 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53647_7835#" 60 0 "a_n53834_7657#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -53834 7683 -53833 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53834_7657#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n53930_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -53929 7683 -53928 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n53930_7835#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -54188 7683 -54187 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n54284_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -54283 7683 -54282 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54284_7835#" 60 0 "a_n54471_7657#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -54471 7683 -54470 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54471_7657#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n54567_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -54566 7683 -54565 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54567_7835#" 60 0 "a_n54754_7657#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -54754 7683 -54753 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54754_7657#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n54850_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -54849 7683 -54848 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54850_7835#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -55108 7683 -55107 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n55204_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -55203 7683 -55202 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55204_7835#" 60 0 "a_n55391_7657#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -55391 7683 -55390 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55391_7657#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n55487_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -55486 7683 -55485 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55487_7835#" 60 0 "a_n55674_7657#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -55674 7683 -55673 7684 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55674_7657#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n55770_7835#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -55769 7683 -55768 7684 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55770_7835#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__pfet_01v8_hvt -52956 7933 -52955 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -53040 7933 -53039 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__nand2_1_0.B" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -53268 8049 -53267 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_0.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n53364_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -53363 7933 -53362 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53364_7835#" 60 0 "a_n53551_7657#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -53551 8049 -53550 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53551_7657#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n53647_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -53646 7933 -53645 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53647_7835#" 60 0 "a_n53834_7657#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -53834 8049 -53833 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53834_7657#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n53930_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -53929 7933 -53928 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n53930_7835#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -54188 8049 -54187 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n54284_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -54283 7933 -54282 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54284_7835#" 60 0 "a_n54471_7657#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -54471 8049 -54470 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54471_7657#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n54567_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -54566 7933 -54565 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54567_7835#" 60 0 "a_n54754_7657#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -54754 8049 -54753 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54754_7657#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n54850_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -54849 7933 -54848 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54850_7835#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -55108 8049 -55107 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__dlymetal6s6s_1_2.X" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n55204_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -55203 7933 -55202 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55204_7835#" 60 0 "a_n55391_7657#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -55391 8049 -55390 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55391_7657#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n55487_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -55486 7933 -55485 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55487_7835#" 60 0 "a_n55674_7657#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -55674 8049 -55673 8050 l=30 w=84 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55674_7657#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 84 5630,265 "a_n55770_7835#" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt -55769 7933 -55768 7934 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55770_7835#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5630,265
device msubckt sky130_fd_pr__nfet_01v8 20999 8628 21000 8629 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_20768_8628#" 60 0 "hgu_sarlogic_flat_0.x5.x3.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6890,366
device msubckt sky130_fd_pr__nfet_01v8 20915 8628 20916 8629 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_20768_8628#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x5.x3.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 20820 8628 20821 8629 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.A" 60 0 "a_20768_8628#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 13410 8513 13411 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_13263_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x36.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 13315 8513 13316 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12556_8487#" 60 0 "a_13263_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 20622 8676 20623 8677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_20464_8538#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 20526 8676 20527 8677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x3.A" 60 0 "a_20464_8538#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 20434 8676 20435 8677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x5.x3.A" 84 4872,284 "a_20464_8538#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 19782 8675 19783 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x2.SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4956,286 "hgu_sarlogic_flat_0.x5.x2.x2.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 19048 8675 19049 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 18926 8675 18927 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 17710 8675 17711 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 17588 8675 17589 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 16498 8675 16499 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16376 8675 16377 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 15644 8675 15645 8676 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x7.floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 13127 8513 13128 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12556_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x36.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 13032 8513 13033 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_12069_8487#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 12844 8513 12845 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12069_8487#" 60 0 "a_12556_8487#" 128 3456,182 "a_12672_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 12760 8513 12761 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12382_8513#" 60 0 "a_12672_8513#" 128 4796,216 "a_12556_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 12642 8513 12643 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_12672_8513#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 12556 8513 12557 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12556_8487#" 60 0 "a_12491_8513#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 12461 8513 12462 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11154_8513#" 60 0 "a_12382_8513#" 72 2844,151 "a_12491_8513#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 12352 8513 12353 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11320_8513#" 60 0 "a_12287_8513#" 72 3740,193 "a_12382_8513#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 20999 8878 21000 8879 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20768_8628#" 60 0 "hgu_sarlogic_flat_0.x5.x3.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10600,506
device msubckt sky130_fd_pr__pfet_01v8_hvt 20915 8878 20916 8879 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_20768_8628#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x5.x3.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 20820 8942 20821 8943 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.A" 60 0 "a_20768_8628#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20622 8879 20623 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_20464_8879#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt 20526 8879 20527 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x3.A" 60 0 "a_20464_8879#" 84 2604,146 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 20434 8879 20435 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x5.x3.A" 84 4872,284 "a_20464_8879#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 19785 8876 19786 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 19659 8876 19660 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 18573 8876 18574 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 18447 8876 18448 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 17361 8876 17362 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 17235 8876 17236 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 16149 8876 16150 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 16023 8876 16024 8877 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 15291 8873 15292 8874 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x6.SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x6.floating" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 13410 8763 13411 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_13263_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x36.Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 13315 8819 13316 8820 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12556_8487#" 60 0 "a_13263_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 20434 9017 20435 9018 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_20464_8879#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 13127 8763 13128 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12556_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x36.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 13030 8767 13031 8768 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_12069_8487#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 12832 8795 12833 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12069_8487#" 60 0 "a_12790_8795#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 12760 8795 12761 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12382_8513#" 60 0 "a_12556_8487#" 168 4914,234 "a_12790_8795#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 12257 8513 12258 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11775_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_12287_8513#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 12069 8513 12070 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_12069_8487#" 60 0 "a_11775_8487#" 128 3456,182 "a_11915_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 11985 8513 11986 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11601_8879#" 60 0 "a_11915_8513#" 128 4040,198 "a_11775_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 11885 8513 11886 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_11915_8513#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 11775 8513 11776 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11775_8487#" 60 0 "a_11709_8513#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 11679 8513 11680 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11320_8513#" 60 0 "a_11601_8879#" 72 2736,148 "a_11709_8513#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 11573 8513 11574 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11154_8513#" 60 0 "a_11508_8513#" 72 2640,149 "a_11601_8879#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 12664 8879 12665 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_12556_8487#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 12556 8879 12557 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12556_8487#" 60 0 "a_12468_8879#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 12438 8879 12439 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11320_8513#" 60 0 "a_12382_8513#" 84 2268,138 "a_12468_8879#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 12354 8879 12355 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11154_8513#" 60 0 "a_12240_8795#" 84 6972,282 "a_12382_8513#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 12210 8795 12211 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11775_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_12240_8795#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 12073 8795 12074 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_12069_8487#" 60 0 "a_12019_8795#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 11989 8795 11990 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11601_8879#" 60 0 "a_11775_8487#" 168 5880,246 "a_12019_8795#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 11478 8513 11479 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_11508_8513#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 11290 8513 11291 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_11154_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_11320_8513#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 11206 8513 11207 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_11154_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 11018 8513 11019 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10871_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x33.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10923 8513 10924 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10164_8487#" 60 0 "a_10871_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10735 8513 10736 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10164_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x33.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10640 8513 10641 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_9677_8487#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 10452 8513 10453 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9677_8487#" 60 0 "a_10164_8487#" 128 3456,182 "a_10280_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 10368 8513 10369 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9990_8513#" 60 0 "a_10280_8513#" 128 4796,216 "a_10164_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 10250 8513 10251 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_10280_8513#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 10164 8513 10165 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_10164_8487#" 60 0 "a_10099_8513#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 10069 8513 10070 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8762_8513#" 60 0 "a_9990_8513#" 72 2844,151 "a_10099_8513#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 9960 8513 9961 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8928_8513#" 60 0 "a_9895_8513#" 72 3740,193 "a_9990_8513#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 11881 8879 11882 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_11775_8487#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 11775 8879 11776 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11775_8487#" 60 0 "a_11685_8879#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 11655 8879 11656 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11154_8513#" 60 0 "a_11601_8879#" 84 2268,138 "a_11685_8879#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 11571 8879 11572 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11320_8513#" 60 0 "a_11508_8513#" 84 2646,147 "a_11601_8879#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 11478 8879 11479 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x33.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_11508_8513#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 11290 8829 11291 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_11154_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_11320_8513#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 11206 8829 11207 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_11154_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 11018 8763 11019 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10871_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x33.Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 10923 8819 10924 8820 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10164_8487#" 60 0 "a_10871_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 10735 8763 10736 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10164_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x33.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 10638 8767 10639 8768 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_9677_8487#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 10440 8795 10441 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9677_8487#" 60 0 "a_10398_8795#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 10368 8795 10369 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9990_8513#" 60 0 "a_10164_8487#" 168 4914,234 "a_10398_8795#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 9865 8513 9866 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9383_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_9895_8513#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 9677 8513 9678 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9677_8487#" 60 0 "a_9383_8487#" 128 3456,182 "a_9523_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 9593 8513 9594 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9209_8879#" 60 0 "a_9523_8513#" 128 4040,198 "a_9383_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 9493 8513 9494 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_9523_8513#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 9383 8513 9384 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_9383_8487#" 60 0 "a_9317_8513#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 9287 8513 9288 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8928_8513#" 60 0 "a_9209_8879#" 72 2736,148 "a_9317_8513#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 9181 8513 9182 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8762_8513#" 60 0 "a_9116_8513#" 72 2640,149 "a_9209_8879#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 10272 8879 10273 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_10164_8487#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 10164 8879 10165 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_10164_8487#" 60 0 "a_10076_8879#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 10046 8879 10047 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8928_8513#" 60 0 "a_9990_8513#" 84 2268,138 "a_10076_8879#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 9962 8879 9963 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8762_8513#" 60 0 "a_9848_8795#" 84 6972,282 "a_9990_8513#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9818 8795 9819 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9383_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_9848_8795#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 9681 8795 9682 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9677_8487#" 60 0 "a_9627_8795#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 9597 8795 9598 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9209_8879#" 60 0 "a_9383_8487#" 168 5880,246 "a_9627_8795#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 9086 8513 9087 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_9116_8513#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 8898 8513 8899 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8762_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_8928_8513#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 8814 8513 8815 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_8762_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 8626 8513 8627 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_8479_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x30.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 8531 8513 8532 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7772_8487#" 60 0 "a_8479_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8343 8513 8344 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7772_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x30.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 8248 8513 8249 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_7285_8487#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 8060 8513 8061 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7285_8487#" 60 0 "a_7772_8487#" 128 3456,182 "a_7888_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7976 8513 7977 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7598_8513#" 60 0 "a_7888_8513#" 128 4796,216 "a_7772_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7858 8513 7859 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_7888_8513#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 7772 8513 7773 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7772_8487#" 60 0 "a_7707_8513#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 7677 8513 7678 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6370_8513#" 60 0 "a_7598_8513#" 72 2844,151 "a_7707_8513#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 7568 8513 7569 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6536_8513#" 60 0 "a_7503_8513#" 72 3740,193 "a_7598_8513#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 9489 8879 9490 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_9383_8487#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 9383 8879 9384 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_9383_8487#" 60 0 "a_9293_8879#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 9263 8879 9264 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8762_8513#" 60 0 "a_9209_8879#" 84 2268,138 "a_9293_8879#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 9179 8879 9180 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8928_8513#" 60 0 "a_9116_8513#" 84 2646,147 "a_9209_8879#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 9086 8879 9087 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x30.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_9116_8513#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 8898 8829 8899 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8762_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_8928_8513#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 8814 8829 8815 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_8762_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 8626 8763 8627 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_8479_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x30.Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 8531 8819 8532 8820 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7772_8487#" 60 0 "a_8479_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 8343 8763 8344 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7772_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x30.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 8246 8767 8247 8768 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_7285_8487#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 8048 8795 8049 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7285_8487#" 60 0 "a_8006_8795#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 7976 8795 7977 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7598_8513#" 60 0 "a_7772_8487#" 168 4914,234 "a_8006_8795#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 7473 8513 7474 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6991_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_7503_8513#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 7285 8513 7286 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_7285_8487#" 60 0 "a_6991_8487#" 128 3456,182 "a_7131_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 7201 8513 7202 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6817_8879#" 60 0 "a_7131_8513#" 128 4040,198 "a_6991_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 7101 8513 7102 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_7131_8513#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 6991 8513 6992 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6991_8487#" 60 0 "a_6925_8513#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 6895 8513 6896 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6536_8513#" 60 0 "a_6817_8879#" 72 2736,148 "a_6925_8513#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 6789 8513 6790 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6370_8513#" 60 0 "a_6724_8513#" 72 2640,149 "a_6817_8879#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 7880 8879 7881 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_7772_8487#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 7772 8879 7773 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7772_8487#" 60 0 "a_7684_8879#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 7654 8879 7655 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6536_8513#" 60 0 "a_7598_8513#" 84 2268,138 "a_7684_8879#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 7570 8879 7571 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6370_8513#" 60 0 "a_7456_8795#" 84 6972,282 "a_7598_8513#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 7426 8795 7427 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6991_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_7456_8795#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 7289 8795 7290 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_7285_8487#" 60 0 "a_7235_8795#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 7205 8795 7206 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6817_8879#" 60 0 "a_6991_8487#" 168 5880,246 "a_7235_8795#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 6694 8513 6695 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_6724_8513#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 6506 8513 6507 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6370_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_6536_8513#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 6422 8513 6423 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_6370_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 6234 8513 6235 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_6087_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x27.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 6139 8513 6140 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5380_8487#" 60 0 "a_6087_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5951 8513 5952 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5380_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x27.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 5856 8513 5857 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_4893_8487#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 5668 8513 5669 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4893_8487#" 60 0 "a_5380_8487#" 128 3456,182 "a_5496_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 5584 8513 5585 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5206_8513#" 60 0 "a_5496_8513#" 128 4796,216 "a_5380_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 5466 8513 5467 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_5496_8513#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 5380 8513 5381 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_5380_8487#" 60 0 "a_5315_8513#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 5285 8513 5286 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3978_8513#" 60 0 "a_5206_8513#" 72 2844,151 "a_5315_8513#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 5176 8513 5177 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4144_8513#" 60 0 "a_5111_8513#" 72 3740,193 "a_5206_8513#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 7097 8879 7098 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_6991_8487#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 6991 8879 6992 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6991_8487#" 60 0 "a_6901_8879#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 6871 8879 6872 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6370_8513#" 60 0 "a_6817_8879#" 84 2268,138 "a_6901_8879#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 6787 8879 6788 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6536_8513#" 60 0 "a_6724_8513#" 84 2646,147 "a_6817_8879#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 6694 8879 6695 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x27.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_6724_8513#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 6506 8829 6507 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6370_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_6536_8513#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 6422 8829 6423 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_6370_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 6234 8763 6235 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_6087_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x27.Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 6139 8819 6140 8820 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5380_8487#" 60 0 "a_6087_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 5951 8763 5952 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5380_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x27.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 5854 8767 5855 8768 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "a_4893_8487#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 5656 8795 5657 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4893_8487#" 60 0 "a_5614_8795#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 5584 8795 5585 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5206_8513#" 60 0 "a_5380_8487#" 168 4914,234 "a_5614_8795#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 5081 8513 5082 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4599_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_5111_8513#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 4893 8513 4894 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4893_8487#" 60 0 "a_4599_8487#" 128 3456,182 "a_4739_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 4809 8513 4810 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4425_8879#" 60 0 "a_4739_8513#" 128 4040,198 "a_4599_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 4709 8513 4710 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_4739_8513#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 4599 8513 4600 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4599_8487#" 60 0 "a_4533_8513#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 4503 8513 4504 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_4144_8513#" 60 0 "a_4425_8879#" 72 2736,148 "a_4533_8513#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 4397 8513 4398 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3978_8513#" 60 0 "a_4332_8513#" 72 2640,149 "a_4425_8879#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 5488 8879 5489 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_5380_8487#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 5380 8879 5381 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_5380_8487#" 60 0 "a_5292_8879#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 5262 8879 5263 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4144_8513#" 60 0 "a_5206_8513#" 84 2268,138 "a_5292_8879#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 5178 8879 5179 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3978_8513#" 60 0 "a_5064_8795#" 84 6972,282 "a_5206_8513#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 5034 8795 5035 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4599_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_5064_8795#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 4897 8795 4898 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4893_8487#" 60 0 "a_4843_8795#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 4813 8795 4814 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4425_8879#" 60 0 "a_4599_8487#" 168 5880,246 "a_4843_8795#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 4302 8513 4303 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x20.Q" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_4332_8513#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4114 8513 4115 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3978_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_4144_8513#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4030 8513 4031 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_3978_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 3842 8513 3843 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3695_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x20.Q" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3747 8513 3748 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2988_8487#" 60 0 "a_3695_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3559 8513 3560 8514 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2988_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x3.x20.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3464 8513 3465 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_2501_8487#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 3276 8513 3277 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2501_8487#" 60 0 "a_2988_8487#" 128 3456,182 "a_3104_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 3192 8513 3193 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2814_8513#" 60 0 "a_3104_8513#" 128 4796,216 "a_2988_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 3074 8513 3075 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_3104_8513#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 2988 8513 2989 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2988_8487#" 60 0 "a_2923_8513#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 2893 8513 2894 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1586_8513#" 60 0 "a_2814_8513#" 72 2844,151 "a_2923_8513#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 2784 8513 2785 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1752_8513#" 60 0 "a_2719_8513#" 72 3740,193 "a_2814_8513#" 72 2844,151
device msubckt sky130_fd_pr__pfet_01v8_hvt 4705 8879 4706 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_4599_8487#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 4599 8879 4600 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4599_8487#" 60 0 "a_4509_8879#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 4479 8879 4480 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3978_8513#" 60 0 "a_4425_8879#" 84 2268,138 "a_4509_8879#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 4395 8879 4396 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_4144_8513#" 60 0 "a_4332_8513#" 84 2646,147 "a_4425_8879#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4302 8879 4303 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x20.Q" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_4332_8513#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 4114 8829 4115 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3978_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_4144_8513#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4030 8829 4031 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_3978_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 3842 8763 3843 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3695_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x3.x20.Q" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 3747 8819 3748 8820 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2988_8487#" 60 0 "a_3695_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt 3559 8763 3560 8764 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2988_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x3.x20.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 3462 8767 3463 8768 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_2501_8487#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 3264 8795 3265 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2501_8487#" 60 0 "a_3222_8795#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 3192 8795 3193 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2814_8513#" 60 0 "a_2988_8487#" 168 4914,234 "a_3222_8795#" 168 3528,210
device msubckt sky130_fd_pr__nfet_01v8 2689 8513 2690 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2207_8487#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_2719_8513#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 2501 8513 2502 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2501_8487#" 60 0 "a_2207_8487#" 128 3456,182 "a_2347_8513#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 2417 8513 2418 8514 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2033_8879#" 60 0 "a_2347_8513#" 128 4040,198 "a_2207_8487#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 2317 8513 2318 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_2347_8513#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 2207 8513 2208 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2207_8487#" 60 0 "a_2141_8513#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 2111 8513 2112 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1752_8513#" 60 0 "a_2033_8879#" 72 2736,148 "a_2141_8513#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 2005 8513 2006 8514 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1586_8513#" 60 0 "a_1940_8513#" 72 2640,149 "a_2033_8879#" 72 2736,148
device msubckt sky130_fd_pr__pfet_01v8_hvt 3096 8879 3097 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_2988_8487#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 2988 8879 2989 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2988_8487#" 60 0 "a_2900_8879#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 2870 8879 2871 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1752_8513#" 60 0 "a_2814_8513#" 84 2268,138 "a_2900_8879#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 2786 8879 2787 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1586_8513#" 60 0 "a_2672_8795#" 84 6972,282 "a_2814_8513#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 2642 8795 2643 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2207_8487#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_2672_8795#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 2505 8795 2506 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2501_8487#" 60 0 "a_2451_8795#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 2421 8795 2422 8796 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2033_8879#" 60 0 "a_2207_8487#" 168 5880,246 "a_2451_8795#" 168 4536,222
device msubckt sky130_fd_pr__nfet_01v8 1910 8513 1911 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_1940_8513#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 1722 8513 1723 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1586_8513#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_1752_8513#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1638 8513 1639 8514 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_1586_8513#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8 -52912 8327 -52911 8328 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 100 5800,316
device msubckt sky130_fd_pr__pfet_01v8 -53070 8327 -53069 8328 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 2900,158
device msubckt sky130_fd_pr__pfet_01v8 -53343 8325 -53342 8326 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316
device msubckt sky130_fd_pr__pfet_01v8 -53501 8325 -53500 8326 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 2900,158
device msubckt sky130_fd_pr__pfet_01v8 -53788 8326 -53787 8327 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316
device msubckt sky130_fd_pr__pfet_01v8 -53946 8326 -53945 8327 l=100 w=100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158
device msubckt sky130_fd_pr__pfet_01v8_hvt -54364 8227 -54363 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -54448 8227 -54447 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54532 8227 -54531 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54616 8227 -54615 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54700 8227 -54699 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 60 0 "a_n54752_8227#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -54916 8227 -54915 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -55000 8227 -54999 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55084 8227 -55083 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55168 8227 -55167 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55252 8227 -55251 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 60 0 "a_n55304_8227#" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -55487 8227 -55486 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -55763 8227 -55762 8228 l=30 w=200 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" 200 10400,504 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -485 8618 -484 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -569 8618 -568 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -653 8618 -652 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -737 8618 -736 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -821 8618 -820 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -905 8618 -904 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -989 8618 -988 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1073 8618 -1072 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1157 8618 -1156 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1241 8618 -1240 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1325 8618 -1324 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1409 8618 -1408 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1493 8618 -1492 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1577 8618 -1576 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1661 8618 -1660 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_cdac_half_1.d<6>" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1745 8618 -1744 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n2219_8368#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_half_1.d<6>" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1829 8618 -1828 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "a_n2219_8368#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1913 8618 -1912 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_n2219_8368#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -1997 8618 -1996 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "a_n2219_8368#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2081 8618 -2080 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_n2219_8368#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2165 8618 -2164 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "a_n2219_8368#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2249 8618 -2248 8619 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_2.x11.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "a_n2219_8368#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2663 8617 -2662 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -2747 8617 -2746 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2831 8617 -2830 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2915 8617 -2914 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -2999 8617 -2998 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3083 8617 -3082 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3167 8617 -3166 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3251 8617 -3250 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3335 8617 -3334 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3419 8617 -3418 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3503 8617 -3502 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3587 8617 -3586 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3671 8617 -3670 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3755 8617 -3754 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3839 8617 -3838 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -3923 8617 -3922 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n4397_8367#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_cdac_sw_buffer_3.x11.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4007 8617 -4006 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "a_n4397_8367#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4091 8617 -4090 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_n4397_8367#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4175 8617 -4174 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "a_n4397_8367#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4259 8617 -4258 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "a_n4397_8367#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4343 8617 -4342 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "a_n4397_8367#" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt -4427 8617 -4426 8618 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_cdac_sw_buffer_3.x11.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "a_n4397_8367#" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2313 8879 2314 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x4.X" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_2207_8487#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 2207 8879 2208 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2207_8487#" 60 0 "a_2117_8879#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 2087 8879 2088 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1586_8513#" 60 0 "a_2033_8879#" 84 2268,138 "a_2117_8879#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 2003 8879 2004 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1752_8513#" 60 0 "a_1940_8513#" 84 2646,147 "a_2033_8879#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 1910 8879 1911 8880 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_1940_8513#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 1722 8829 1723 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1586_8513#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_1752_8513#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1638 8829 1639 8830 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x5.X" 60 0 "a_1586_8513#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 14371 9005 14372 9006 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x6.SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 14181 9005 14182 9006 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x5.x2.x10.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 14649 9328 14650 9329 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14591_9328#" 84 4872,284 "hgu_sarlogic_flat_0.x5.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 14371 9255 14372 9256 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x5.x2.x6.SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 14181 9255 14182 9256 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x5.x2.x10.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x5.x2.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 14649 9466 14650 9467 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14591_9328#" 84 4872,284 "a_14679_9466#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 4551 9386 4552 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_3378_9360#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 4467 9386 4468 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_4402_9386#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 4372 9386 4373 9387 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3378_9360#" 60 0 "a_3898_9386#" 72 2880,152 "a_4402_9386#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 4262 9386 4263 9387 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 60 0 "a_4196_9386#" 72 2682,150 "a_3898_9386#" 72 2880,152
device msubckt sky130_fd_pr__pfet_01v8_hvt 14649 9604 14650 9605 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14591_9604#" 84 4872,284 "a_14679_9466#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 4166 9386 4167 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3276,162 "a_4196_9386#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 4058 9386 4059 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 60 0 "a_3783_9360#" 84 4536,276 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3276,162
device msubckt sky130_fd_pr__nfet_01v8 3868 9386 3869 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 60 0 "a_2914_9360#" 84 2310,139 "a_3898_9386#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3783 9386 3784 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3783_9360#" 60 0 "a_3408_9386#" 84 4368,272 "a_2914_9360#" 84 2310,139
device msubckt sky130_fd_pr__nfet_01v8 3595 9386 3596 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_3518_9386#" 84 3144,161 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 3488 9386 3489 9387 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 60 0 "a_3408_9386#" 72 2880,152 "a_3518_9386#" 72 3144,161
device msubckt sky130_fd_pr__nfet_01v8 3378 9386 3379 9387 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3378_9360#" 60 0 "a_3313_9386#" 72 2640,149 "a_3408_9386#" 72 2880,152
device msubckt sky130_fd_pr__pfet_01v8_hvt 14649 9742 14650 9743 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14591_9604#" 84 4872,284 "a_14679_9742#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 4551 9708 4552 9709 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_3378_9360#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 4467 9708 4468 9709 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A2" 60 0 "a_4401_9752#" 128 3894,194 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 3283 9386 3284 9387 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4270,201 "a_3313_9386#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 3182 9386 3183 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2914_9360#" 60 0 "hgu_sarlogic_flat_0.x1.x8.S" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4270,201
device msubckt sky130_fd_pr__nfet_01v8 3098 9386 3099 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2914_9360#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4550,200 "hgu_sarlogic_flat_0.x1.x8.S" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2998 9386 2999 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2914_9360#" 60 0 "hgu_sarlogic_flat_0.x1.x8.S" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4550,200
device msubckt sky130_fd_pr__nfet_01v8 2914 9386 2915 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2914_9360#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 8710,394 "hgu_sarlogic_flat_0.x1.x8.S" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2251 9386 2252 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1863_9386#" 60 0 "hgu_sarlogic_flat_0.x3.x5.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2167 9386 2168 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1863_9386#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x5.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2083 9386 2084 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1863_9386#" 60 0 "hgu_sarlogic_flat_0.x3.x5.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1999 9386 2000 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1863_9386#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_sarlogic_flat_0.x3.x5.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1915 9386 1916 9387 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x3.x2.X" 60 0 "a_1863_9386#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 1727 9386 1728 9387 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1587_9386#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162 "hgu_sarlogic_flat_0.x3.x2.X" 104 5408,312
device msubckt sky130_fd_pr__nfet_01v8 1639 9386 1640 9387 l=30 w=104 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_1587_9386#" 104 5408,312 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 104 3016,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 4371 9752 4372 9753 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 60 0 "a_3898_9386#" 84 2268,138 "a_4401_9752#" 84 3894,194
device msubckt sky130_fd_pr__pfet_01v8_hvt 4287 9752 4288 9753 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3378_9360#" 60 0 "a_4173_9684#" 84 6580,266 "a_3898_9386#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 4143 9684 4144 9685 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A3" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_4173_9684#" 128 6580,266
device msubckt sky130_fd_pr__pfet_01v8_hvt 4059 9684 4060 9685 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 60 0 "a_3783_9360#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 3871 9655 3872 9656 l=30 w=108 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3783_9360#" 60 0 "a_2914_9360#" 108 2916,162 "a_3898_9386#" 108 5616,320
device msubckt sky130_fd_pr__pfet_01v8_hvt 3787 9655 3788 9656 l=30 w=108 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S1" 60 0 "a_3408_9386#" 108 5616,320 "a_2914_9360#" 108 2916,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 3599 9708 3600 9709 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A1" 60 0 "a_3494_9752#" 128 5510,233 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 3464 9752 3465 9753 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3378_9360#" 60 0 "a_3408_9386#" 84 2268,138 "a_3494_9752#" 84 5510,233
device msubckt sky130_fd_pr__pfet_01v8_hvt 3380 9752 3381 9753 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.S0" 60 0 "a_3309_9708#" 84 4214,199 "a_3408_9386#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 3279 9708 3280 9709 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.sky130_fd_sc_hd__mux4_4_0.A0" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6160,267 "a_3309_9708#" 128 4214,199
device msubckt sky130_fd_pr__pfet_01v8_hvt 3182 9636 3183 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2914_9360#" 60 0 "hgu_sarlogic_flat_0.x1.x8.S" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6160,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 3098 9636 3099 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2914_9360#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 7000,270 "hgu_sarlogic_flat_0.x1.x8.S" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2998 9636 2999 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2914_9360#" 60 0 "hgu_sarlogic_flat_0.x1.x8.S" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 7000,270
device msubckt sky130_fd_pr__pfet_01v8_hvt 2914 9636 2915 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2914_9360#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 13400,534 "hgu_sarlogic_flat_0.x1.x8.S" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2251 9636 2252 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1863_9386#" 60 0 "hgu_sarlogic_flat_0.x3.x5.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2167 9636 2168 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1863_9386#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x5.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 2083 9636 2084 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1863_9386#" 60 0 "hgu_sarlogic_flat_0.x3.x5.X" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1999 9636 2000 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1863_9386#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254 "hgu_sarlogic_flat_0.x3.x5.X" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1915 9636 1916 9637 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x3.x2.X" 60 0 "a_1863_9386#" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8_hvt 1727 9678 1728 9679 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1587_9386#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216 "hgu_sarlogic_flat_0.x3.x2.X" 158 8216,420
device msubckt sky130_fd_pr__pfet_01v8_hvt 1639 9678 1640 9679 l=30 w=158 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_1587_9386#" 158 8216,420 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 158 4582,216
device msubckt sky130_fd_pr__pfet_01v8_hvt 14649 9880 14650 9881 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14591_9880#" 84 4872,284 "a_14679_9742#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -50078 8793 -50077 8794 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 2200 36300,1166 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0 0
device msubckt sky130_fd_pr__pfet_01v8 -50174 8793 -50173 8794 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 2200 36300,1166 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 0 0
device msubckt sky130_fd_pr__pfet_01v8 -50270 8793 -50269 8794 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.vip" 1100 36300,1166 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8 -50366 8793 -50365 8794 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1100 36300,1166 "hgu_tah_0.vip" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8 -50462 8793 -50461 8794 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_tah_0.vip" 1100 36300,1166 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8 -50558 8793 -50557 8794 l=30 w=1100 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.VPWR" "hgu_tah_0.sw_n" 60 0 "hgu_cdac_half_1.hgu_cdac_unit_1.CTOP" 1100 68200,2324 "hgu_tah_0.vip" 1100 36300,1166
device msubckt sky130_fd_pr__pfet_01v8_hvt 14649 10018 14650 10019 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "a_14591_9880#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -52912 8614 -52911 8615 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 100 5800,316
device msubckt sky130_fd_pr__nfet_01v8 -53070 8614 -53069 8615 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_bot" 100 2900,158
device msubckt sky130_fd_pr__nfet_01v8 -53343 8614 -53342 8615 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316
device msubckt sky130_fd_pr__nfet_01v8 -53501 8614 -53500 8615 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].mimcap_top" 100 2900,158
device msubckt sky130_fd_pr__nfet_01v8 -53788 8614 -53787 8615 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316
device msubckt sky130_fd_pr__nfet_01v8 -53946 8614 -53945 8615 l=100 w=100 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 200 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 100 5800,316 "hgu_vgen_vref_0.adc_noise_decoup_cell1_1[7,4].mimcap_top" 100 2900,158
device msubckt sky130_fd_pr__nfet_01v8 -54364 8547 -54363 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -54448 8547 -54447 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54532 8547 -54531 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54616 8547 -54615 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n54752_8227#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_1.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54700 8547 -54699 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 60 0 "a_n54752_8227#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -54916 8547 -54915 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -55000 8547 -54999 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55084 8547 -55083 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55168 8547 -55167 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n55304_8227#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184 "hgu_vgen_vref_0.sky130_fd_sc_hd__buf_4_0.X" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55252 8547 -55251 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 60 0 "a_n55304_8227#" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 -55487 8547 -55486 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_2.Y" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -55763 8547 -55762 8548 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_vgen_vref_0.sky130_fd_sc_hd__inv_1_0.Y" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 16058 10322 16059 10323 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_16088_10322#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9349 10322 9350 10323 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_9379_10322#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 16058 10460 16059 10461 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16000_10460#" 84 4872,284 "a_16088_10322#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9349 10460 9350 10461 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9291_10460#" 84 4872,284 "a_9379_10322#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 16058 10598 16059 10599 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16000_10460#" 84 4872,284 "a_16088_10598#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9349 10598 9350 10599 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9291_10460#" 84 4872,284 "a_9379_10598#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 16058 10736 16059 10737 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16000_10736#" 84 4872,284 "a_16088_10598#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9349 10736 9350 10737 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9291_10736#" 84 4872,284 "a_9379_10598#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 2810 10390 2811 10391 l=30 w=380 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_2323_10792#" 380 22040,876 "hgu_sarlogic_flat_0.x2.x3.Y" 380 22040,876
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 10334 -6963 10335 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7022_10334#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 10472 -6963 10473 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7022_10334#" 84 4872,284 "a_n6934_10472#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 2341 10686 2342 10687 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2323_10792#" 60 0 "a_1945_10648#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 2137 10674 2138 10675 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1945_10648#" 60 0 "hgu_tah_0.sw_n" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 2041 10674 2042 10675 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1945_10648#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "hgu_tah_0.sw_n" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 1945 10674 1946 10675 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1945_10648#" 60 0 "hgu_tah_0.sw_n" 84 5208,292 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 1616 10641 1617 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_1448_10615#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1448 10641 1449 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1448_10615#" 60 0 "a_1382_10641#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 1352 10641 1353 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x3.A0" 60 0 "a_1019_10793#" 84 3990,179 "a_1382_10641#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 1227 10641 1228 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1161_10641#" 84 2772,150 "a_1019_10793#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 1131 10641 1132 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_1161_10641#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 16058 10874 16059 10875 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16000_10736#" 84 4872,284 "a_16088_10874#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 16526 10969 16527 10970 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 16336 10969 16337 10970 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 9349 10874 9350 10875 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9291_10736#" 84 4872,284 "a_9379_10874#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 16058 11012 16059 11013 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4872,284 "a_16088_10874#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9817 10969 9818 10970 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 9627 10969 9628 10970 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 2810 10874 2811 10875 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_2323_10792#" 84 4872,284 "hgu_sarlogic_flat_0.x2.x3.Y" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9349 11012 9350 11013 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4872,284 "a_9379_10874#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 2341 10889 2342 10890 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2323_10792#" 60 0 "a_1945_10648#" 252 14616,620 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 14616,620
device msubckt sky130_fd_pr__pfet_01v8 2137 10890 2138 10891 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_10648#" 60 0 "hgu_tah_0.sw_n" 252 8316,318 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 15624,628
device msubckt sky130_fd_pr__pfet_01v8 2041 10890 2042 10891 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_10648#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 8316,318 "hgu_tah_0.sw_n" 252 8316,318
device msubckt sky130_fd_pr__pfet_01v8 1945 10890 1946 10891 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_10648#" 60 0 "hgu_tah_0.sw_n" 252 15624,628 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 8316,318
device msubckt sky130_fd_pr__nfet_01v8 1022 10641 1023 10642 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1019_10793#" 60 0 "hgu_sarlogic_flat_0.x1.x3.X" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__nfet_01v8 789 10641 790 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222 "a_621_10615#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 621 10641 622 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_621_10615#" 60 0 "a_555_10641#" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5796,222
device msubckt sky130_fd_pr__nfet_01v8 525 10641 526 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x3.X" 60 0 "a_192_10793#" 84 3990,179 "a_555_10641#" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 400 10641 401 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_334_10641#" 84 2772,150 "a_192_10793#" 84 3990,179
device msubckt sky130_fd_pr__nfet_01v8 304 10641 305 10642 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4514,209 "a_334_10641#" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 1616 10968 1617 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_tah_0.sw" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_1448_10615#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 1520 10968 1521 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1448_10615#" 60 0 "a_1478_10968#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 1448 10968 1449 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_1019_10793#" 84 7728,268 "a_1478_10968#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 1234 10968 1235 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.A0" 60 0 "a_1161_10968#" 84 3066,157 "a_1019_10793#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 1131 10968 1132 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_tah_0.sw" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_1161_10968#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 1022 10891 1023 10892 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1019_10793#" 60 0 "hgu_sarlogic_flat_0.x1.x3.X" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__nfet_01v8 195 10641 196 10642 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_192_10793#" 60 0 "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 4514,209
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 10610 -6963 10611 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7022_10610#" 84 4872,284 "a_n6934_10472#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 10748 -6963 10749 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7022_10610#" 84 4872,284 "a_n6934_10748#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 789 10968 790 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_621_10615#" 84 4704,280
device msubckt sky130_fd_pr__pfet_01v8_hvt 693 10968 694 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_621_10615#" 60 0 "a_651_10968#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 621 10968 622 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "a_192_10793#" 84 7728,268 "a_651_10968#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 407 10968 408 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x3.X" 60 0 "a_334_10968#" 84 3066,157 "a_192_10793#" 84 7728,268
device msubckt sky130_fd_pr__pfet_01v8_hvt 304 10968 305 10969 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x8.S" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 6334,279 "a_334_10968#" 84 3066,157
device msubckt sky130_fd_pr__pfet_01v8_hvt 195 10891 196 10892 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_192_10793#" 60 0 "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6334,279
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 10886 -6963 10887 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7022_10886#" 84 4872,284 "a_n6934_10748#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 11024 -6963 11025 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7022_10886#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -7242 10981 -7241 10982 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x6.SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -7432 10981 -7431 10982 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x10.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 16526 11289 16527 11290 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x10.A" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 16336 11289 16337 11290 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 10273 11323 10274 11324 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 60 0 "a_10023_11461#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9817 11289 9818 11290 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x10.A" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 9627 11289 9628 11290 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 3564 11323 3565 11324 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 60 0 "a_3314_11461#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 15416 11467 15417 11468 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x6.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x6.floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 14684 11464 14685 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 14558 11464 14559 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 13472 11464 13473 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 13346 11464 13347 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 12260 11464 12261 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 12134 11464 12135 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 11048 11464 11049 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 10922 11464 10923 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8_hvt 10273 11461 10274 11462 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 60 0 "a_10023_11461#" 84 2604,146 "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10181 11461 10182 11462 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_10023_11461#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 10085 11461 10086 11462 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_10023_11461#" 84 5208,292 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8 8707 11467 8708 11468 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x6.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x6.floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 7975 11464 7976 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 7849 11464 7850 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 6763 11464 6764 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 6637 11464 6638 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 5551 11464 5552 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 5425 11464 5426 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 4339 11464 4340 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 4213 11464 4214 11465 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8_hvt 3564 11461 3565 11462 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 60 0 "a_3314_11461#" 84 2604,146 "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3472 11461 3473 11462 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_3314_11461#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 3376 11461 3377 11462 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 60 0 "a_3314_11461#" 84 5208,292 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 3113 11347 3114 11348 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 60 0 "hgu_sarlogic_flat_0.x2.x7.Y" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2874 11347 2875 11348 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x7.Y" 60 0 "hgu_sarlogic_flat_0.x2.x3.Y" 200 5400,254 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2790 11347 2791 11348 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x3.Y" 200 5400,254
device msubckt sky130_fd_pr__pfet_01v8 2542 11266 2543 11267 l=30 w=280 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x3.Y" 60 0 "a_2323_11578#" 280 16240,676 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 280 16240,676
device msubckt sky130_fd_pr__nfet_01v8 15063 11665 15064 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x7.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14331 11665 14332 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14209 11665 14210 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 13119 11665 13120 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12997 11665 12998 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 11781 11665 11782 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 11659 11665 11660 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 10925 11665 10926 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x2.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x2.floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4956,286
device msubckt sky130_fd_pr__nfet_01v8 10273 11664 10274 11665 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 60 0 "a_10023_11664#" 84 2604,146 "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10181 11664 10182 11665 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_10023_11664#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 10085 11664 10086 11665 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_10023_11664#" 84 5208,292 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 8354 11665 8355 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x7.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7622 11665 7623 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7500 11665 7501 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 6410 11665 6411 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6288 11665 6289 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 5072 11665 5073 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 4950 11665 4951 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 4216 11665 4217 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x2.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x2.floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4956,286
device msubckt sky130_fd_pr__nfet_01v8 3564 11664 3565 11665 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 60 0 "a_3314_11664#" 84 2604,146 "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3472 11664 3473 11665 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_3314_11664#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 3376 11664 3377 11665 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 60 0 "a_3314_11664#" 84 5208,292 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8 2341 11295 2342 11296 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2323_11578#" 60 0 "a_1945_11268#" 252 14616,620 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 14616,620
device msubckt sky130_fd_pr__pfet_01v8 2137 11294 2138 11295 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_11268#" 60 0 "hgu_tah_0.sw" 252 8316,318 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 15624,628
device msubckt sky130_fd_pr__pfet_01v8 2041 11294 2042 11295 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_11268#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 8316,318 "hgu_tah_0.sw" 252 8316,318
device msubckt sky130_fd_pr__pfet_01v8 1945 11294 1946 11295 l=30 w=252 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1945_11268#" 60 0 "hgu_tah_0.sw" 252 15624,628 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 252 8316,318
device msubckt sky130_fd_pr__pfet_01v8_hvt 1662 11366 1663 11367 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_tah_0.sw" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_407_11578#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1578 11366 1579 11367 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_407_11578#" 60 0 "a_406_11482#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 1390 11360 1391 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_1325_11738#" 84 2646,147 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 1297 11360 1298 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_406_11482#" 60 0 "a_879_11334#" 84 2268,138 "a_1325_11738#" 84 2646,147
device msubckt sky130_fd_pr__pfet_01v8_hvt 1213 11360 1214 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_407_11578#" 60 0 "a_1123_11360#" 84 3780,174 "a_879_11334#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 1093 11360 1094 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_611_11594#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_1123_11360#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 987 11360 988 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x9.Y" 60 0 "a_611_11594#" 84 5880,246 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__nfet_01v8 16083 11849 16084 11850 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_11849#" 84 1764,126 "a_16113_11849#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 11849 16012 11850 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 84 4872,284 "a_16041_11849#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 10273 11802 10274 11803 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.x5[0].delay_signal" 60 0 "a_10023_11664#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3113 11667 3114 11668 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.OUT" 60 0 "hgu_sarlogic_flat_0.x2.x7.Y" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2874 11667 2875 11668 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x7.Y" 60 0 "a_2820_11667#" 130 3510,184 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2790 11667 2791 11668 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "hgu_sarlogic_flat_0.x2.x3.Y" 130 6760,364 "a_2820_11667#" 130 3510,184
device msubckt sky130_fd_pr__nfet_01v8 2542 11665 2543 11666 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x3.Y" 60 0 "a_2323_11578#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 2341 11666 2342 11667 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2323_11578#" 60 0 "a_1945_11268#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 2137 11678 2138 11679 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1945_11268#" 60 0 "hgu_tah_0.sw" 84 2772,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 2041 11678 2042 11679 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1945_11268#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "hgu_tah_0.sw" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 1945 11678 1946 11679 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1945_11268#" 60 0 "hgu_tah_0.sw" 84 5208,292 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 9374 11849 9375 11850 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_11849#" 84 1764,126 "a_9404_11849#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 11849 9303 11850 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 84 4872,284 "a_9332_11849#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3564 11802 3565 11803 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x3.x5[0].delay_signal" 60 0 "a_3314_11664#" 84 4872,284 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 1662 11726 1663 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_tah_0.sw" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_407_11578#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1578 11726 1579 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_407_11578#" 60 0 "a_406_11482#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__nfet_01v8 1390 11726 1391 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 60 0 "a_1325_11738#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272
device msubckt sky130_fd_pr__pfet_01v8_hvt 879 11360 880 11361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_879_11334#" 60 0 "a_825_11360#" 168 4536,222 "a_611_11594#" 168 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 795 11360 796 11361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n134_11726#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_825_11360#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 658 11360 659 11361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_611_11594#" 60 0 "a_544_11360#" 168 6972,282 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 514 11360 515 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_407_11578#" 60 0 "a_108_11334#" 84 2268,138 "a_544_11360#" 84 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 430 11360 431 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_406_11482#" 60 0 "a_342_11360#" 84 3696,172 "a_108_11334#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 312 11360 313 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n447_11350#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_342_11360#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 204 11360 205 11361 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x9.Y" 60 0 "a_n447_11350#" 84 4914,234 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__nfet_01v8 1295 11738 1296 11739 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_407_11578#" 60 0 "a_879_11334#" 72 2736,148 "a_1325_11738#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 1189 11738 1190 11739 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_406_11482#" 60 0 "a_1123_11726#" 72 2682,150 "a_879_11334#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 1093 11726 1094 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_611_11594#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_1123_11726#" 84 2682,150
device msubckt sky130_fd_pr__nfet_01v8 983 11726 984 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x9.Y" 60 0 "a_747_11682#" 84 4040,198 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 883 11682 884 11683 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_879_11334#" 60 0 "a_611_11594#" 128 3456,182 "a_747_11682#" 128 4040,198
device msubckt sky130_fd_pr__nfet_01v8 799 11682 800 11683 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n134_11726#" 60 0 "a_747_11682#" 128 6656,360 "a_611_11594#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 611 11682 612 11683 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_611_11594#" 60 0 "a_546_11738#" 128 3740,193 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 108 11360 109 11361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_108_11334#" 60 0 "a_66_11360#" 168 3528,210 "a_n447_11350#" 168 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 36 11360 37 11361 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n134_11726#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440 "a_66_11360#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt -162 11428 -161 11429 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x10.Y" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267 "a_n134_11726#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt -259 11360 -258 11361 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n447_11350#" 60 0 "hgu_sarlogic_flat_0.x1.x27.Q_N" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt -447 11376 -446 11377 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n447_11350#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265 "a_n542_11334#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt -542 11360 -541 11361 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_n542_11334#" 60 0 "hgu_sarlogic_flat_0.x1.x3.A0" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265
device msubckt sky130_fd_pr__pfet_01v8_hvt -757 11360 -756 11361 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x1.x10.Y" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -1179 11335 -1178 11336 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_n1149_11335#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -7242 11301 -7241 11302 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x6.SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -7432 11301 -7431 11302 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x10.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt -991 11473 -990 11474 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_n1149_11335#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt -1087 11473 -1086 11474 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.OUT" 60 0 "a_n1149_11335#" 84 2604,146 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt -1179 11473 -1178 11474 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x4.OUT" 84 4872,284 "a_n1149_11335#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 516 11738 517 11739 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_406_11482#" 60 0 "a_108_11334#" 72 2844,151 "a_546_11738#" 72 3740,193
device msubckt sky130_fd_pr__nfet_01v8 407 11738 408 11739 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_407_11578#" 60 0 "a_342_11726#" 72 2640,149 "a_108_11334#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 312 11726 313 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n447_11350#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_342_11726#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 226 11726 227 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x9.Y" 60 0 "a_n28_11682#" 84 4796,216 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 108 11682 109 11683 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_108_11334#" 60 0 "a_n447_11350#" 128 3456,182 "a_n28_11682#" 128 4796,216
device msubckt sky130_fd_pr__nfet_01v8 24 11682 25 11683 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n134_11726#" 60 0 "a_n28_11682#" 128 6656,360 "a_n447_11350#" 128 3456,182
device msubckt sky130_fd_pr__nfet_01v8 -164 11726 -163 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x10.Y" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n134_11726#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -259 11680 -258 11681 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n447_11350#" 60 0 "hgu_sarlogic_flat_0.x1.x27.Q_N" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__pfet_01v8 -1828 11476 -1827 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -1954 11476 -1953 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -3040 11476 -3039 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -3166 11476 -3165 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -4252 11476 -4251 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -4378 11476 -4377 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -5464 11476 -5463 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -5590 11476 -5589 11477 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -6322 11479 -6321 11480 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x4.x6.SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x6.floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -447 11726 -446 11727 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n447_11350#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195 "a_n542_11334#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 -542 11680 -541 11681 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_n542_11334#" 60 0 "hgu_sarlogic_flat_0.x1.x3.A0" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195
device msubckt sky130_fd_pr__nfet_01v8 -757 11680 -756 11681 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x1.x10.Y" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -991 11676 -990 11677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_n1149_11676#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 -1087 11676 -1086 11677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.OUT" 60 0 "a_n1149_11676#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 -1179 11676 -1178 11677 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x4.OUT" 84 4872,284 "a_n1149_11676#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 -1831 11677 -1830 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x2.SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4956,286 "hgu_sarlogic_flat_0.x1.x4.x2.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -2565 11677 -2564 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -2687 11677 -2686 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 -3903 11677 -3902 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -4025 11677 -4024 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 -5115 11677 -5114 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -5237 11677 -5236 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 -5969 11677 -5968 11678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x4.x7.floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -1179 11814 -1178 11815 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_n1149_11676#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6917 11861 -6916 11862 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_11861#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 11861 -6988 11862 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_11861#" 84 4872,284 "a_n6959_11861#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 11987 16084 11988 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_11987#" 84 1764,126 "a_16113_11849#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 11987 16012 11988 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_15953_11987#" 84 4872,284 "a_16041_11987#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 11987 9375 11988 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_11987#" 84 1764,126 "a_9404_11849#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 11987 9303 11988 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9244_11987#" 84 4872,284 "a_9332_11987#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 11999 -6916 12000 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_11999#" 84 1764,126 "a_n6887_11999#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 11999 -6988 12000 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_11861#" 84 4872,284 "a_n6959_11999#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 12125 16084 12126 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_12125#" 84 1764,126 "a_16113_12125#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 12125 16012 12126 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_15953_11987#" 84 4872,284 "a_16041_12125#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 12125 9375 12126 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_12125#" 84 1764,126 "a_9404_12125#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 12125 9303 12126 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9244_11987#" 84 4872,284 "a_9332_12125#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 12137 -6916 12138 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_12137#" 84 1764,126 "a_n6887_11999#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 12137 -6988 12138 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_12137#" 84 4872,284 "a_n6959_12137#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 12263 16084 12264 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_12263#" 84 1764,126 "a_16113_12125#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 12263 16012 12264 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_15953_12263#" 84 4872,284 "a_16041_12263#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 12263 9375 12264 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_12263#" 84 1764,126 "a_9404_12125#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 12263 9303 12264 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9244_12263#" 84 4872,284 "a_9332_12263#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 12275 -6916 12276 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_12275#" 84 1764,126 "a_n6887_12275#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 12275 -6988 12276 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_12137#" 84 4872,284 "a_n6959_12275#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 12401 16084 12402 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_12401#" 84 1764,126 "a_16113_12401#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 12401 16012 12402 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_15953_12263#" 84 4872,284 "a_16041_12401#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 12401 9375 12402 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_12401#" 84 1764,126 "a_9404_12401#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 12401 9303 12402 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9244_12263#" 84 4872,284 "a_9332_12401#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 12413 -6916 12414 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_12413#" 84 1764,126 "a_n6887_12275#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 12413 -6988 12414 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_12413#" 84 4872,284 "a_n6959_12413#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 12539 16084 12540 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_12539#" 84 1764,126 "a_16113_12401#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 12539 16012 12540 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_15953_12539#" 84 4872,284 "a_16041_12539#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 12539 9375 12540 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_12539#" 84 1764,126 "a_9404_12401#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 12539 9303 12540 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9244_12539#" 84 4872,284 "a_9332_12539#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 12677 16084 12678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_12677#" 84 1764,126 "a_16113_12677#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 12677 16012 12678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_15953_12539#" 84 4872,284 "a_16041_12677#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 12551 -6916 12552 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_12551#" 84 1764,126 "a_n6887_12551#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 12551 -6988 12552 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_12413#" 84 4872,284 "a_n6959_12551#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 12677 9375 12678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_12677#" 84 1764,126 "a_9404_12677#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 12677 9303 12678 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9244_12539#" 84 4872,284 "a_9332_12677#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 12689 -6916 12690 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_12689#" 84 1764,126 "a_n6887_12551#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 12689 -6988 12690 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_12689#" 84 4872,284 "a_n6959_12689#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16083 12815 16084 12816 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16041_12815#" 84 1764,126 "a_16113_12677#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16011 12815 16012 12816 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_16041_12815#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9374 12815 9375 12816 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "a_9332_12815#" 84 1764,126 "a_9404_12677#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9302 12815 9303 12816 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x2.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_9332_12815#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 12827 -6916 12828 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n6959_12827#" 84 1764,126 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 12827 -6988 12828 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x4.x9.input_stack" 60 0 "a_n7047_12689#" 84 4872,284 "a_n6959_12827#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 13347 -6916 13348 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_13347#" 84 1764,126 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 13347 -6988 13348 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_13347#" 84 4872,284 "a_n6959_13347#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 13485 -6916 13486 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_13485#" 84 1764,126 "a_n6887_13485#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 13485 -6988 13486 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_13347#" 84 4872,284 "a_n6959_13485#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 13623 -6916 13624 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_13623#" 84 1764,126 "a_n6887_13485#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 13623 -6988 13624 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_13623#" 84 4872,284 "a_n6959_13623#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8_lvt -11633 13609 -11632 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -11761 13609 -11760 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -11889 13609 -11888 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12017 13609 -12016 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12145 13609 -12144 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12273 13609 -12272 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12401 13609 -12400 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12529 13609 -12528 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12657 13609 -12656 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12785 13609 -12784 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -12913 13609 -12912 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13041 13609 -13040 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13169 13609 -13168 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13297 13609 -13296 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13425 13609 -13424 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13553 13609 -13552 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13681 13609 -13680 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13809 13609 -13808 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -13937 13609 -13936 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14065 13609 -14064 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14193 13609 -14192 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14321 13609 -14320 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14449 13609 -14448 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14577 13609 -14576 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14705 13609 -14704 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14833 13609 -14832 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -14961 13609 -14960 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15089 13609 -15088 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15217 13609 -15216 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15345 13609 -15344 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15473 13609 -15472 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15601 13609 -15600 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15729 13609 -15728 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15857 13609 -15856 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -15985 13609 -15984 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16113 13609 -16112 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16241 13609 -16240 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16369 13609 -16368 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16497 13609 -16496 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16625 13609 -16624 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16753 13609 -16752 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -16881 13609 -16880 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17009 13609 -17008 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17137 13609 -17136 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17265 13609 -17264 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17393 13609 -17392 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17521 13609 -17520 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17649 13609 -17648 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17777 13609 -17776 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -17905 13609 -17904 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18033 13609 -18032 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18161 13609 -18160 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18289 13609 -18288 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18417 13609 -18416 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18545 13609 -18544 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18673 13609 -18672 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18801 13609 -18800 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -18929 13609 -18928 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19057 13609 -19056 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19185 13609 -19184 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19313 13609 -19312 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19441 13609 -19440 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19569 13609 -19568 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -19697 13609 -19696 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29273 13609 -29272 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -29401 13609 -29400 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29529 13609 -29528 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29657 13609 -29656 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29785 13609 -29784 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -29913 13609 -29912 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30041 13609 -30040 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30169 13609 -30168 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30297 13609 -30296 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30425 13609 -30424 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30553 13609 -30552 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30681 13609 -30680 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30809 13609 -30808 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -30937 13609 -30936 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31065 13609 -31064 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31193 13609 -31192 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31321 13609 -31320 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31449 13609 -31448 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31577 13609 -31576 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31705 13609 -31704 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31833 13609 -31832 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -31961 13609 -31960 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32089 13609 -32088 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32217 13609 -32216 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32345 13609 -32344 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32473 13609 -32472 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32601 13609 -32600 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32729 13609 -32728 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32857 13609 -32856 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -32985 13609 -32984 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -33113 13609 -33112 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -33241 13609 -33240 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39085 13609 -39084 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -39213 13609 -39212 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39341 13609 -39340 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39469 13609 -39468 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39597 13609 -39596 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39725 13609 -39724 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39853 13609 -39852 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -39981 13609 -39980 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40109 13609 -40108 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40237 13609 -40236 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40365 13609 -40364 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40493 13609 -40492 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40621 13609 -40620 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40749 13609 -40748 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -40877 13609 -40876 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -41005 13609 -41004 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -44674 13609 -44673 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -44802 13609 -44801 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -44930 13609 -44929 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45058 13609 -45057 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45186 13609 -45185 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45314 13609 -45313 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45442 13609 -45441 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45570 13609 -45569 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -46805 13609 -46804 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -46933 13609 -46932 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<2>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47061 13609 -47060 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47189 13609 -47188 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<2>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -48325 13609 -48324 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<1>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -48453 13609 -48452 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<1>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -49381 13609 -49380 13610 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.db<0>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10680 13822 10681 13823 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_13822#" 84 1764,126 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 13822 10609 13823 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_13822#" 84 4872,284 "a_10638_13822#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 13822 3972 13823 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_13822#" 84 1764,126 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 13822 3900 13823 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_13822#" 84 4872,284 "a_3929_13822#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 13761 -6916 13762 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_13761#" 84 1764,126 "a_n6887_13761#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 13761 -6988 13762 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_13623#" 84 4872,284 "a_n6959_13761#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 10680 13960 10681 13961 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_13960#" 84 1764,126 "a_10710_13960#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 13960 10609 13961 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_13822#" 84 4872,284 "a_10638_13960#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 13960 3972 13961 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_13960#" 84 1764,126 "a_4001_13960#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 13960 3900 13961 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_13822#" 84 4872,284 "a_3929_13960#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 13899 -6916 13900 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_13899#" 84 1764,126 "a_n6887_13761#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 13899 -6988 13900 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_13899#" 84 4872,284 "a_n6959_13899#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_lvt -11633 13825 -11632 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -11761 13825 -11760 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -11889 13825 -11888 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12017 13825 -12016 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12145 13825 -12144 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12273 13825 -12272 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12401 13825 -12400 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12529 13825 -12528 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12657 13825 -12656 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12785 13825 -12784 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -12913 13825 -12912 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13041 13825 -13040 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13169 13825 -13168 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13297 13825 -13296 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13425 13825 -13424 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13553 13825 -13552 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13681 13825 -13680 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13809 13825 -13808 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -13937 13825 -13936 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14065 13825 -14064 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14193 13825 -14192 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14321 13825 -14320 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14449 13825 -14448 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14577 13825 -14576 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14705 13825 -14704 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14833 13825 -14832 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -14961 13825 -14960 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15089 13825 -15088 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15217 13825 -15216 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15345 13825 -15344 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15473 13825 -15472 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15601 13825 -15600 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15729 13825 -15728 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15857 13825 -15856 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -15985 13825 -15984 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16113 13825 -16112 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16241 13825 -16240 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16369 13825 -16368 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16497 13825 -16496 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16625 13825 -16624 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16753 13825 -16752 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -16881 13825 -16880 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17009 13825 -17008 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17137 13825 -17136 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17265 13825 -17264 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17393 13825 -17392 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17521 13825 -17520 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17649 13825 -17648 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17777 13825 -17776 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -17905 13825 -17904 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18033 13825 -18032 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18161 13825 -18160 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18289 13825 -18288 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18417 13825 -18416 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18545 13825 -18544 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18673 13825 -18672 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18801 13825 -18800 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -18929 13825 -18928 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19057 13825 -19056 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19185 13825 -19184 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19313 13825 -19312 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19441 13825 -19440 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19569 13825 -19568 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -19697 13825 -19696 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29273 13825 -29272 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -29401 13825 -29400 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29529 13825 -29528 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29657 13825 -29656 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29785 13825 -29784 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -29913 13825 -29912 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30041 13825 -30040 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30169 13825 -30168 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30297 13825 -30296 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30425 13825 -30424 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30553 13825 -30552 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30681 13825 -30680 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30809 13825 -30808 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -30937 13825 -30936 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31065 13825 -31064 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31193 13825 -31192 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31321 13825 -31320 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31449 13825 -31448 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31577 13825 -31576 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31705 13825 -31704 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31833 13825 -31832 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -31961 13825 -31960 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32089 13825 -32088 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32217 13825 -32216 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32345 13825 -32344 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32473 13825 -32472 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32601 13825 -32600 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32729 13825 -32728 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32857 13825 -32856 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -32985 13825 -32984 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -33113 13825 -33112 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -33241 13825 -33240 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39085 13825 -39084 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -39213 13825 -39212 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39341 13825 -39340 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39469 13825 -39468 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39597 13825 -39596 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39725 13825 -39724 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39853 13825 -39852 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -39981 13825 -39980 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40109 13825 -40108 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40237 13825 -40236 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40365 13825 -40364 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40493 13825 -40492 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40621 13825 -40620 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40749 13825 -40748 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -40877 13825 -40876 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -41005 13825 -41004 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -44674 13825 -44673 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -44802 13825 -44801 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -44930 13825 -44929 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45058 13825 -45057 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45186 13825 -45185 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45314 13825 -45313 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45442 13825 -45441 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45570 13825 -45569 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -46805 13825 -46804 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -46933 13825 -46932 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<2>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47061 13825 -47060 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47189 13825 -47188 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<2>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -48325 13825 -48324 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<1>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -48453 13825 -48452 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<1>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -49381 13825 -49380 13826 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.db<0>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_2.x1.CBOT" 168 9744,452
device msubckt sky130_fd_pr__nfet_01v8 10680 14098 10681 14099 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_14098#" 84 1764,126 "a_10710_13960#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 14098 10609 14099 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_14098#" 84 4872,284 "a_10638_14098#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 14098 3972 14099 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_14098#" 84 1764,126 "a_4001_13960#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 14098 3900 14099 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_14098#" 84 4872,284 "a_3929_14098#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 10680 14236 10681 14237 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_14236#" 84 1764,126 "a_10710_14236#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 14236 10609 14237 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_14098#" 84 4872,284 "a_10638_14236#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 14236 3972 14237 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_14236#" 84 1764,126 "a_4001_14236#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 14236 3900 14237 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_14098#" 84 4872,284 "a_3929_14236#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 1340 14118 1341 14119 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x2.x1.x4.Y" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1064 14118 1065 14119 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x2.x1.x3.Y" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -6917 14037 -6916 14038 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_14037#" 84 1764,126 "a_n6887_14037#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 14037 -6988 14038 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_13899#" 84 4872,284 "a_n6959_14037#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -6917 14175 -6916 14176 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_14175#" 84 1764,126 "a_n6887_14037#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 14175 -6988 14176 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_14175#" 84 4872,284 "a_n6959_14175#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 10680 14374 10681 14375 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_14374#" 84 1764,126 "a_10710_14236#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 14374 10609 14375 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_14374#" 84 4872,284 "a_10638_14374#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 14374 3972 14375 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_14374#" 84 1764,126 "a_4001_14236#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 14374 3900 14375 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_14374#" 84 4872,284 "a_3929_14374#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 10680 14512 10681 14513 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_14512#" 84 1764,126 "a_10710_14512#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 14512 10609 14513 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_14374#" 84 4872,284 "a_10638_14512#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 14512 3972 14513 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_14512#" 84 1764,126 "a_4001_14512#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 14512 3900 14513 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_14374#" 84 4872,284 "a_3929_14512#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 1340 14368 1341 14369 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x1.x4.Y" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 1064 14368 1065 14369 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x1.x3.Y" 200 10400,504
device msubckt sky130_fd_pr__nfet_01v8 -1179 14360 -1178 14361 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_n1149_14360#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6917 14313 -6916 14314 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n6959_14313#" 84 1764,126 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -6989 14313 -6988 14314 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7047_14175#" 84 4872,284 "a_n6959_14313#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 -757 14450 -756 14451 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x1.x9.Y" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_lvt -20601 14231 -20600 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -20729 14231 -20728 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -20857 14231 -20856 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -20985 14231 -20984 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21113 14231 -21112 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21241 14231 -21240 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21369 14231 -21368 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21497 14231 -21496 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21625 14231 -21624 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21753 14231 -21752 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -21881 14231 -21880 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22009 14231 -22008 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22137 14231 -22136 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22265 14231 -22264 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22393 14231 -22392 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22521 14231 -22520 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22649 14231 -22648 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22777 14231 -22776 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -22905 14231 -22904 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23033 14231 -23032 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23161 14231 -23160 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23289 14231 -23288 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23417 14231 -23416 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23545 14231 -23544 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23673 14231 -23672 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23801 14231 -23800 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -23929 14231 -23928 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24057 14231 -24056 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24185 14231 -24184 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24313 14231 -24312 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24441 14231 -24440 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24569 14231 -24568 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24697 14231 -24696 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24825 14231 -24824 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -24953 14231 -24952 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25081 14231 -25080 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25209 14231 -25208 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25337 14231 -25336 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25465 14231 -25464 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25593 14231 -25592 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25721 14231 -25720 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25849 14231 -25848 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -25977 14231 -25976 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26105 14231 -26104 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26233 14231 -26232 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26361 14231 -26360 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26489 14231 -26488 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26617 14231 -26616 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26745 14231 -26744 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -26873 14231 -26872 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27001 14231 -27000 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27129 14231 -27128 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27257 14231 -27256 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27385 14231 -27384 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27513 14231 -27512 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27641 14231 -27640 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27769 14231 -27768 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -27897 14231 -27896 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28025 14231 -28024 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28153 14231 -28152 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28281 14231 -28280 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28409 14231 -28408 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28537 14231 -28536 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -28665 14231 -28664 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -34534 14231 -34533 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -34662 14231 -34661 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -34790 14231 -34789 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -34918 14231 -34917 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35046 14231 -35045 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35174 14231 -35173 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35302 14231 -35301 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35430 14231 -35429 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35558 14231 -35557 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35686 14231 -35685 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35814 14231 -35813 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -35942 14231 -35941 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36070 14231 -36069 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36198 14231 -36197 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36326 14231 -36325 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36454 14231 -36453 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36582 14231 -36581 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36710 14231 -36709 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36838 14231 -36837 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -36966 14231 -36965 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37094 14231 -37093 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37222 14231 -37221 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37350 14231 -37349 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37478 14231 -37477 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37606 14231 -37605 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37734 14231 -37733 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37862 14231 -37861 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -37990 14231 -37989 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38118 14231 -38117 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38246 14231 -38245 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38374 14231 -38373 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -38502 14231 -38501 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -41669 14231 -41668 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -41797 14231 -41796 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -41925 14231 -41924 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42053 14231 -42052 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42181 14231 -42180 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42309 14231 -42308 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42437 14231 -42436 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42565 14231 -42564 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42693 14231 -42692 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42821 14231 -42820 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -42949 14231 -42948 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43077 14231 -43076 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43205 14231 -43204 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43333 14231 -43332 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43461 14231 -43460 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -43589 14231 -43588 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45186 14231 -45185 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -45314 14231 -45313 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45442 14231 -45441 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45570 14231 -45569 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45698 14231 -45697 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45826 14231 -45825 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -45954 14231 -45953 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -46082 14231 -46081 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47317 14231 -47316 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -47445 14231 -47444 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<2>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47573 14231 -47572 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -47701 14231 -47700 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<2>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -48453 14231 -48452 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<1>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt -48581 14231 -48580 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<1>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -49381 14231 -49380 14232 l=70 w=168 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_half_1.d<0>" 140 0 "hgu_cdac_half_1.inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" 168 9744,452
device msubckt sky130_fd_pr__nfet_01v8 -991 14498 -990 14499 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_n1149_14360#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 -1087 14498 -1086 14499 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.OUT" 60 0 "a_n1149_14360#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 -1179 14498 -1178 14499 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.OUT" 84 4872,284 "a_n1149_14360#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 -1831 14497 -1830 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x2.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4956,286 "hgu_sarlogic_flat_0.x1.x2.x2.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -2565 14497 -2564 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -2687 14497 -2686 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 -3903 14497 -3902 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -4025 14497 -4024 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 -5115 14497 -5114 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -5237 14497 -5236 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 -5969 14497 -5968 14498 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x7.floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10680 14650 10681 14651 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_14650#" 84 1764,126 "a_10710_14512#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 14650 10609 14651 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_14650#" 84 4872,284 "a_10638_14650#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 3971 14650 3972 14651 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_14650#" 84 1764,126 "a_4001_14512#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 14650 3900 14651 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_14650#" 84 4872,284 "a_3929_14650#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8_lvt -20601 14531 -20600 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -20729 14531 -20728 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -20857 14531 -20856 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -20985 14531 -20984 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21113 14531 -21112 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21241 14531 -21240 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21369 14531 -21368 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21497 14531 -21496 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21625 14531 -21624 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21753 14531 -21752 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -21881 14531 -21880 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22009 14531 -22008 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22137 14531 -22136 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22265 14531 -22264 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22393 14531 -22392 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22521 14531 -22520 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22649 14531 -22648 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22777 14531 -22776 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -22905 14531 -22904 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23033 14531 -23032 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23161 14531 -23160 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23289 14531 -23288 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23417 14531 -23416 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23545 14531 -23544 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23673 14531 -23672 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23801 14531 -23800 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -23929 14531 -23928 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24057 14531 -24056 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24185 14531 -24184 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24313 14531 -24312 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24441 14531 -24440 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24569 14531 -24568 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24697 14531 -24696 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24825 14531 -24824 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -24953 14531 -24952 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25081 14531 -25080 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25209 14531 -25208 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25337 14531 -25336 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25465 14531 -25464 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25593 14531 -25592 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25721 14531 -25720 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25849 14531 -25848 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -25977 14531 -25976 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26105 14531 -26104 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26233 14531 -26232 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26361 14531 -26360 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26489 14531 -26488 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26617 14531 -26616 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26745 14531 -26744 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -26873 14531 -26872 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27001 14531 -27000 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27129 14531 -27128 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27257 14531 -27256 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27385 14531 -27384 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27513 14531 -27512 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27641 14531 -27640 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27769 14531 -27768 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -27897 14531 -27896 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28025 14531 -28024 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28153 14531 -28152 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28281 14531 -28280 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28409 14531 -28408 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28537 14531 -28536 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -28665 14531 -28664 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<6>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -34534 14531 -34533 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -34662 14531 -34661 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -34790 14531 -34789 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -34918 14531 -34917 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35046 14531 -35045 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35174 14531 -35173 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35302 14531 -35301 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35430 14531 -35429 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35558 14531 -35557 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35686 14531 -35685 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35814 14531 -35813 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -35942 14531 -35941 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36070 14531 -36069 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36198 14531 -36197 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36326 14531 -36325 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36454 14531 -36453 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36582 14531 -36581 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36710 14531 -36709 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36838 14531 -36837 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -36966 14531 -36965 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37094 14531 -37093 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37222 14531 -37221 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37350 14531 -37349 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37478 14531 -37477 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37606 14531 -37605 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37734 14531 -37733 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37862 14531 -37861 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -37990 14531 -37989 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38118 14531 -38117 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38246 14531 -38245 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38374 14531 -38373 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -38502 14531 -38501 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<5>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -41669 14531 -41668 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -41797 14531 -41796 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -41925 14531 -41924 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42053 14531 -42052 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42181 14531 -42180 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42309 14531 -42308 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42437 14531 -42436 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42565 14531 -42564 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42693 14531 -42692 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42821 14531 -42820 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -42949 14531 -42948 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43077 14531 -43076 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43205 14531 -43204 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43333 14531 -43332 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43461 14531 -43460 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -43589 14531 -43588 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<4>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45186 14531 -45185 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -45314 14531 -45313 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45442 14531 -45441 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45570 14531 -45569 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45698 14531 -45697 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45826 14531 -45825 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -45954 14531 -45953 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -46082 14531 -46081 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<3>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47317 14531 -47316 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -47445 14531 -47444 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<2>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47573 14531 -47572 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<2>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -47701 14531 -47700 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<2>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -48453 14531 -48452 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<1>" 140 0 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt -48581 14531 -48580 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<1>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -49381 14531 -49380 14532 l=70 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_cdac_half_1.d<0>" 140 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "hgu_cdac_half_1.hgu_cdac_8bit_array_3.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 16418 14835 16419 14836 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_16448_14835#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10680 14788 10681 14789 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10638_14788#" 84 1764,126 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10608 14788 10609 14789 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10550_14650#" 84 4872,284 "a_10638_14788#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9709 14835 9710 14836 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4872,284 "a_9739_14835#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3971 14788 3972 14789 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3929_14788#" 84 1764,126 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3899 14788 3900 14789 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3841_14650#" 84 4872,284 "a_3929_14788#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 16606 14973 16607 14974 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_16448_14835#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 16510 14973 16511 14974 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16448_14835#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 16418 14973 16419 14974 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 84 4872,284 "a_16448_14835#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 15766 14972 15767 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x2.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4956,286 "hgu_sarlogic_flat_0.x2.x2.x1.x2.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 15032 14972 15033 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14910 14972 14911 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 13694 14972 13695 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 13572 14972 13573 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 12482 14972 12483 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12360 14972 12361 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 11628 14972 11629 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x7.floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3227 14758 3228 14759 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_3080_14774#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 5960,265 "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 3132 14774 3133 14775 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2373_14732#" 60 0 "a_3080_14774#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 5960,265
device msubckt sky130_fd_pr__nfet_01v8 9897 14973 9898 14974 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150 "a_9739_14835#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 9801 14973 9802 14974 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_9739_14835#" 84 2604,146 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 9709 14973 9710 14974 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 84 4872,284 "a_9739_14835#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 9057 14972 9058 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x2.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4956,286 "hgu_sarlogic_flat_0.x2.x2.x4.x2.floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 8323 14972 8324 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 8201 14972 8202 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x3[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 6985 14972 6986 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6863 14972 6864 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 5773 14972 5774 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 3864,176 "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 5651 14972 5652 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x4[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 4919 14972 4920 14973 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x7.floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 2944 14758 2945 14759 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2373_14732#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 6156,267 "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 2847 14826 2848 14827 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x4.Y" 60 0 "a_1886_14958#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 6156,267
device msubckt sky130_fd_pr__pfet_01v8_hvt 2649 14758 2650 14759 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1886_14958#" 60 0 "a_2607_14758#" 168 3528,210 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8736,440
device msubckt sky130_fd_pr__pfet_01v8_hvt 2577 14758 2578 14759 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2199_15136#" 60 0 "a_2373_14732#" 168 4914,234 "a_2607_14758#" 168 3528,210
device msubckt sky130_fd_pr__pfet_01v8_hvt 2481 14758 2482 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162 "a_2373_14732#" 84 4914,234
device msubckt sky130_fd_pr__pfet_01v8_hvt 2373 14758 2374 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_2373_14732#" 60 0 "a_2285_14758#" 84 3696,172 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3276,162
device msubckt sky130_fd_pr__pfet_01v8_hvt 2255 14758 2256 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1137_14764#" 60 0 "a_2199_15136#" 84 2268,138 "a_2285_14758#" 84 3696,172
device msubckt sky130_fd_pr__pfet_01v8_hvt 2171 14758 2172 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_971_14764#" 60 0 "a_2057_14758#" 84 6972,282 "a_2199_15136#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 16606 15176 16607 15177 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_16448_15176#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt 16510 15176 16511 15177 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 60 0 "a_16448_15176#" 84 2604,146 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 16418 15176 16419 15177 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.OUT" 84 4872,284 "a_16448_15176#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 15769 15173 15770 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 15643 15173 15644 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 14557 15173 14558 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 14431 15173 14432 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 13345 15173 13346 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 13219 15173 13220 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 12133 15173 12134 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 12007 15173 12008 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 11275 15170 11276 15171 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x6.floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9897 15176 9898 15177 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_9739_15176#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt 9801 15176 9802 15177 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_9739_15176#" 84 2604,146 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 9709 15176 9710 15177 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 84 4872,284 "a_9739_15176#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 9060 15173 9061 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 8934 15173 8935 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 7848 15173 7849 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 7722 15173 7723 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 6636 15173 6637 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 6510 15173 6511 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 5424 15173 5425 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 5298 15173 5299 15174 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 4566 15170 4567 15171 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x6.floating" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3227 15078 3228 15079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_3080_14774#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3132 15124 3133 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2373_14732#" 60 0 "a_3080_14774#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 2944 15078 2945 15079 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2373_14732#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 3880,195 "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 2849 15124 2850 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x4.Y" 60 0 "a_1886_14958#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3880,195
device msubckt sky130_fd_pr__nfet_01v8 2661 15080 2662 15081 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1886_14958#" 60 0 "a_2373_14732#" 128 3456,182 "a_2489_15124#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 2577 15080 2578 15081 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2199_15136#" 60 0 "a_2489_15124#" 128 4796,216 "a_2373_14732#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 2027 14758 2028 14759 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1592_14732#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275 "a_2057_14758#" 168 6972,282
device msubckt sky130_fd_pr__pfet_01v8_hvt 1890 14758 1891 14759 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1886_14958#" 60 0 "a_1836_14758#" 168 4536,222 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 168 8988,275
device msubckt sky130_fd_pr__pfet_01v8_hvt 1806 14758 1807 14759 l=30 w=168 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1418_14758#" 60 0 "a_1592_14732#" 168 5880,246 "a_1836_14758#" 168 4536,222
device msubckt sky130_fd_pr__pfet_01v8_hvt 1698 14758 1699 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160 "a_1592_14732#" 84 5880,246
device msubckt sky130_fd_pr__pfet_01v8_hvt 1592 14758 1593 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1592_14732#" 60 0 "a_1502_14758#" 84 3780,174 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 3192,160
device msubckt sky130_fd_pr__pfet_01v8_hvt 1472 14758 1473 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_971_14764#" 60 0 "a_1418_14758#" 84 2268,138 "a_1502_14758#" 84 3780,174
device msubckt sky130_fd_pr__pfet_01v8_hvt 1388 14758 1389 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_1137_14764#" 60 0 "a_1325_14758#" 84 2646,147 "a_1418_14758#" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 1295 14758 1296 14759 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4368,272 "a_1325_14758#" 84 2646,147
device msubckt sky130_fd_pr__nfet_01v8 2459 15124 2460 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140 "a_2489_15124#" 84 4796,216
device msubckt sky130_fd_pr__nfet_01v8 2373 15124 2374 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_2373_14732#" 60 0 "a_2308_15136#" 84 2640,149 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2352,140
device msubckt sky130_fd_pr__nfet_01v8 2278 15136 2279 15137 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_971_14764#" 60 0 "a_2199_15136#" 72 2844,151 "a_2308_15136#" 72 2640,149
device msubckt sky130_fd_pr__nfet_01v8 2169 15136 2170 15137 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1137_14764#" 60 0 "a_2104_15080#" 72 3740,193 "a_2199_15136#" 72 2844,151
device msubckt sky130_fd_pr__nfet_01v8 2074 15080 2075 15081 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1592_14732#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 128 6656,360 "a_2104_15080#" 128 3740,193
device msubckt sky130_fd_pr__nfet_01v8 1886 15080 1887 15081 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1886_14958#" 60 0 "a_1592_14732#" 128 3456,182 "a_1732_15124#" 128 6656,360
device msubckt sky130_fd_pr__nfet_01v8 1802 15080 1803 15081 l=30 w=128 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1418_14758#" 60 0 "a_1732_15124#" 128 4040,198 "a_1592_14732#" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt 1107 14764 1108 14765 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "a_971_14764#" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182 "a_1137_14764#" 128 6656,360
device msubckt sky130_fd_pr__pfet_01v8_hvt 1023 14764 1024 14765 l=30 w=128 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 60 0 "a_971_14764#" 128 6656,360 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 128 3456,182
device msubckt sky130_fd_pr__pfet_01v8_hvt -757 14700 -756 14701 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.OUT" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x1.x9.Y" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -991 14701 -990 14702 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.OUT" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150 "a_n1149_14701#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt -1087 14701 -1086 14702 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.OUT" 60 0 "a_n1149_14701#" 84 2604,146 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt -1179 14701 -1178 14702 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.OUT" 84 4872,284 "a_n1149_14701#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 -1828 14698 -1827 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -1954 14698 -1953 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -3040 14698 -3039 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -3166 14698 -3165 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -4252 14698 -4251 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -4378 14698 -4377 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -5464 14698 -5463 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 -5590 14698 -5589 14699 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 -6322 14695 -6321 14696 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x6.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x6.floating" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -1179 14839 -1178 14840 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_n1149_14701#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 -7242 14827 -7241 14828 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x6.SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 -7432 14827 -7431 14828 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x1.x2.x10.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 1702 15124 1703 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x3.Y" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164 "a_1732_15124#" 84 4040,198
device msubckt sky130_fd_pr__nfet_01v8 1592 15124 1593 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1592_14732#" 60 0 "a_1526_15136#" 84 2682,150 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 3360,164
device msubckt sky130_fd_pr__nfet_01v8 1496 15136 1497 15137 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_1137_14764#" 60 0 "a_1418_14758#" 72 2736,148 "a_1526_15136#" 72 2682,150
device msubckt sky130_fd_pr__nfet_01v8 1390 15136 1391 15137 l=30 w=72 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_971_14764#" 60 0 "a_1325_14758#" 72 2640,149 "a_1418_14758#" 72 2736,148
device msubckt sky130_fd_pr__nfet_01v8 1295 15124 1296 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x2.Q_N" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 4368,272 "a_1325_14758#" 84 2640,149
device msubckt sky130_fd_pr__nfet_01v8 1107 15124 1108 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "a_971_14764#" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138 "a_1137_14764#" 84 4368,272
device msubckt sky130_fd_pr__nfet_01v8 1023 15124 1024 15125 l=30 w=84 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x1.x2.CLK" 60 0 "a_971_14764#" 84 4368,272 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 84 2268,138
device msubckt sky130_fd_pr__pfet_01v8_hvt 16418 15314 16419 15315 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_16448_15176#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10355 15302 10356 15303 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 10165 15302 10166 15303 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 15150 -6963 15151 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7022_15150#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9709 15314 9710 15315 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284 "a_9739_15176#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3646 15302 3647 15303 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 130 6760,364 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 3456 15302 3457 15303 l=30 w=130 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" 60 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 130 6760,364 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt -7242 15077 -7241 15078 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x7.SW" 60 0 "hgu_sarlogic_flat_0.x1.x2.x6.SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -7432 15077 -7431 15078 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x10.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 15288 -6963 15289 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7022_15150#" 84 4872,284 "a_n6934_15288#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10633 15625 10634 15626 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10575_15625#" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10355 15552 10356 15553 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x1.x6.SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 10165 15552 10166 15553 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x10.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x2.x1.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 15426 -6963 15427 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7022_15426#" 84 4872,284 "a_n6934_15288#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 15625 3925 15626 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3866_15625#" 84 4872,284 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10633 15763 10634 15764 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10575_15625#" 84 4872,284 "a_10663_15763#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3646 15552 3647 15553 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x7.SW" 60 0 "hgu_sarlogic_flat_0.x2.x2.x4.x6.SW" 200 10400,504 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 3456 15552 3457 15553 l=30 w=200 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x10.A" 60 0 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 200 10400,504 "hgu_sarlogic_flat_0.x2.x2.x4.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 15564 -6963 15565 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7022_15426#" 84 4872,284 "a_n6934_15564#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 15763 3925 15764 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3866_15625#" 84 4872,284 "a_3954_15763#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 15702 -6963 15703 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7022_15702#" 84 4872,284 "a_n6934_15564#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10633 15901 10634 15902 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10575_15901#" 84 4872,284 "a_10663_15763#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 15901 3925 15902 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3866_15901#" 84 4872,284 "a_3954_15763#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt -6964 15840 -6963 15841 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x1.x2.x9.input_stack" 60 0 "a_n7022_15702#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10633 16039 10634 16040 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10575_15901#" 84 4872,284 "a_10663_16039#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 16039 3925 16040 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3866_15901#" 84 4872,284 "a_3954_16039#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10633 16177 10634 16178 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10575_16177#" 84 4872,284 "a_10663_16039#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 16177 3925 16178 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3866_16177#" 84 4872,284 "a_3954_16039#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 10633 16315 10634 16316 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x1.x9.input_stack" 60 0 "a_10575_16177#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 16315 3925 16316 l=30 w=84 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" "hgu_sarlogic_flat_0.x2.x2.x4.x9.input_stack" 60 0 "a_3866_16177#" 84 4872,284 "hgu_sarlogic_flat_0.x1.x2.x5[0].VDD" 84 4872,284
device subckt sky130_fd_pr__cap_var_lvt -55748 14033 -55747 14034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 14033 -59747 14034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 14033 -63747 14034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 14033 -67747 14034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 14033 -71747 14034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 18033 -55747 18034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 18033 -59747 18034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 18033 -63747 18034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 18033 -67747 18034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 18033 -71747 18034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 22033 -55747 22034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 22033 -59747 22034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 22033 -63747 22034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 22033 -67747 22034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 22033 -71747 22034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 26033 -55747 26034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 26033 -59747 26034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 26033 -63747 26034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 26033 -67747 26034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 26033 -71747 26034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 30033 -55747 30034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 30033 -59747 30034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 30033 -63747 30034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 30033 -67747 30034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 30033 -71747 30034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 34033 -55747 34034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 34033 -59747 34034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 34033 -63747 34034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 34033 -67747 34034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 34033 -71747 34034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 38033 -55747 38034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 38033 -59747 38034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 38033 -63747 38034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 38033 -67747 38034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 38033 -71747 38034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -55748 42033 -55747 42034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -59748 42033 -59747 42034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -63748 42033 -63747 42034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -67748 42033 -67747 42034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
device subckt sky130_fd_pr__cap_var_lvt -71748 42033 -71747 42034 l=3200 w=3280 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].nmoscap_top" 6400 0 "hgu_vgen_vref_0.adc_noise_decoup_cell1_3[7,4].pwell" 6560 459200,6840
