// Seed: 3102367366
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output wire  id_4,
    input  tri   id_5,
    input  tri   id_6
    , id_13,
    input  tri   id_7,
    output wire  id_8,
    input  uwire id_9,
    input  wor   id_10,
    output wor   id_11
);
  tri id_14 = 1;
  assign id_4 = 1;
  id_15(
      1, 1, 1
  );
  always @(posedge 1'b0 or negedge 1 & id_2 == 1) begin
    id_0 = 'h0 >= id_3;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri1 id_6
);
  assign id_2 = id_5;
  module_0(
      id_6, id_2, id_5, id_0, id_6, id_0, id_1, id_1, id_2, id_5, id_3, id_2
  );
endmodule
