
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.586 ; gain = 0.000 ; free physical = 13675 ; free virtual = 36939
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/constraints/Nexys-A7-100T-TP2.xdc]
Finished Parsing XDC File [/home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/constraints/Nexys-A7-100T-TP2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.547 ; gain = 0.000 ; free physical = 13565 ; free virtual = 36822
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.547 ; gain = 60.148 ; free physical = 13563 ; free virtual = 36822
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2865.578 ; gain = 64.031 ; free physical = 13540 ; free virtual = 36805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2982.391 ; gain = 116.812 ; free physical = 13125 ; free virtual = 36389

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36227
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226
Ending Logic Optimization Task | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12974 ; free virtual = 36226

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12973 ; free virtual = 36225

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12973 ; free virtual = 36226

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12973 ; free virtual = 36226
Ending Netlist Obfuscation Task | Checksum: 1d8c3cc6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.328 ; gain = 0.000 ; free physical = 12973 ; free virtual = 36226
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3160.328 ; gain = 358.781 ; free physical = 12973 ; free virtual = 36226
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3200.348 ; gain = 0.000 ; free physical = 12968 ; free virtual = 36223
INFO: [Common 17-1381] The checkpoint '/home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/soft64/xilinx/ferramentas/Vivado/2021.1/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12899 ; free virtual = 36153
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16744b69b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36153
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36153

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1501eb019

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12924 ; free virtual = 36181

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e22a0e6

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12938 ; free virtual = 36196

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e22a0e6

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12938 ; free virtual = 36196
Phase 1 Placer Initialization | Checksum: 17e22a0e6

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12937 ; free virtual = 36195

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c9c89f8a

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12934 ; free virtual = 36193

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f1aacbf4

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12933 ; free virtual = 36192

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f1aacbf4

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12934 ; free virtual = 36193

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12899 ; free virtual = 36163

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1eabf06c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163
Phase 2.4 Global Placement Core | Checksum: 1935062ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12895 ; free virtual = 36160
Phase 2 Global Placement | Checksum: 1935062ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12896 ; free virtual = 36161

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c7eb28d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12895 ; free virtual = 36161

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19435e002

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12894 ; free virtual = 36159

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d38963ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12894 ; free virtual = 36159

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eb7e38f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12894 ; free virtual = 36159

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2539ca781

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12892 ; free virtual = 36157

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 180478538

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36164

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19874c007

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163
Phase 3 Detail Placement | Checksum: 19874c007

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19a9d4cf5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.615 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fdbaca70

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12c8a8b37

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163
Phase 4.1.1.1 BUFG Insertion | Checksum: 19a9d4cf5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.615. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e6e70c6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12898 ; free virtual = 36163

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12899 ; free virtual = 36164
Phase 4.1 Post Commit Optimization | Checksum: e6e70c6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12899 ; free virtual = 36164

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e6e70c6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e6e70c6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165
Phase 4.3 Placer Reporting | Checksum: e6e70c6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7d542eca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165
Ending Placer Task | Checksum: 517897c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12900 ; free virtual = 36165
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12942 ; free virtual = 36186
INFO: [Common 17-1381] The checkpoint '/home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12930 ; free virtual = 36179
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12935 ; free virtual = 36187
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3360.301 ; gain = 0.000 ; free physical = 12897 ; free virtual = 36152
INFO: [Common 17-1381] The checkpoint '/home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e619856 ConstDB: 0 ShapeSum: 4316ff6f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10467b7cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3365.176 ; gain = 0.000 ; free physical = 12756 ; free virtual = 36013
Post Restoration Checksum: NetGraph: 53dcacc NumContArr: ff29ed00 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10467b7cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3365.176 ; gain = 0.000 ; free physical = 12756 ; free virtual = 36013

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10467b7cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3386.859 ; gain = 21.684 ; free physical = 12722 ; free virtual = 35978

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10467b7cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3386.859 ; gain = 21.684 ; free physical = 12722 ; free virtual = 35978
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21a7fae1a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3402.156 ; gain = 36.980 ; free physical = 12711 ; free virtual = 35970
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.668  | TNS=0.000  | WHS=-0.101 | THS=-1.849 |

Phase 2 Router Initialization | Checksum: 261d2ea8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3402.156 ; gain = 36.980 ; free physical = 12709 ; free virtual = 35968

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 101
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 101
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 261d2ea8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12703 ; free virtual = 35963
Phase 3 Initial Routing | Checksum: 18417f2ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12699 ; free virtual = 35962

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.312  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195e2a59e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12696 ; free virtual = 35961

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.312  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: af3dd5cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961
Phase 4 Rip-up And Reroute | Checksum: af3dd5cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: af3dd5cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: af3dd5cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961
Phase 5 Delay and Skew Optimization | Checksum: af3dd5cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13f18647f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.408  | TNS=0.000  | WHS=0.179  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f9b5c3b9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961
Phase 6 Post Hold Fix | Checksum: f9b5c3b9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00848675 %
  Global Horizontal Routing Utilization  = 0.0119352 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10a314a99

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12695 ; free virtual = 35961

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10a314a99

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.844 ; gain = 51.668 ; free physical = 12694 ; free virtual = 35960

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18cb796dd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3448.859 ; gain = 83.684 ; free physical = 12694 ; free virtual = 35961

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.408  | TNS=0.000  | WHS=0.179  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18cb796dd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3448.859 ; gain = 83.684 ; free physical = 12695 ; free virtual = 35962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3448.859 ; gain = 83.684 ; free physical = 12732 ; free virtual = 35999

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3448.859 ; gain = 88.559 ; free physical = 12732 ; free virtual = 35999
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3448.859 ; gain = 0.000 ; free physical = 12733 ; free virtual = 36000
INFO: [Common 17-1381] The checkpoint '/home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lucas.damo/Documents/PROTOTIPACAO FPGA/uart-ram/uart-ram-synth/uart-ram-synth.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3756.555 ; gain = 200.398 ; free physical = 12705 ; free virtual = 35954
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 18:40:57 2023...
