// Seed: 4104990506
module module_0 ();
  tri id_2, id_3;
  wire id_4;
  assign id_3 = 1'h0 * 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_6;
  supply1 id_7;
  assign id_6 = id_7;
  module_0(); id_8 :
  assert property (@(negedge id_5) 1)
  else begin
    id_3[""] = 1;
  end
  wire id_9;
  assign id_5 = id_6;
  wire id_10;
  wire id_11;
  tri0 id_12;
  assign id_10 = $display(id_12, 1);
  wire id_13;
  wire id_14;
endmodule
