// removed typedef: ibex_tracer_pkg_opcode_e
// removed typedef: ibex_tracer_pkg_alu_op_e
// removed typedef: ibex_tracer_pkg_md_op_e
// removed typedef: ibex_tracer_pkg_csr_op_e
// removed typedef: ibex_tracer_pkg_priv_lvl_e
// removed typedef: ibex_tracer_pkg_x_debug_ver_e
// removed typedef: ibex_tracer_pkg_op_a_sel_e
// removed typedef: ibex_tracer_pkg_imm_a_sel_e
// removed typedef: ibex_tracer_pkg_op_b_sel_e
// removed typedef: ibex_tracer_pkg_imm_b_sel_e
// removed typedef: ibex_tracer_pkg_rf_wd_sel_e
// removed typedef: ibex_tracer_pkg_pc_sel_e
// removed typedef: ibex_tracer_pkg_exc_pc_sel_e
// removed typedef: ibex_tracer_pkg_exc_cause_e
// removed typedef: ibex_tracer_pkg_dbg_cause_e
// removed typedef: ibex_tracer_pkg_pmp_req_e
// removed typedef: ibex_tracer_pkg_pmp_cfg_mode_e
// removed typedef: ibex_tracer_pkg_pmp_cfg_t
// removed typedef: ibex_tracer_pkg_csr_num_e
// removed typedef: ibex_pkg_opcode_e
// removed typedef: ibex_pkg_alu_op_e
// removed typedef: ibex_pkg_md_op_e
// removed typedef: ibex_pkg_csr_op_e
// removed typedef: ibex_pkg_priv_lvl_e
// removed typedef: ibex_pkg_x_debug_ver_e
// removed typedef: ibex_pkg_op_a_sel_e
// removed typedef: ibex_pkg_imm_a_sel_e
// removed typedef: ibex_pkg_op_b_sel_e
// removed typedef: ibex_pkg_imm_b_sel_e
// removed typedef: ibex_pkg_rf_wd_sel_e
// removed typedef: ibex_pkg_pc_sel_e
// removed typedef: ibex_pkg_exc_pc_sel_e
// removed typedef: ibex_pkg_exc_cause_e
// removed typedef: ibex_pkg_dbg_cause_e
// removed typedef: ibex_pkg_pmp_req_e
// removed typedef: ibex_pkg_pmp_cfg_mode_e
// removed typedef: ibex_pkg_pmp_cfg_t
// removed typedef: ibex_pkg_csr_num_e
// removed typedef: ibex_tracer_pkg_opcode_e
// removed typedef: ibex_tracer_pkg_alu_op_e
// removed typedef: ibex_tracer_pkg_md_op_e
// removed typedef: ibex_tracer_pkg_csr_op_e
// removed typedef: ibex_tracer_pkg_priv_lvl_e
// removed typedef: ibex_tracer_pkg_x_debug_ver_e
// removed typedef: ibex_tracer_pkg_op_a_sel_e
// removed typedef: ibex_tracer_pkg_imm_a_sel_e
// removed typedef: ibex_tracer_pkg_op_b_sel_e
// removed typedef: ibex_tracer_pkg_imm_b_sel_e
// removed typedef: ibex_tracer_pkg_rf_wd_sel_e
// removed typedef: ibex_tracer_pkg_pc_sel_e
// removed typedef: ibex_tracer_pkg_exc_pc_sel_e
// removed typedef: ibex_tracer_pkg_exc_cause_e
// removed typedef: ibex_tracer_pkg_dbg_cause_e
// removed typedef: ibex_tracer_pkg_pmp_req_e
// removed typedef: ibex_tracer_pkg_pmp_cfg_mode_e
// removed typedef: ibex_tracer_pkg_pmp_cfg_t
// removed typedef: ibex_tracer_pkg_csr_num_e
// removed typedef: ibex_pkg_opcode_e
// removed typedef: ibex_pkg_alu_op_e
// removed typedef: ibex_pkg_md_op_e
// removed typedef: ibex_pkg_csr_op_e
// removed typedef: ibex_pkg_priv_lvl_e
// removed typedef: ibex_pkg_x_debug_ver_e
// removed typedef: ibex_pkg_op_a_sel_e
// removed typedef: ibex_pkg_imm_a_sel_e
// removed typedef: ibex_pkg_op_b_sel_e
// removed typedef: ibex_pkg_imm_b_sel_e
// removed typedef: ibex_pkg_rf_wd_sel_e
// removed typedef: ibex_pkg_pc_sel_e
// removed typedef: ibex_pkg_exc_pc_sel_e
// removed typedef: ibex_pkg_exc_cause_e
// removed typedef: ibex_pkg_dbg_cause_e
// removed typedef: ibex_pkg_pmp_req_e
// removed typedef: ibex_pkg_pmp_cfg_mode_e
// removed typedef: ibex_pkg_pmp_cfg_t
// removed typedef: ibex_pkg_csr_num_e
// removed typedef: ibex_tracer_pkg_opcode_e
// removed typedef: ibex_tracer_pkg_alu_op_e
// removed typedef: ibex_tracer_pkg_md_op_e
// removed typedef: ibex_tracer_pkg_csr_op_e
// removed typedef: ibex_tracer_pkg_priv_lvl_e
// removed typedef: ibex_tracer_pkg_x_debug_ver_e
// removed typedef: ibex_tracer_pkg_op_a_sel_e
// removed typedef: ibex_tracer_pkg_imm_a_sel_e
// removed typedef: ibex_tracer_pkg_op_b_sel_e
// removed typedef: ibex_tracer_pkg_imm_b_sel_e
// removed typedef: ibex_tracer_pkg_rf_wd_sel_e
// removed typedef: ibex_tracer_pkg_pc_sel_e
// removed typedef: ibex_tracer_pkg_exc_pc_sel_e
// removed typedef: ibex_tracer_pkg_exc_cause_e
// removed typedef: ibex_tracer_pkg_dbg_cause_e
// removed typedef: ibex_tracer_pkg_pmp_req_e
// removed typedef: ibex_tracer_pkg_pmp_cfg_mode_e
// removed typedef: ibex_tracer_pkg_pmp_cfg_t
// removed typedef: ibex_tracer_pkg_csr_num_e
// removed typedef: ibex_pkg_opcode_e
// removed typedef: ibex_pkg_alu_op_e
// removed typedef: ibex_pkg_md_op_e
// removed typedef: ibex_pkg_csr_op_e
// removed typedef: ibex_pkg_priv_lvl_e
// removed typedef: ibex_pkg_x_debug_ver_e
// removed typedef: ibex_pkg_op_a_sel_e
// removed typedef: ibex_pkg_imm_a_sel_e
// removed typedef: ibex_pkg_op_b_sel_e
// removed typedef: ibex_pkg_imm_b_sel_e
// removed typedef: ibex_pkg_rf_wd_sel_e
// removed typedef: ibex_pkg_pc_sel_e
// removed typedef: ibex_pkg_exc_pc_sel_e
// removed typedef: ibex_pkg_exc_cause_e
// removed typedef: ibex_pkg_dbg_cause_e
// removed typedef: ibex_pkg_pmp_req_e
// removed typedef: ibex_pkg_pmp_cfg_mode_e
// removed typedef: ibex_pkg_pmp_cfg_t
// removed typedef: ibex_pkg_csr_num_e
module ibex_fetch_fifo (
	clk_i,
	rst_ni,
	clear_i,
	in_valid_i,
	in_ready_o,
	in_addr_i,
	in_rdata_i,
	in_err_i,
	out_valid_o,
	out_ready_i,
	out_addr_o,
	out_rdata_o,
	out_err_o
);
	parameter [31:0] NUM_REQS = 2;
	input wire clk_i;
	input wire rst_ni;
	input wire clear_i;
	input wire in_valid_i;
	output wire in_ready_o;
	input wire [31:0] in_addr_i;
	input wire [31:0] in_rdata_i;
	input wire in_err_i;
	output reg out_valid_o;
	input wire out_ready_i;
	output wire [31:0] out_addr_o;
	output reg [31:0] out_rdata_o;
	output reg out_err_o;
	localparam [31:0] DEPTH = (NUM_REQS + 1);
	wire [(((DEPTH - 1) >= 0) ? (((((DEPTH - 1) >= 0) ? DEPTH : (2 - DEPTH)) * 32) + -1) : ((((0 >= (DEPTH - 1)) ? (2 - DEPTH) : DEPTH) * 32) + (((DEPTH - 1) * 32) - 1))):(((DEPTH - 1) >= 0) ? 0 : ((DEPTH - 1) * 32))] rdata_d;
	reg [(((DEPTH - 1) >= 0) ? (((((DEPTH - 1) >= 0) ? DEPTH : (2 - DEPTH)) * 32) + -1) : ((((0 >= (DEPTH - 1)) ? (2 - DEPTH) : DEPTH) * 32) + (((DEPTH - 1) * 32) - 1))):(((DEPTH - 1) >= 0) ? 0 : ((DEPTH - 1) * 32))] rdata_q;
	wire [(DEPTH - 1):0] err_d;
	reg [(DEPTH - 1):0] err_q;
	wire [(DEPTH - 1):0] valid_d;
	reg [(DEPTH - 1):0] valid_q;
	wire [(DEPTH - 1):0] lowest_free_entry;
	wire [(DEPTH - 1):0] valid_pushed;
	wire [(DEPTH - 1):0] valid_popped;
	wire [(DEPTH - 1):0] entry_en;
	wire pop_fifo;
	wire [31:0] rdata;
	wire [31:0] rdata_unaligned;
	wire err;
	wire err_unaligned;
	wire valid;
	wire valid_unaligned;
	wire aligned_is_compressed;
	wire unaligned_is_compressed;
	wire addr_incr_two;
	wire [31:1] instr_addr_d;
	reg [31:1] instr_addr_q;
	wire instr_addr_en;
	wire unused_addr_in;
	assign rdata = (valid_q[0] ? rdata_q[((((DEPTH - 1) >= 0) ? 0 : (DEPTH - 1)) * 32)+:32] : in_rdata_i);
	assign err = (valid_q[0] ? err_q[0] : in_err_i);
	assign valid = (valid_q[0] | in_valid_i);
	assign rdata_unaligned = (valid_q[1] ? {rdata_q[((((DEPTH - 1) >= 0) ? 1 : (-1 + (DEPTH - 1))) * 32)+:16], rdata[31:16]} : {in_rdata_i[15:0], rdata[31:16]});
	assign err_unaligned = (valid_q[1] ? ((err_q[1] & ~unaligned_is_compressed) | err_q[0]) : ((valid_q[0] & err_q[0]) | (in_err_i & (~valid_q[0] | ~unaligned_is_compressed))));
	assign valid_unaligned = (valid_q[1] ? 1'b1 : (valid_q[0] & in_valid_i));
	assign unaligned_is_compressed = (rdata[17:16] != 2'b11);
	assign aligned_is_compressed = (rdata[1:0] != 2'b11);
	always @(*)
		if (out_addr_o[1]) begin
			out_rdata_o = rdata_unaligned;
			out_err_o = err_unaligned;
			if (unaligned_is_compressed)
				out_valid_o = valid;
			else
				out_valid_o = valid_unaligned;
		end
		else begin
			out_rdata_o = rdata;
			out_err_o = err;
			out_valid_o = valid;
		end
	assign instr_addr_en = (clear_i | (out_ready_i & out_valid_o));
	assign addr_incr_two = (instr_addr_q[1] ? unaligned_is_compressed : aligned_is_compressed);
	assign instr_addr_d = (clear_i ? in_addr_i[31:1] : (instr_addr_q[31:1] + {29'd0, ~addr_incr_two, addr_incr_two}));
	always @(posedge clk_i)
		if (instr_addr_en)
			instr_addr_q <= instr_addr_d;
	assign out_addr_o[31:1] = instr_addr_q[31:1];
	assign out_addr_o[0] = 1'b0;
	assign unused_addr_in = in_addr_i[0];
	assign in_ready_o = ~valid_q[(DEPTH - NUM_REQS)];
	assign pop_fifo = ((out_ready_i & out_valid_o) & (~aligned_is_compressed | out_addr_o[1]));
	generate
		genvar g_fifo_next_i;
		for (g_fifo_next_i = 0; (g_fifo_next_i < (DEPTH - 1)); g_fifo_next_i = (g_fifo_next_i + 1)) begin : g_fifo_next
			if ((g_fifo_next_i == 0)) begin : g_ent0
				assign lowest_free_entry[g_fifo_next_i] = ~valid_q[g_fifo_next_i];
			end
			else begin : g_ent_others
				assign lowest_free_entry[g_fifo_next_i] = (~valid_q[g_fifo_next_i] & valid_q[(g_fifo_next_i - 1)]);
			end
			assign valid_pushed[g_fifo_next_i] = ((in_valid_i & lowest_free_entry[g_fifo_next_i]) | valid_q[g_fifo_next_i]);
			assign valid_popped[g_fifo_next_i] = (pop_fifo ? valid_pushed[(g_fifo_next_i + 1)] : valid_pushed[g_fifo_next_i]);
			assign valid_d[g_fifo_next_i] = (valid_popped[g_fifo_next_i] & ~clear_i);
			assign entry_en[g_fifo_next_i] = ((valid_pushed[(g_fifo_next_i + 1)] & pop_fifo) | ((in_valid_i & lowest_free_entry[g_fifo_next_i]) & ~pop_fifo));
			assign rdata_d[((((DEPTH - 1) >= 0) ? g_fifo_next_i : (0 - (g_fifo_next_i - (DEPTH - 1)))) * 32)+:32] = (valid_q[(g_fifo_next_i + 1)] ? rdata_q[((((DEPTH - 1) >= 0) ? (g_fifo_next_i + 1) : (0 - ((g_fifo_next_i + 1) - (DEPTH - 1)))) * 32)+:32] : in_rdata_i);
			assign err_d[g_fifo_next_i] = (valid_q[(g_fifo_next_i + 1)] ? err_q[(g_fifo_next_i + 1)] : in_err_i);
		end
	endgenerate
	assign lowest_free_entry[(DEPTH - 1)] = (~valid_q[(DEPTH - 1)] & valid_q[(DEPTH - 2)]);
	assign valid_pushed[(DEPTH - 1)] = (valid_q[(DEPTH - 1)] | (in_valid_i & lowest_free_entry[(DEPTH - 1)]));
	assign valid_popped[(DEPTH - 1)] = (pop_fifo ? 1'b0 : valid_pushed[(DEPTH - 1)]);
	assign valid_d[(DEPTH - 1)] = (valid_popped[(DEPTH - 1)] & ~clear_i);
	assign entry_en[(DEPTH - 1)] = (in_valid_i & lowest_free_entry[(DEPTH - 1)]);
	assign rdata_d[((((DEPTH - 1) >= 0) ? (DEPTH - 1) : (0 - ((DEPTH - 1) - (DEPTH - 1)))) * 32)+:32] = in_rdata_i;
	assign err_d[(DEPTH - 1)] = in_err_i;
	always @(posedge clk_i or negedge rst_ni)
		if (!rst_ni)
			valid_q <= 1'sb0;
		else
			valid_q <= valid_d;
	generate
		genvar g_fifo_regs_i;
		for (g_fifo_regs_i = 0; (g_fifo_regs_i < DEPTH); g_fifo_regs_i = (g_fifo_regs_i + 1)) begin : g_fifo_regs
			always @(posedge clk_i)
				if (entry_en[g_fifo_regs_i]) begin
					rdata_q[((((DEPTH - 1) >= 0) ? g_fifo_regs_i : (0 - (g_fifo_regs_i - (DEPTH - 1)))) * 32)+:32] <= rdata_d[((((DEPTH - 1) >= 0) ? g_fifo_regs_i : (0 - (g_fifo_regs_i - (DEPTH - 1)))) * 32)+:32];
					err_q[g_fifo_regs_i] <= err_d[g_fifo_regs_i];
				end
		end
	endgenerate
	// removed an assertion item
	// assert property (@(posedge clk_i) disable iff (!rst_ni)
	// 	((in_valid_i && pop_fifo) |-> (!valid_q[(DEPTH - 1)] || clear_i))
	// ) else $display("Simultaneous pushing and popping not supported when FIFO full");
	// removed an assertion item
	// assert property (@(posedge clk_i) disable iff (!rst_ni)
	// 	(in_valid_i |-> (!valid_q[(DEPTH - 1)] || clear_i))
	// ) else $display("Must not push when FIFO full");
endmodule
