
module TopModule(
    output reg out
);

always @* begin
    out = 1'b0;
end

endmodule