{"vcs1":{"timestamp_begin":1726853252.394861529, "rt":0.44, "ut":0.13, "st":0.14}}
{"vcselab":{"timestamp_begin":1726853252.953139620, "rt":0.42, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1726853253.467376447, "rt":0.33, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726853251.965033038}
{"VCS_COMP_START_TIME": 1726853251.965033038}
{"VCS_COMP_END_TIME": 1726853254.063099885}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 379428}}
{"vcselab": {"peak_mem": 246744}}
