# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:32 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:07:32 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:07:33 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/reg_unit File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv
# ** Warning: (vsim-3722) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): [TFMPC] - Missing connection for port 'ResetA'.
# ** Warning: (vsim-3722) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): [TFMPC] - Missing connection for port 'ResetB'.
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(66): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(69): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(74): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(32): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:28 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:09:28 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:09:29 on Feb 17,2023, Elapsed time: 0:01:56
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:09:29 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(40): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/reg_unit File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv
# ** Warning: (vsim-3722) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(40): [TFMPC] - Missing connection for port 'ResetA'.
# ** Warning: (vsim-3722) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(40): [TFMPC] - Missing connection for port 'ResetB'.
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(69): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(72): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(35): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/top/control_unit
# WARNING: No extended dataflow license exists
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:40 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:10:40 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:40 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:10:40 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:10:41 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:10:41 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:10:41 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:10:41 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:10:41 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:10:42 on Feb 17,2023, Elapsed time: 0:01:13
# Errors: 0, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:10:42 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(40): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/reg_unit File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv
# ** Warning: (vsim-3722) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(40): [TFMPC] - Missing connection for port 'ResetA'.
# ** Warning: (vsim-3722) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(40): [TFMPC] - Missing connection for port 'ResetB'.
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(69): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(72): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(35): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:01 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:21:01 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:01 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:21:01 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:01 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:21:02 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:02 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:21:02 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:02 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:21:02 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:02 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:21:02 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:02 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:21:02 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:21:03 on Feb 17,2023, Elapsed time: 0:10:21
# Errors: 0, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:21:03 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Error: (vsim-3063) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62): Port 'ClearXA' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Mulitiplication_run_msim_rtl_verilog.do PAUSED at line 17
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:38 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:21:38 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:38 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:21:38 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:38 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:21:38 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:38 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:21:38 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:38 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:21:39 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:21:39 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(95): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(104): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(113): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(123): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(133): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(143): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(153): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(163): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(173): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(183): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(193): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(203): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(213): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(223): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(233): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(243): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(253): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(263): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(272): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(281): (vlog-2730) Undefined variable: 'ClearXA_loadB'.
# End time: 03:21:39 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Mulitiplication_run_msim_rtl_verilog.do line 13
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}"
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:08 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:22:08 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:08 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:22:08 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:08 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:22:08 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:08 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:22:09 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:09 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:22:09 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:09 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:22:09 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:09 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:22:09 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:21:03 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench/top/control_unit
add wave -position insertpoint  \
sim:/testbench/top/control_unit/curr_state
restart -f ; run 1000ns
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench/top/control_unit
restart -f ; run 1000ns
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench/top/control_unit
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/wave.do
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:37 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:23:37 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:23:38 on Feb 17,2023, Elapsed time: 0:02:35
# Errors: 1, Warnings: 28
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:23:38 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:28:44 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:28:44 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:28:44 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:28:44 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:28:44 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:28:44 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:28:45 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:28:45 on Feb 17,2023, Elapsed time: 0:05:07
# Errors: 0, Warnings: 21
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:28:45 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:34 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:31:34 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:31:35 on Feb 17,2023, Elapsed time: 0:02:50
# Errors: 0, Warnings: 16
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:31:35 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
add wave -position insertpoint  \
sim:/testbench/top/Add_Shit/A \
sim:/testbench/top/Add_Shit/B \
sim:/testbench/top/Add_Shit/S
restart -f ; run 1000ns
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(77): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBL File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(85): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexAU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3015) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(88): [PCDPC] - Port size (7) does not match connection size (1) for port 'Out0'. The port definition is at: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/HexBU File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv
# ** Warning: (vsim-3839) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(37): Variable '/testbench/top/M', driven via a port connection, is multiply driven. See C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:35 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:37:35 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:37:36 on Feb 17,2023, Elapsed time: 0:06:01
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:37:36 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 350 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:23 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:38:23 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:23 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:38:24 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:24 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:38:24 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:24 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:38:24 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:24 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:38:24 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:24 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:38:24 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:24 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:38:24 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:38:25 on Feb 17,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:38:25 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 370 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:57 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:38:57 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:38:58 on Feb 17,2023, Elapsed time: 0:00:33
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:38:58 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 370 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 370 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 370 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:25 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:40:25 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:25 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:40:25 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:25 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:40:25 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:25 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:40:25 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:26 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:40:26 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:26 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:40:26 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:26 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:40:26 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:40:27 on Feb 17,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:40:27 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# add wave -noupdate /testbench/M
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:44:29 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:44:29 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:44:29 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:44:29 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:44:29 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:44:29 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:29 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:44:30 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:44:31 on Feb 17,2023, Elapsed time: 0:04:04
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:44:31 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do wave.do ; restart -f ; run 1000ns
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/Clk
# add wave -noupdate /testbench/Execute
# add wave -noupdate /testbench/Reset_ClearA_LoadB
# add wave -noupdate /testbench/S
# add wave -noupdate /testbench/Aval
# add wave -noupdate /testbench/Bval
# add wave -noupdate /testbench/X
# ** Error: (vish-4014) No objects found matching '/testbench/X'.
# Executing ONERROR command at macro ./wave.do line 9
# add wave -noupdate /testbench/M
# ** Error: (vish-4014) No objects found matching '/testbench/M'.
# Executing ONERROR command at macro ./wave.do line 10
# add wave -noupdate /testbench/LED
# add wave -noupdate /testbench/HEX0
# add wave -noupdate /testbench/HEX1
# add wave -noupdate /testbench/HEX2
# add wave -noupdate /testbench/HEX3
# add wave -noupdate /testbench/XAB
# add wave -noupdate /testbench/top/control_unit/curr_state
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {420905 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1050 ns}
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
add wave -position insertpoint  \
sim:/testbench/top/control_unit/Sub
restart -f ; run 1000ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
add wave -position insertpoint  \
sim:/testbench/top/Add_Shit/A \
sim:/testbench/top/Add_Shit/B \
sim:/testbench/top/Add_Shit/S
restart -f ; run 1000ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
add wave -position insertpoint  \
sim:/testbench/top/Add_Shit/fn
restart -f ; run 1000ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
add wave -position insertpoint  \
sim:/testbench/top/Add_Shit/BB
restart -f ; run 1000ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Soumi/Documents/GitHub/ECE385/lab4/simulation/modelsim/wave.do
do Mulitiplication_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:49:10 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 03:49:10 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 03:49:10 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:10 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 03:49:11 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:49:11 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:49:11 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:11 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:49:11 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 03:49:12 on Feb 17,2023, Elapsed time: 0:04:41
# Errors: 6, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:49:12 on Feb 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
