$date
	Wed Mar 13 15:00:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 1 ! out $end
$var reg 1 " adder_1 $end
$var reg 1 # adder_2 $end
$scope module addition $end
$var wire 1 " addend_a $end
$var wire 1 # addend_b $end
$var wire 1 ! sum_c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20000
1!
1#
#30000
0#
1"
#40000
1#
#50000
