

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Tue Feb  3 16:40:15 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SVM_Accelerator_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  658193|  658193|  658193|  658193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  658185|  658185|      3989|          -|          -|   165|    no    |
        | + Loop 1.1  |    3920|    3920|         5|          -|          -|   784|    no    |
        | + Loop 1.2  |      63|      63|         3|          -|          -|    21|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	8  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond_i)
	11  / (exitcond_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x i8]* %x_V), !map !118"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !124"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i30 [ 0, %0 ], [ %sum_V, %compute_exp.exit ]"   --->   Operation 25 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_1, %compute_exp.exit ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %compute_exp.exit ]"   --->   Operation 27 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul, 784"   --->   Operation 28 'add' 'next_mul' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %i, -91" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 29 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 165, i64 165, i64 165)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, 1" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 31 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ifconv27, label %.preheader.preheader" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 33 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (2.49ns)   --->   "%tmp_s = add i30 %p_Val2_s, -11776" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 34 'add' 'tmp_s' <Predicate = (exitcond1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.46ns)   --->   "%tmp_1 = icmp eq i30 %tmp_s, 0" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 35 'icmp' 'tmp_1' <Predicate = (exitcond1)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i31 [ %l2Squared_fixed_V, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 36 'phi' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j to i17" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 38 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %j, -240" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 40 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%j_1 = add i10 %j, 1" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 41 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %ap_fixed_base.exit1, label %_ifconv" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.10ns)   --->   "%tmp_9 = add i17 %j_cast, %phi_mul" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 43 'add' 'tmp_9' <Predicate = (!exitcond)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = zext i17 %tmp_9 to i64" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 44 'zext' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%svs_addr = getelementptr inbounds [129360 x double]* @svs, i64 0, i64 %tmp_7" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 45 'getelementptr' 'svs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%svs_load = load double* %svs_addr, align 8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 46 'load' 'svs_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_19 = zext i10 %j to i64" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 47 'zext' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [784 x i8]* %x_V, i64 0, i64 %tmp_19" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 48 'getelementptr' 'x_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%p_Val2_6 = load i8* %x_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 49 'load' 'p_Val2_6' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 784> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = trunc i31 %p_Val2_10 to i24" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 50 'trunc' 'tmp' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i31 %p_Val2_10 to i22" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 51 'trunc' 'tmp_2' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl = call i24 @_ssdm_op_BitConcatenate.i24.i22.i2(i22 %tmp_2, i2 0)" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 52 'bitconcatenate' 'p_shl' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i24 0, %p_shl" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 53 'sub' 'p_neg' <Predicate = (exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = sub i24 %p_neg, %tmp" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 54 'sub' 'p_Val2_2' <Predicate = (exitcond)> <Delay = 4.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_2, i32 8, i32 23)" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%Z_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_3, i12 0)" [SVM_Accelerator_HLS/Exp.cpp:47->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 56 'bitconcatenate' 'Z_V' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Z_V_cast = sext i28 %Z_V to i32" [SVM_Accelerator_HLS/Exp.cpp:47->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 57 'sext' 'Z_V_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.76ns)   --->   "br label %2" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 58 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.43>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%svs_load = load double* %svs_addr, align 8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 59 'load' 'svs_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %svs_load to i64" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 60 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %ireg_V to i63" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 61 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 62 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 63 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = zext i11 %exp_tmp_V to i12" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 64 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i64 %ireg_V to i52" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 65 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_20)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_4 to i54" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 67 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 68 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 69 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.78ns)   --->   "%tmp_5 = icmp eq i63 %tmp_10, 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 70 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 71 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %F2, i32 1, i32 11)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 72 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.88ns)   --->   "%icmp = icmp sgt i11 %tmp_24, 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 73 'icmp' 'icmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.54ns)   --->   "%tmp_11 = add i12 -1, %F2" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 74 'add' 'tmp_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.54ns)   --->   "%tmp_12 = sub i12 1, %F2" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 75 'sub' 'tmp_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp, i12 %tmp_11, i12 %tmp_12" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 76 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.99ns)   --->   "%tmp_13 = icmp eq i12 %F2, 1" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 77 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%xi_V = trunc i54 %man_V_2 to i8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 78 'trunc' 'xi_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 79 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%p_Val2_6 = load i8* %x_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 80 'load' 'p_Val2_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 7.58>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 81 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.99ns)   --->   "%tmp_14 = icmp ult i12 %sh_amt, 54" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 82 'icmp' 'tmp_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.66ns)   --->   "%icmp3 = icmp eq i9 %tmp_26, 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 83 'icmp' 'icmp3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_15 = zext i32 %sh_amt_cast to i54" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 84 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_16 = ashr i54 %man_V_2, %tmp_15" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 85 'ashr' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%xi_V_1 = trunc i54 %tmp_16 to i8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 86 'trunc' 'xi_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_5, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 87 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_13, %sel_tmp1" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 88 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_5, %tmp_13" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 89 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 90 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %icmp, %sel_tmp6" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 91 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.97ns)   --->   "%sel_tmp8 = and i1 %sel_tmp7, %tmp_14" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 92 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_14, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 93 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp3 = and i1 %sel_tmp7, %sel_tmp" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 94 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %icmp" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 95 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp21_demorgan, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 96 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %icmp3, %sel_tmp4" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 97 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp5, %sel_tmp3" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 98 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp8, i8 %xi_V_1, i8 %xi_V" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 99 'select' 'newSel1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp8, %sel_tmp2" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 100 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 101 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.48>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%xi = select i1 %isneg, i8 -1, i8 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 102 'select' 'xi' <Predicate = (!sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_17 = sext i8 %xi_V to i32" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 103 'sext' 'tmp_17' <Predicate = (sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_18 = shl i32 %tmp_17, %sh_amt_cast" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 104 'shl' 'tmp_18' <Predicate = (sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_28 = trunc i32 %tmp_18 to i8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 105 'trunc' 'tmp_28' <Predicate = (sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp5, i8 %tmp_28, i8 %xi" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 106 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (3.56ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i8 %newSel, i8 %newSel1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 107 'select' 'newSel2' <Predicate = (or_cond2)> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_4 = select i1 %or_cond2, i8 %newSel2, i8 0" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 108 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_8 = sub i8 %p_Val2_4, %p_Val2_6" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 109 'sub' 'p_Val2_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.69>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%OP1_V = sext i8 %p_Val2_8 to i16" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 110 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (4.17ns)   --->   "%r_V = mul i16 %OP1_V, %OP1_V" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 111 'mul' 'r_V' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_21 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %r_V, i6 0)" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 112 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i22 %tmp_21 to i31" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 113 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.52ns)   --->   "%l2Squared_fixed_V = add i31 %p_Val2_10, %tmp_30_cast" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 114 'add' 'l2Squared_fixed_V' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i32 [ %Z_V_cast, %ap_fixed_base.exit1 ], [ %Z_V_1, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 116 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i32 [ 0, %ap_fixed_base.exit1 ], [ %Y_V, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 117 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i32 [ 13921425, %ap_fixed_base.exit1 ], [ %X_V, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 118 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%n_i = phi i5 [ 0, %ap_fixed_base.exit1 ], [ %n, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 119 'phi' 'n_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %n_i, -11" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 120 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"   --->   Operation 121 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.78ns)   --->   "%n = add i5 %n_i, 1" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 122 'add' 'n' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %compute_exp.exit, label %"operator>>.exit137.i_ifconv"" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i5 %n_i to i64" [SVM_Accelerator_HLS/Exp.cpp:55->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 124 'zext' 'tmp_8_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%Iteration_Schedule_a = getelementptr [21 x i5]* @Iteration_Schedule, i64 0, i64 %tmp_8_i" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 125 'getelementptr' 'Iteration_Schedule_a' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.25ns)   --->   "%i_2 = load i5* %Iteration_Schedule_a, align 1" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 126 'load' 'i_2' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%ATANH_LUT_V_addr = getelementptr [21 x i24]* @ATANH_LUT_V, i64 0, i64 %tmp_8_i" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 127 'getelementptr' 'ATANH_LUT_V_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i24* %ATANH_LUT_V_addr, align 4" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 128 'load' 'p_Val2_15' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %i to i64" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 129 'zext' 'tmp_6' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%alphas_V_addr = getelementptr [165 x i8]* @alphas_V, i64 0, i64 %tmp_6" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 130 'getelementptr' 'alphas_V_addr' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (3.25ns)   --->   "%alphas_V_load = load i8* %alphas_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 131 'load' 'alphas_V_load' <Predicate = (exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>

State 9 <SV = 4> <Delay = 6.50>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%i_2 = load i5* %Iteration_Schedule_a, align 1" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 132 'load' 'i_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%z_nonneg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [SVM_Accelerator_HLS/Exp.cpp:51->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 133 'bitselect' 'z_nonneg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i24* %ATANH_LUT_V_addr, align 4" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 134 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_15_cast = zext i24 %p_Val2_15 to i32" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 135 'zext' 'p_Val2_15_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (2.55ns)   --->   "%Zn_V = add i32 %p_Val2_15_cast, %p_Val2_14" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 136 'add' 'Zn_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (2.55ns)   --->   "%Zn_V_1 = sub i32 %p_Val2_14, %p_Val2_15_cast" [SVM_Accelerator_HLS/Exp.cpp:61->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 137 'sub' 'Zn_V_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.69ns)   --->   "%Z_V_1 = select i1 %z_nonneg, i32 %Zn_V, i32 %Zn_V_1" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 138 'select' 'Z_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 5> <Delay = 7.67>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%i_3_cast = zext i5 %i_2 to i32" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 139 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (4.42ns)   --->   "%r_V_2 = ashr i32 %p_Val2_9, %i_3_cast" [SVM_Accelerator_HLS/Exp.cpp:54->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 140 'ashr' 'r_V_2' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (4.42ns)   --->   "%r_V_3 = ashr i32 %p_Val2_7, %i_3_cast" [SVM_Accelerator_HLS/Exp.cpp:55->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 141 'ashr' 'r_V_3' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (2.55ns)   --->   "%Xn_V = sub i32 %p_Val2_7, %r_V_2" [SVM_Accelerator_HLS/Exp.cpp:63->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 142 'sub' 'Xn_V' <Predicate = (z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (2.55ns)   --->   "%Yn_V = sub i32 %p_Val2_9, %r_V_3" [SVM_Accelerator_HLS/Exp.cpp:64->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 143 'sub' 'Yn_V' <Predicate = (z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (2.55ns)   --->   "%Xn_V_1 = add i32 %p_Val2_7, %r_V_2" [SVM_Accelerator_HLS/Exp.cpp:59->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 144 'add' 'Xn_V_1' <Predicate = (!z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (2.55ns)   --->   "%Yn_V_1 = add i32 %p_Val2_9, %r_V_3" [SVM_Accelerator_HLS/Exp.cpp:60->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 145 'add' 'Yn_V_1' <Predicate = (!z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.69ns)   --->   "%Y_V = select i1 %z_nonneg, i32 %Yn_V, i32 %Yn_V_1" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 146 'select' 'Y_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.69ns)   --->   "%X_V = select i1 %z_nonneg, i32 %Xn_V, i32 %Xn_V_1" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 147 'select' 'X_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br label %2" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 149 [1/2] (3.25ns)   --->   "%alphas_V_load = load i8* %alphas_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 149 'load' 'alphas_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>

State 12 <SV = 5> <Delay = 8.72>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %p_Val2_9 to i25" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 150 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %p_Val2_7 to i25" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 151 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (2.34ns)   --->   "%p_Val2_2_i = add i25 %tmp_30, %tmp_29" [SVM_Accelerator_HLS/Exp.cpp:70->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 152 'add' 'p_Val2_2_i' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_2_i, i32 10, i32 24)" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 153 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i8 %alphas_V_load to i23" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 154 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = zext i15 %tmp_22 to i23" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 155 'zext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (6.38ns)   --->   "%p_Val2_5 = mul i23 %OP2_V_1_cast, %OP1_V_cast" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 156 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_31 = call i22 @_ssdm_op_PartSelect.i22.i23.i32.i32(i23 %p_Val2_5, i32 1, i32 22)" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 157 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.49>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%p_Val2_6_cast_cast = sext i22 %tmp_31 to i30" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 158 'sext' 'p_Val2_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (2.49ns)   --->   "%sum_V = add i30 %p_Val2_6_cast_cast, %p_Val2_s" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 159 'add' 'sum_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 6.28>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%dp_s = sext i30 %tmp_s to i32" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 161 'sext' 'dp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 162 [6/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 162 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 3> <Delay = 6.28>
ST_15 : Operation 163 [5/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 163 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 4> <Delay = 6.28>
ST_16 : Operation 164 [4/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 164 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 5> <Delay = 6.28>
ST_17 : Operation 165 [3/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 165 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.28>
ST_18 : Operation 166 [2/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 166 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.28>
ST_19 : Operation 167 [1/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 167 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 8> <Delay = 3.12>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%res_V_1 = bitcast double %dp_1 to i64" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 168 'bitcast' 'res_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_1, i32 52, i32 62)" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 169 'partselect' 'exp_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (1.63ns)   --->   "%exp_V_2 = add i11 %exp_V, -16" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 170 'add' 'exp_V_2' <Predicate = (!tmp_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_1, i11 %exp_V_2, i32 52, i32 62) nounwind" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 171 'partset' 'p_Result_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%dp = bitcast i64 %p_Result_2 to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 172 'bitcast' 'dp' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (1.48ns)   --->   "%p_0_i = select i1 %tmp_1, double 0.000000e+00, double %dp" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 173 'select' 'p_0_i' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "ret double %p_0_i" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', SVM_Accelerator_HLS/Classifier.cpp:25) [11]  (1.77 ns)

 <State 2>: 4.96ns
The critical path consists of the following:
	'phi' operation ('sum.V') with incoming values : ('sum.V', SVM_Accelerator_HLS/Classifier.cpp:25) [11]  (0 ns)
	'add' operation ('tmp_s', SVM_Accelerator_HLS/Classifier.cpp:28) [148]  (2.49 ns)
	'icmp' operation ('tmp_1', SVM_Accelerator_HLS/Classifier.cpp:28) [149]  (2.47 ns)

 <State 3>: 5.36ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', SVM_Accelerator_HLS/Classifier.cpp:13) [23]  (0 ns)
	'add' operation ('tmp_9', SVM_Accelerator_HLS/Classifier.cpp:14) [30]  (2.11 ns)
	'getelementptr' operation ('svs_addr', SVM_Accelerator_HLS/Classifier.cpp:14) [32]  (0 ns)
	'load' operation ('v', SVM_Accelerator_HLS/Classifier.cpp:14) on array 'svs' [33]  (3.25 ns)

 <State 4>: 7.44ns
The critical path consists of the following:
	'load' operation ('v', SVM_Accelerator_HLS/Classifier.cpp:14) on array 'svs' [33]  (3.25 ns)
	'sub' operation ('man.V', SVM_Accelerator_HLS/Classifier.cpp:14) [42]  (3.24 ns)
	'select' operation ('man.V', SVM_Accelerator_HLS/Classifier.cpp:14) [43]  (0.948 ns)

 <State 5>: 7.58ns
The critical path consists of the following:
	'icmp' operation ('tmp_14', SVM_Accelerator_HLS/Classifier.cpp:14) [54]  (1.99 ns)
	'and' operation ('sel_tmp8', SVM_Accelerator_HLS/Classifier.cpp:14) [69]  (0.978 ns)
	'select' operation ('newSel1', SVM_Accelerator_HLS/Classifier.cpp:14) [77]  (4.61 ns)

 <State 6>: 5.48ns
The critical path consists of the following:
	'select' operation ('xi', SVM_Accelerator_HLS/Classifier.cpp:14) [60]  (0 ns)
	'select' operation ('newSel', SVM_Accelerator_HLS/Classifier.cpp:14) [75]  (0 ns)
	'select' operation ('newSel2', SVM_Accelerator_HLS/Classifier.cpp:15) [79]  (3.57 ns)
	'select' operation ('__Val2__', SVM_Accelerator_HLS/Classifier.cpp:15) [81]  (0 ns)
	'sub' operation ('p_Val2_8', SVM_Accelerator_HLS/Classifier.cpp:15) [85]  (1.92 ns)

 <State 7>: 6.69ns
The critical path consists of the following:
	'mul' operation ('r.V', SVM_Accelerator_HLS/Classifier.cpp:19) [87]  (4.17 ns)
	'add' operation ('l2Squared_fixed.V', SVM_Accelerator_HLS/Classifier.cpp:19) [90]  (2.52 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24) [106]  (0 ns)
	'getelementptr' operation ('Iteration_Schedule_a', SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24) [113]  (0 ns)
	'load' operation ('i', SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24) on array 'Iteration_Schedule' [114]  (3.25 ns)

 <State 9>: 6.5ns
The critical path consists of the following:
	'load' operation ('__Val2__', SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24) on array 'ATANH_LUT_V' [122]  (3.25 ns)
	'sub' operation ('Zn.V', SVM_Accelerator_HLS/Exp.cpp:61->SVM_Accelerator_HLS/Classifier.cpp:24) [127]  (2.55 ns)
	'select' operation ('Z.V', SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24) [128]  (0.698 ns)

 <State 10>: 7.67ns
The critical path consists of the following:
	'ashr' operation ('r.V', SVM_Accelerator_HLS/Exp.cpp:55->SVM_Accelerator_HLS/Classifier.cpp:24) [118]  (4.42 ns)
	'sub' operation ('Yn.V', SVM_Accelerator_HLS/Exp.cpp:64->SVM_Accelerator_HLS/Classifier.cpp:24) [120]  (2.55 ns)
	'select' operation ('Y.V', SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24) [129]  (0.698 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('alphas_V_load', SVM_Accelerator_HLS/Classifier.cpp:25) on array 'alphas_V' [139]  (3.25 ns)

 <State 12>: 8.72ns
The critical path consists of the following:
	'add' operation ('p_Val2_2_i', SVM_Accelerator_HLS/Exp.cpp:70->SVM_Accelerator_HLS/Classifier.cpp:24) [135]  (2.34 ns)
	'mul' operation ('__Val2__', SVM_Accelerator_HLS/Classifier.cpp:25) [142]  (6.38 ns)

 <State 13>: 2.49ns
The critical path consists of the following:
	'add' operation ('sum.V', SVM_Accelerator_HLS/Classifier.cpp:25) [145]  (2.49 ns)

 <State 14>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', SVM_Accelerator_HLS/Classifier.cpp:28) [151]  (6.28 ns)

 <State 15>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', SVM_Accelerator_HLS/Classifier.cpp:28) [151]  (6.28 ns)

 <State 16>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', SVM_Accelerator_HLS/Classifier.cpp:28) [151]  (6.28 ns)

 <State 17>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', SVM_Accelerator_HLS/Classifier.cpp:28) [151]  (6.28 ns)

 <State 18>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', SVM_Accelerator_HLS/Classifier.cpp:28) [151]  (6.28 ns)

 <State 19>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', SVM_Accelerator_HLS/Classifier.cpp:28) [151]  (6.28 ns)

 <State 20>: 3.12ns
The critical path consists of the following:
	'add' operation ('exp.V', SVM_Accelerator_HLS/Classifier.cpp:28) [154]  (1.64 ns)
	'select' operation ('p_0_i', SVM_Accelerator_HLS/Classifier.cpp:28) [157]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
