// Seed: 1200577988
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  assign id_3 = id_0 - id_3;
  assign id_3 = id_1 ? id_3 : 1;
  wire id_4;
  integer id_5 (
      1,
      id_3,
      1,
      1'b0
  );
endmodule
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 module_1,
    output wor id_4,
    inout wor id_5,
    input uwire id_6,
    input wor id_7,
    output supply1 id_8,
    output wand id_9,
    output wor id_10,
    input supply0 id_11,
    input wor id_12,
    output uwire id_13,
    output wand id_14,
    input tri id_15,
    input wand id_16
);
  wire id_18;
  xnor (id_5, id_16, id_18, id_1, id_0, id_12, id_6, id_7, id_15);
  module_0(
      id_6, id_11
  );
endmodule
