#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  4 16:18:56 2020
# Process ID: 15860
# Current directory: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1
# Command line: vivado.exe -log bwt_design_bwt_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bwt_design_bwt_ip_0_0.tcl
# Log file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1/bwt_design_bwt_ip_0_0.vds
# Journal file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bwt_design_bwt_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Vivado2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top bwt_design_bwt_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 734.719 ; gain = 178.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bwt_design_bwt_ip_0_0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_bwt_ip_0_0/synth/bwt_design_bwt_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bwt_ip_v2_0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/hdl/bwt_ip_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bwt_ip_v2_0_S00_AXI' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/hdl/bwt_ip_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bwt_top' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/bwt_top.sv:23]
	Parameter STRING_LEN bound to: 32 - type: integer 
	Parameter ELEMENT_LEN bound to: 8 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_DATA bound to: 1 - type: integer 
	Parameter WRITE_DATA bound to: 2 - type: integer 
	Parameter WAIT_TO_ZERO bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MM_top' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/MM_top.sv:23]
	Parameter STRING_LEN bound to: 32 - type: integer 
	Parameter VAR_LEN bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SORT_1_ST bound to: 4'b0001 
	Parameter SORT_1 bound to: 4'b0010 
	Parameter SORT_2_ST bound to: 4'b0011 
	Parameter SORT_2 bound to: 4'b0100 
	Parameter BUILD_BUCKETS bound to: 4'b0101 
	Parameter BUILD_KEYS bound to: 4'b0110 
	Parameter INC_PHASE bound to: 4'b0111 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'merge_sort_top' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/merge_sort_top.sv:23]
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter STRING_LEN bound to: 32 - type: integer 
	Parameter ELEMENT_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort2elem' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/sort2elem.sv:23]
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter COPY_VAL_1 bound to: 2'b01 
	Parameter COPY_VAL_2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'sort2elem' (1#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/sort2elem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 1 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer' (2#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sort_arrays' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/sort_arrays.sv:23]
	Parameter INPUT_ARR_LEN bound to: 2 - type: integer 
	Parameter VAR_LEN bound to: 2 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter COPY_VAL_L bound to: 3'b001 
	Parameter COPY_VAL_R bound to: 3'b010 
	Parameter READ_DATA bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'sort_arrays' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/sort_arrays.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized0' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sort_arrays__parameterized0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/sort_arrays.sv:23]
	Parameter INPUT_ARR_LEN bound to: 4 - type: integer 
	Parameter VAR_LEN bound to: 3 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter COPY_VAL_L bound to: 3'b001 
	Parameter COPY_VAL_R bound to: 3'b010 
	Parameter READ_DATA bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'sort_arrays__parameterized0' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/sort_arrays.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized1' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized1' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized1' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized1' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized2' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 4 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized2' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized2' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized2' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized3' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized3' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized3' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized3' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/fifo.sv:3]
WARNING: [Synth 8-5856] 3D RAM data_in_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM data_in_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr2_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr2_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr4_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr4_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr8_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr8_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr16_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr16_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM data_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_top' (5#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/merge_sort_top.sv:23]
WARNING: [Synth 8-5856] 3D RAM sort_data_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM keys_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM keys_data_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM sort_data_in_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'MM_top' (6#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/MM_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bwt_top' (7#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/src/bwt_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bwt_ip_v2_0_S00_AXI' (8#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/hdl/bwt_ip_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bwt_ip_v2_0' (9#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/2d7e/hdl/bwt_ip_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bwt_design_bwt_ip_0_0' (10#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_bwt_ip_0_0/synth/bwt_design_bwt_ip_0_0.v:57]
WARNING: [Synth 8-3331] design sort_arrays has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays has unconnected port rst
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design bwt_top has unconnected port send_data
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 843.535 ; gain = 286.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 843.535 ; gain = 286.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 843.535 ; gain = 286.996
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 979.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 982.801 ; gain = 3.539
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sort2elem'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MM_top'
INFO: [Synth 8-5544] ROM "done_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sort_num_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_bucket_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_k_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_bucket" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phase_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_string_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sort_data_in_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bwt_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              COPY_VAL_2 |                               01 |                               10
              COPY_VAL_1 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sort2elem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
               SORT_2_ST |                        000000010 |                             0011
                  SORT_2 |                        000000100 |                             0100
           BUILD_BUCKETS |                        000001000 |                             0101
                    DONE |                        000010000 |                             1000
              BUILD_KEYS |                        000100000 |                             0110
               INC_PHASE |                        001000000 |                             0111
               SORT_1_ST |                        010000000 |                             0001
                  SORT_1 |                        100000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MM_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               READ_DATA |                               01 |                              001
              WRITE_DATA |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bwt_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	                8 Bit    Registers := 696   
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 127   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   3 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  19 Input     32 Bit        Muxes := 9     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 341   
	   3 Input      8 Bit        Muxes := 48    
	   9 Input      8 Bit        Muxes := 105   
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 186   
	   2 Input      1 Bit        Muxes := 161   
	   9 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort2elem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module sort_arrays 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module sort_arrays__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module merge_sort_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 97    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module MM_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 519   
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 99    
	   9 Input      8 Bit        Muxes := 105   
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   9 Input      1 Bit        Muxes := 71    
Module bwt_top 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   3 Input    256 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module bwt_ip_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 18    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  19 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sort_arrays has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays has unconnected port rst
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design bwt_top has unconnected port send_data
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bwt_ip_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bwt_ip_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module sort2elem.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module sort2elem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[8]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[7]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[6]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[5]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[4]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module MM_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     6|
|3     |LUT3  |     8|
|4     |LUT4  |   258|
|5     |LUT5  |    98|
|6     |LUT6  |   136|
|7     |MUXF7 |    64|
|8     |FDRE  |  1031|
|9     |FDSE  |    85|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  1687|
|2     |  inst                       |bwt_ip_v2_0         |  1687|
|3     |    bwt_ip_v2_0_S00_AXI_inst |bwt_ip_v2_0_S00_AXI |  1681|
|4     |      bwt_top_inst           |bwt_top             |   790|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 982.801 ; gain = 426.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 982.801 ; gain = 286.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 982.801 ; gain = 426.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 982.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 982.801 ; gain = 684.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1/bwt_design_bwt_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bwt_design_bwt_ip_0_0, cache-ID = 60a9e69a7ed950b1
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 982.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1/bwt_design_bwt_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bwt_design_bwt_ip_0_0_utilization_synth.rpt -pb bwt_design_bwt_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 16:20:04 2020...
