# SRl (shift right logic)

## data path
[] add mux choose from sign and zero extenders

## control
[control.csv](./control.csv)

[] add control for zeroSign 0 so it choose the extention of zero


## ALU

[*] implement shift in alu 
>alu function became 4 bits

