================================================================================ 
Commit: a339816abf6009187f6060ba209dd950a6060889 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:47 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4334_02

[Feature Description]
Update BIOS version to 4334_02

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Aug 18 09:34:21 2023 +0800
Change-Id: I7d7ffafd65a3c55074d858e5165f7dbe7f6cd860
Original commit hash: d754daad11de0548819d065dde6daabaff3447e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e62835d92c2dbc5d03f4b5eda9501af9aba34703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:43 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4334_00

[Issue Description]
Revert the BIOS version to 4334_00

[Resolution]
Update the BIOS version to 4334_00

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Fri Aug 18 09:23:48 2023 +0800
Change-Id: I63fd237205d34d54bf563701056338353ac7f4e1
Original commit hash: f9cc8aed2ef1b71edf3913df6f1f80b5718aa75d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ee2f26018d66c8826dc1392c8ca3150b8d431add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:39 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4334_01

[Issue Description]
Update BIOS version to 4334_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Aug 17 17:28:40 2023 +0800
Change-Id: I2c65073fc44a490b36c15b109eb7aec3c155cfb4
Original commit hash: 89499d2fb974b30a81f4dd53950aadf7098a879f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93a53e336176f8805aeea4f7112e2de6035a28b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:36 2023 +0800 
-------------------------------------------------------------------------------- 
Updated patch 0x00000032 for ADLS C0

[Feature Description]
Updated patch 0x00000032 for ADLS C0

[Resolution]
Updated patch 0x00000032 for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15014063399
Original commit date: Thu Aug 17 17:16:10 2023 +0800
Change-Id: I6eefd8887c8ee34bc09db869b99b59d9c33090e9
Original commit hash: 283b3c45c108b948d56c6b881464c698a77c649a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 97fe25b4e044ef7fa35dccc599423fab708c2b46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:31 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4334_00

[Issue Description]
Update BIOS version to 4334_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Aug 17 15:06:50 2023 +0800
Change-Id: Ib6b30491e7e33a48f4ac7045c5312715356fd63c
Original commit hash: 733d32c2d72d9f20bc13a7878ece24a2373e3494

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 224e7ff90d09828cb4caec29f4a3ed5c6f1718a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:22 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000002E update for ADLS C0

[Feature Description]
Updated patch 0x0000002E for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15014048069
Original commit date: Thu Aug 17 10:46:50 2023 +0800
Change-Id: Ie7d2dc9d5d567815370bef7047e2a2dee84060cf
Original commit hash: bff871942add3d31139dc3a64b56b580eba38605

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5ea4f45631ea33406b3b0025983630ea0d5a1671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:17 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4331_00

[Feature Description]
Update BIOS version to 4331_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xBD
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Aug 14 12:44:34 2023 +0800
Change-Id: I224658bfce9a899642485a091a8e4d650be4a836
Original commit hash: 1037cea70c177ef4d38672b751469d7b6f039290

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ff7902b46c91ac1b087b532cb9690925f9525e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:12 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]BT and WiFi version update

[Feature Description]
BT version update from 3.5.3.13 to 3.5.4.7
Wifi version update from 3.2.24.23245 to 3.2.24.23321

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15013997423
Original commit date: Sun Aug 13 20:18:18 2023 -0700
Change-Id: I9005bce4fb6f06bac13b50819858618523d0550f
Original commit hash: 2a6a52b30cd4c9f032fe27b4a5de7c6eea3dc312

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 27c630328779c4493c8f0cd713bcc2a4a5361275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:35:06 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add GaP support I2S1 on RPL-Refresh

[Feature Description]
Add GaP support I2S1 on RPL-Refresh

Package/Module:
BoardPkg
[Impacted Platform]
ALL

Hsd-es-id: 15013794851
Original commit date: Thu Aug 10 02:41:18 2023 +0800
Change-Id: I85d81f575a03c8334b8d62c95d02e560db77ea25
Original commit hash: 89490f30cbc3c31caede9bf1ee6503527653d3ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 0e75478c8bb549d3cc47618a86b56304273c8156 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:58 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x11b

[Feature Description]
Add uCode m_32_b0671_0000011b.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15013968383
Original commit date: Tue Aug 8 14:49:12 2023 +0800
Change-Id: I136c9071dfbcc3f721309b41d668cb40c4571350
Original commit hash: ca4366059f1c1513830eeae2703a39ac0a19ad52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7fb8cd627fc91e4076086505453f617237956adb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:51 2023 +0800 
-------------------------------------------------------------------------------- 
Fix the uninitialized issue in PeiDTbtInitLib

[Issue Description]
The variable Status is not uninitialized before used.

[Resolution]
Initialize the variable Status.

Package/Module:AlderLakePlatSamplePkg\Features

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15013948651
Original commit date: Fri Aug 4 10:13:53 2023 +0800
Change-Id: I83825f597d7f712c0b63c5a9809b8b676ee20d9c
Original commit hash: c84710bc31172eb8a3d5cc02dda56a3fdc38c726

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: 513212f8bad111be59f778bf6d85896b636c4538 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:45 2023 +0800 
-------------------------------------------------------------------------------- 
Per-Core BIOS Menu for E-Core Cluster Not Showing up on Lower SKUs

[Issue Description]
E-Core cluster is missing in OverClock Setup menu

[Resolution]
Check ApicId Module ID to calculate correct number of E-Core cluster

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22018652814
Original commit date: Tue Aug 1 14:31:50 2023 +0800
Change-Id: I248b4d8591dfaffb6223b1618974f123943f2b30
Original commit hash: 08be597f3f14348067cc3a6c260e8f7ee3fde95a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 0775e95beb2c305513863148cf204b375490f1a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:37 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX Update] Add MPS Support Command

[Feature Description]
BIOS to send a mailbox command to set the "MPS support" attribute to 256b.
The default Barlow support is 128b for BR FW.

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: 15013825273
Original commit date: Tue Jun 20 14:59:15 2023 +0800
Change-Id: Ie9cbf3e8b415f84100d08053063bb42745ea3db3
Original commit hash: c8ff41e539f9f6cbec652fe29e52273a593689c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: d5fde904ed34032fb3ac33581bffa136c01f9b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:32 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S/Hx][OC]-Setting Unlimited ICCmax in Recent BIOS Does not Program
anymore

[Issue Description]
When setting the unlimited IccMax knob in BIOS the BIOS should write
the unlimited bit which will max out the IccMax value.
But on the newer BIOS'es like 4287, the unlimited bit does not get written
anymore. This is a change from the previous behavior.

[Resolution]
Correction added in the condition check to modify ICC max values.
Along with the Icc Max value added check for Icc Unlimited mode.

Package/Module:

[Impacted Platform]
S, H

Hsd-es-id: 22018625822
Original commit date: Wed Jul 26 00:54:25 2023 -0700
Change-Id: I4781ffd5ac81c8fb8ea847ad211fe2f8d063c6a6
Original commit hash: b9457ca1f0fed9c15aa1fce6c182f206e18eb49f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: c7f62071e667d262056f818b520f5647b3f9cb71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:25 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL P] DGPU instability with PCIe speed change due to
PL1-triggered survivability [RPL Mobile PCR - LPHYCP4.TLSPDR=0x0->0x1]

[Feature Description]
PCIe speed change from 2 masters causing the survivability triggering
and BSOD failure due to recovery of PCIE with wrong gen speed.

Package/Module:

[Impacted Platform]
RPL P, M

Hsd-es-id: 16021170159
Original commit date: Mon Jul 3 19:42:35 2023 +0530
Change-Id: I6685dc9b1ed25aa358538a1adee9363b783fc1a0
Original commit hash: c2c0370a26a991911f5793bd7c041f3637d9f018

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 2ce7322367b2e95ff5bdd38403382f2242debd2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:15 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.191

Hsd-es-id: N/A
Original commit date: Thu Aug 10 21:56:00 2023 -0700
Original commit hash: 6d98202604ccc7a4f02319d32f42f7261bc1d400

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bfb20f26567a092571a42d0f8ed5bfff4df1fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:34:08 2023 +0800 
-------------------------------------------------------------------------------- 
PPR add CpgcGlobalStart save and restore

[Feature Description]
PPR CPGC testing need run when CPGC bind mode is false
for both start and stop.

Add a save and restore. It can avoid fasle bad rows
under mix config issue.

Also solve a corner case that OEMx ddr5 can't be
repaired on ADL-S, by reducing a cycle from
TxDqFifoRdEnTcwlDelay.

Change PprEnable default value to 2 in dsc file, matching
with hfr file config.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
ALL.

Hsd-es-id: 15013933662
Original commit date: Wed Aug 2 10:34:47 2023 +0800
Change-Id: I026336bd26695f48f9ec350441f8a0f93a843e33
Original commit hash: 8f3c32f43c64ea680ae06018f6ee75e90d06fde5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 5bb1414a02ce28585659310afedcdf44b2aff2a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:33:54 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.190

Hsd-es-id: N/A
Original commit date: Thu Aug 10 00:14:19 2023 -0700
Original commit hash: 8c93b8169613f93f9d86ba8a8b9a92382fb51083

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 65558948d9df6c7cd4121c75c43f7f3c788ad757 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:33:41 2023 +0800 
-------------------------------------------------------------------------------- 
PPR deals with corner case of DDR5 24Gb row size

[Feature Description]
DDR5 SDRAM density 24Gb Row address bit 15 and 16
considers 11b as invalid address.

Row size is only 3 fourth of the total 17 row bits space.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
ALL.

Hsd-es-id: 15013926487
Original commit date: Mon Jul 31 16:11:51 2023 +0800
Change-Id: I14536193576841a145fe020be4e3c70fbeb87e1a
Original commit hash: 6e3862965939476e8478186c9593bf357790d649

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: ad0181a35c98a05fdfbbb33ef656f70517a773ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:33:28 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.189

Hsd-es-id: N/A
Original commit date: Wed Aug 9 21:34:18 2023 -0700
Original commit hash: ff089b6ecce495fcf8530484a674e78c3cd45529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e842213ef04d4bdb05f09197fa77a98fb2eff97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:33:15 2023 +0800 
-------------------------------------------------------------------------------- 
PPR Improve PPR BIOS menu

[Feature Description]
1) Add PPR detection and repair statistics info into menu.
2) PPR training need always return success in case of bricking.
3) Change PPR BIOS menu into a sub menu.
4) Add PprRunOnce BIOS knob.
5) Add NOREPAIR_PPR BIOS knob.
6) Add TrainingEnables2.PPR.
7) Clear row fail list in the right loop.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
ADL.

Hsd-es-id: 15013493725
Original commit date: Tue May 23 10:00:31 2023 +0800
Change-Id: I62b6ea02c9c3cad8db597359fade0a2887f5e1d5
Original commit hash: 261733f631455eeb0e30193caed77ce4b49ea382

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 7fe55537eb71b5e6ee47575d82e6bf74cab34034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:57 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.188

Hsd-es-id: N/A
Original commit date: Tue Aug 8 01:34:22 2023 -0700
Original commit hash: 8099c51afda96a48917ba52de858400433c32f9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fe6cd9119bb58ae5527f61cc2dfcbce37810d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:50 2023 +0800 
-------------------------------------------------------------------------------- 
Update the max frequency for DDR5 2SPC/2DPC SODIMM

[Feature Description]
Update the max frequency for DDR5 2SPC/2DPC SODIMM.
Support DDR5 Non-ECC SODIMM 2SPC 2DPC
1R 4400/2R 4000 for
Tee Topology.

2DPC 1R1R SODIMM 2000 G2 3600 G2 4000 G2 4400 G2
2DPC 2R2R SODIMM 2000 G2 3600 G2 3600 G2 4000 G2

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018687243
Original commit date: Fri Jul 7 13:12:07 2023 +0800
Change-Id: Icdd18091b7fe771350bef5e125857b31545c0f05
Original commit hash: 3ba550c2ba3930c26c502f2b104df6a47654937e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 26df74b7a9f500db472cbf5c0ac79571ce7308a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:44 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.187

Hsd-es-id: N/A
Original commit date: Mon Aug 7 14:57:59 2023 -0700
Original commit hash: 6d8da3191ec4f0d03e46d4ab9a58f4130648dc1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff19673fdd14ba918a107ad2a07021b5ed6846d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:39 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 1R 5600 and 2R 5200 in RPL-S and RPL-SBGA

[Feature Description]
DDR5 SODIMM 1R 5600 and 2R 5200 in RPL-S and RPL-SBGA

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018680187
Original commit date: Mon Aug 7 15:13:24 2023 +0800
Change-Id: Ie1595d71f3328e93f049b140528d14c4917b81cc
Original commit hash: 3b0bd3e6b38eb0c0134cf55777c7bab7fdd82ab4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 088cf64e031b4865b15936b5fe86bf9c31b3070e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:35 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.186

Hsd-es-id: N/A
Original commit date: Sun Aug 6 22:17:46 2023 -0700
Original commit hash: 58517ccf1f943dba3ab08d58a96467f39f7a8ba5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a95817f1d2949bd890b5cc526aae4c481b5b8aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:30 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 2R 5200 in RPL-Hx

[Feature Description]
DDR5 SODIMM 2R 5200 in RPL-Hx

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018680042
Original commit date: Mon Aug 7 10:48:08 2023 +0800
Change-Id: If4c99e9a2f377938d949bbe7ec990be648b04e5b
Original commit hash: c3496396fe1acc8faf3c5beb204cafe943ff7e33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6c1b83703851d88b401214642a043089b2da50de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:26 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.185

Hsd-es-id: N/A
Original commit date: Sun Aug 6 20:39:58 2023 -0700
Original commit hash: 7bb1c0b2763b9d37fa433adb102dc6a9124ce539

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d29c7aab15b827459d4a9d7c05621eccf888daa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 8 00:32:22 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 2R 5200

[Feature Description]
DDR5 SODIMM 2R 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018680030
Original commit date: Sat Aug 5 08:22:10 2023 +0800
Change-Id: Ie88b3213358ddd3c317efdc7eb43b54891ec5015
Original commit hash: caeed2072d8ffe9c7ad6d727c87d0dd4127d148c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
