// Seed: 1043202514
module module_0 ();
  reg id_1;
  localparam id_2 = 1;
  reg id_3;
  final begin : LABEL_0
    if (1) $clog2(7);
    ;
    `define pp_4 0
  end
  wire id_5;
  bit  id_6;
  always_comb begin : LABEL_1
    id_3 <= 1'h0;
    id_6 <= -1;
    id_1 <= -1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd90
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  assign id_3 = id_2;
  wire [id_1 : -1 'd0] id_4;
endmodule
