// Seed: 2625403369
module module_0;
  assign id_1 = {~1, 1 & 1 == 1, id_1};
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1,
    output uwire id_2
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_12 = 1;
  assign #1 id_4 = id_7;
  wire id_16 = 1'b0 == 1;
  id_17 :
  assert property (@(posedge id_3 or id_12) id_5) id_7[1] <= 1;
  wire id_18;
  assign id_12 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
