{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7558, "design__instance__area": 110860, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 176, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 16, "power__internal__total": 0.009793478064239025, "power__switching__total": 0.00485818088054657, "power__leakage__total": 1.818761347749387e-06, "power__total": 0.014653477817773819, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.3609974643615623, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3609974643615623, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5933104175893082, "timing__setup__ws__corner:nom_tt_025C_5v00": 49.88457077499898, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 176, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 16, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.638728199521294, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.638728199521294, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.324524305502743, "timing__setup__ws__corner:nom_ss_125C_4v50": 41.60674056385342, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 176, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 15, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.23656094419585932, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.23656094419585932, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27026359692952273, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.56423722846581, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 8, "design__max_fanout_violation__count": 176, "design__max_cap_violation__count": 20, "clock__skew__worst_hold": 0.6591152254990702, "clock__skew__worst_setup": 0.2293227894709554, "timing__hold__ws": 0.26786007503553544, "timing__setup__ws": 40.88262644136096, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7558, "design__instance__area__stdcell": 110860, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.389236, "design__instance__utilization__stdcell": 0.389236, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 43877.1, "design__instance__displacement__mean": 5.805, "design__instance__displacement__max": 201.6, "route__wirelength__estimated": 146809, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3523, "route__net__special": 2, "route__drc_errors__iter:1": 1554, "route__wirelength__iter:1": 179831, "route__drc_errors__iter:2": 120, "route__wirelength__iter:2": 178066, "route__drc_errors__iter:3": 99, "route__wirelength__iter:3": 177574, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 177430, "route__drc_errors": 0, "route__wirelength": 177430, "route__vias": 26888, "route__vias__singlecut": 26888, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1198.92, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 176, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.3508126111125112, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.3508126111125112, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5897258404083223, "timing__setup__ws__corner:min_tt_025C_5v00": 50.22633473513797, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 176, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.6221126012648327, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.6221126012648327, "timing__hold__ws__corner:min_ss_125C_4v50": 1.318437840665006, "timing__setup__ws__corner:min_ss_125C_4v50": 42.20985991316501, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 176, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.2293227894709554, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2293227894709554, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26786007503553544, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.78642394822186, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 176, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 19, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.373235564130425, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.373235564130425, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5975868857788087, "timing__setup__ws__corner:max_tt_025C_5v00": 49.470544616589464, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 176, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 20, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.6591152254990702, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.6591152254990702, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3310186662912633, "timing__setup__ws__corner:max_ss_125C_4v50": 40.88262644136096, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 176, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 17, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.24522612412582423, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.24522612412582423, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27287994858334985, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.29583680786891, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99982, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000178361, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000166352, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.1602e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000166352, "ir__voltage__worst": 5, "ir__drop__avg": 4.13e-05, "ir__drop__worst": 0.000178, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}