Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 18 15:55:34 2025
| Host         : DESKTOP-B6M86Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.133        0.000                      0                12330        0.026        0.000                      0                12330        3.500        0.000                       0                  7751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.133        0.000                      0                12330        0.026        0.000                      0                12330        3.500        0.000                       0                  7751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 0.580ns (7.439%)  route 7.217ns (92.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.217    13.513    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X107Y42        LUT2 (Prop_lut2_I0_O)        0.124    13.637 r  rOpA[462]_i_1/O
                         net (fo=1, routed)           0.000    13.637    rOpA[462]_i_1_n_0
    SLICE_X107Y42        FDRE                                         r  rOpA_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.699    13.464    iClk_IBUF_BUFG
    SLICE_X107Y42        FDRE                                         r  rOpA_reg[462]/C
                         clock pessimism              0.309    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X107Y42        FDRE (Setup_fdre_C_D)        0.032    13.770    rOpA_reg[462]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 0.580ns (7.439%)  route 7.217ns (92.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.217    13.513    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X107Y43        LUT2 (Prop_lut2_I0_O)        0.124    13.637 r  rOpA[212]_i_1/O
                         net (fo=1, routed)           0.000    13.637    rOpA[212]_i_1_n_0
    SLICE_X107Y43        FDRE                                         r  rOpA_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.700    13.465    iClk_IBUF_BUFG
    SLICE_X107Y43        FDRE                                         r  rOpA_reg[212]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X107Y43        FDRE (Setup_fdre_C_D)        0.032    13.771    rOpA_reg[212]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[942]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 0.580ns (7.525%)  route 7.127ns (92.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.764     5.838    iClk_IBUF_BUFG
    SLICE_X95Y74         FDRE                                         r  FSM_onehot_rFSM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDRE (Prop_fdre_C_Q)         0.456     6.294 r  FSM_onehot_rFSM_reg[6]/Q
                         net (fo=1035, routed)        7.127    13.421    MP_ADDER_INST/Q[2]
    SLICE_X95Y43         LUT4 (Prop_lut4_I1_O)        0.124    13.545 r  MP_ADDER_INST/rBufferOut[942]_i_1/O
                         net (fo=1, routed)           0.000    13.545    MP_ADDER_INST_n_85
    SLICE_X95Y43         FDRE                                         r  rBufferOut_reg[942]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.624    13.389    iClk_IBUF_BUFG
    SLICE_X95Y43         FDRE                                         r  rBufferOut_reg[942]/C
                         clock pessimism              0.309    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X95Y43         FDRE (Setup_fdre_C_D)        0.029    13.692    rBufferOut_reg[942]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[926]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.580ns (7.597%)  route 7.054ns (92.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 13.317 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.054    13.350    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X81Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.474 r  rOpA[926]_i_1/O
                         net (fo=1, routed)           0.000    13.474    rOpA[926]_i_1_n_0
    SLICE_X81Y31         FDRE                                         r  rOpA_reg[926]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.552    13.317    iClk_IBUF_BUFG
    SLICE_X81Y31         FDRE                                         r  rOpA_reg[926]/C
                         clock pessimism              0.309    13.626    
                         clock uncertainty           -0.035    13.591    
    SLICE_X81Y31         FDRE (Setup_fdre_C_D)        0.031    13.622    rOpA_reg[926]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 0.580ns (7.407%)  route 7.250ns (92.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.250    13.546    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X108Y44        LUT3 (Prop_lut3_I0_O)        0.124    13.670 r  rBuffer[468]_i_1/O
                         net (fo=1, routed)           0.000    13.670    rBuffer[468]_i_1_n_0
    SLICE_X108Y44        FDRE                                         r  rBuffer_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.700    13.465    iClk_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  rBuffer_reg[468]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X108Y44        FDRE (Setup_fdre_C_D)        0.079    13.818    rBuffer_reg[468]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 0.580ns (7.483%)  route 7.171ns (92.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.764     5.838    iClk_IBUF_BUFG
    SLICE_X95Y74         FDRE                                         r  FSM_onehot_rFSM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDRE (Prop_fdre_C_Q)         0.456     6.294 r  FSM_onehot_rFSM_reg[6]/Q
                         net (fo=1035, routed)        7.171    13.465    MP_ADDER_INST/Q[2]
    SLICE_X96Y36         LUT4 (Prop_lut4_I1_O)        0.124    13.589 r  MP_ADDER_INST/rBufferOut[188]_i_1/O
                         net (fo=1, routed)           0.000    13.589    MP_ADDER_INST_n_839
    SLICE_X96Y36         FDRE                                         r  rBufferOut_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.619    13.384    iClk_IBUF_BUFG
    SLICE_X96Y36         FDRE                                         r  rBufferOut_reg[188]/C
                         clock pessimism              0.309    13.693    
                         clock uncertainty           -0.035    13.658    
    SLICE_X96Y36         FDRE (Setup_fdre_C_D)        0.081    13.739    rBufferOut_reg[188]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[463]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.605ns (7.735%)  route 7.217ns (92.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.217    13.513    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X107Y42        LUT2 (Prop_lut2_I0_O)        0.149    13.662 r  rOpA[463]_i_1/O
                         net (fo=1, routed)           0.000    13.662    rOpA[463]_i_1_n_0
    SLICE_X107Y42        FDRE                                         r  rOpA_reg[463]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.699    13.464    iClk_IBUF_BUFG
    SLICE_X107Y42        FDRE                                         r  rOpA_reg[463]/C
                         clock pessimism              0.309    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X107Y42        FDRE (Setup_fdre_C_D)        0.075    13.813    rOpA_reg[463]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[213]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.605ns (7.735%)  route 7.217ns (92.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 13.465 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.217    13.513    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X107Y43        LUT2 (Prop_lut2_I0_O)        0.149    13.662 r  rOpA[213]_i_1/O
                         net (fo=1, routed)           0.000    13.662    rOpA[213]_i_1_n_0
    SLICE_X107Y43        FDRE                                         r  rOpA_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.700    13.465    iClk_IBUF_BUFG
    SLICE_X107Y43        FDRE                                         r  rOpA_reg[213]/C
                         clock pessimism              0.309    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X107Y43        FDRE (Setup_fdre_C_D)        0.075    13.814    rOpA_reg[213]
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.580ns (7.491%)  route 7.163ns (92.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.764     5.838    iClk_IBUF_BUFG
    SLICE_X95Y74         FDRE                                         r  FSM_onehot_rFSM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDRE (Prop_fdre_C_Q)         0.456     6.294 r  FSM_onehot_rFSM_reg[6]/Q
                         net (fo=1035, routed)        7.163    13.457    MP_ADDER_INST/Q[2]
    SLICE_X96Y36         LUT4 (Prop_lut4_I1_O)        0.124    13.581 r  MP_ADDER_INST/rBufferOut[440]_i_1/O
                         net (fo=1, routed)           0.000    13.581    MP_ADDER_INST_n_587
    SLICE_X96Y36         FDRE                                         r  rBufferOut_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.619    13.384    iClk_IBUF_BUFG
    SLICE_X96Y36         FDRE                                         r  rBufferOut_reg[440]/C
                         clock pessimism              0.309    13.693    
                         clock uncertainty           -0.035    13.658    
    SLICE_X96Y36         FDRE (Setup_fdre_C_D)        0.079    13.737    rBufferOut_reg[440]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[656]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 0.580ns (7.564%)  route 7.088ns (92.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.766     5.840    iClk_IBUF_BUFG
    SLICE_X95Y76         FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456     6.296 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=2064, routed)        7.088    13.384    FSM_onehot_rFSM_reg_n_0_[2]
    SLICE_X82Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.508 r  rBuffer[656]_i_1/O
                         net (fo=1, routed)           0.000    13.508    rBuffer[656]_i_1_n_0
    SLICE_X82Y30         FDRE                                         r  rBuffer_reg[656]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        1.551    13.316    iClk_IBUF_BUFG
    SLICE_X82Y30         FDRE                                         r  rBuffer_reg[656]/C
                         clock pessimism              0.309    13.625    
                         clock uncertainty           -0.035    13.590    
    SLICE_X82Y30         FDRE (Setup_fdre_C_D)        0.077    13.667    rBuffer_reg[656]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rBufferOut_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.762%)  route 0.195ns (51.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.615     1.701    iClk_IBUF_BUFG
    SLICE_X103Y49        FDRE                                         r  rBufferOut_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  rBufferOut_reg[215]/Q
                         net (fo=1, routed)           0.195     2.038    MP_ADDER_INST/in32[215]
    SLICE_X101Y50        LUT4 (Prop_lut4_I0_O)        0.045     2.083 r  MP_ADDER_INST/rBufferOut[223]_i_1/O
                         net (fo=1, routed)           0.000     2.083    MP_ADDER_INST_n_804
    SLICE_X101Y50        FDRE                                         r  rBufferOut_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.879     2.221    iClk_IBUF_BUFG
    SLICE_X101Y50        FDRE                                         r  rBufferOut_reg[223]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.091     2.056    rBufferOut_reg[223]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rBufferOut_reg[993]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[1001]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.786%)  route 0.203ns (49.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.614     1.700    iClk_IBUF_BUFG
    SLICE_X94Y49         FDRE                                         r  rBufferOut_reg[993]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  rBufferOut_reg[993]/Q
                         net (fo=1, routed)           0.203     2.067    MP_ADDER_INST/in32[993]
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.045     2.112 r  MP_ADDER_INST/rBufferOut[1001]_i_1/O
                         net (fo=1, routed)           0.000     2.112    MP_ADDER_INST_n_26
    SLICE_X94Y52         FDRE                                         r  rBufferOut_reg[1001]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.878     2.220    iClk_IBUF_BUFG
    SLICE_X94Y52         FDRE                                         r  rBufferOut_reg[1001]/C
                         clock pessimism             -0.256     1.964    
    SLICE_X94Y52         FDRE (Hold_fdre_C_D)         0.120     2.084    rBufferOut_reg[1001]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rBufferOut_reg[984]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[992]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.386%)  route 0.207ns (52.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.614     1.700    iClk_IBUF_BUFG
    SLICE_X97Y49         FDRE                                         r  rBufferOut_reg[984]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  rBufferOut_reg[984]/Q
                         net (fo=1, routed)           0.207     2.048    MP_ADDER_INST/in32[984]
    SLICE_X93Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.093 r  MP_ADDER_INST/rBufferOut[992]_i_1/O
                         net (fo=1, routed)           0.000     2.093    MP_ADDER_INST_n_35
    SLICE_X93Y50         FDRE                                         r  rBufferOut_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.877     2.219    iClk_IBUF_BUFG
    SLICE_X93Y50         FDRE                                         r  rBufferOut_reg[992]/C
                         clock pessimism             -0.256     1.963    
    SLICE_X93Y50         FDRE (Hold_fdre_C_D)         0.092     2.055    rBufferOut_reg[992]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[849]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[593]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.800%)  route 0.228ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.580     1.666    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  MP_ADDER_INST/regResult_reg[849]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     1.830 r  MP_ADDER_INST/regResult_reg[849]/Q
                         net (fo=2, routed)           0.228     2.059    MP_ADDER_INST/wResAdd[849]
    SLICE_X59Y49         FDRE                                         r  MP_ADDER_INST/regResult_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.853     2.195    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  MP_ADDER_INST/regResult_reg[593]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.075     2.014    MP_ADDER_INST/regResult_reg[593]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[837]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[581]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.068%)  route 0.250ns (63.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.580     1.666    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  MP_ADDER_INST/regResult_reg[837]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  MP_ADDER_INST/regResult_reg[837]/Q
                         net (fo=2, routed)           0.250     2.057    MP_ADDER_INST/wResAdd[837]
    SLICE_X69Y47         FDRE                                         r  MP_ADDER_INST/regResult_reg[581]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.855     2.197    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X69Y47         FDRE                                         r  MP_ADDER_INST/regResult_reg[581]/C
                         clock pessimism             -0.256     1.941    
    SLICE_X69Y47         FDRE (Hold_fdre_C_D)         0.066     2.007    MP_ADDER_INST/regResult_reg[581]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[837]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[837]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.146%)  route 0.235ns (55.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.580     1.666    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  MP_ADDER_INST/regResult_reg[837]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  MP_ADDER_INST/regResult_reg[837]/Q
                         net (fo=2, routed)           0.235     2.043    MP_ADDER_INST/wResAdd[837]
    SLICE_X70Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.088 r  MP_ADDER_INST/rBufferOut[837]_i_1/O
                         net (fo=1, routed)           0.000     2.088    MP_ADDER_INST_n_190
    SLICE_X70Y48         FDRE                                         r  rBufferOut_reg[837]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.855     2.197    iClk_IBUF_BUFG
    SLICE_X70Y48         FDRE                                         r  rBufferOut_reg[837]/C
                         clock pessimism             -0.256     1.941    
    SLICE_X70Y48         FDRE (Hold_fdre_C_D)         0.092     2.033    rBufferOut_reg[837]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[606]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[350]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.109%)  route 0.249ns (63.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.586     1.672    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  MP_ADDER_INST/regResult_reg[606]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  MP_ADDER_INST/regResult_reg[606]/Q
                         net (fo=2, routed)           0.249     2.063    MP_ADDER_INST/wResAdd[606]
    SLICE_X61Y50         FDRE                                         r  MP_ADDER_INST/regResult_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.849     2.191    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  MP_ADDER_INST/regResult_reg[350]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.071     2.006    MP_ADDER_INST/regResult_reg[350]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rBuffer_reg[340]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpB_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.578     1.664    iClk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  rBuffer_reg[340]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  rBuffer_reg[340]/Q
                         net (fo=3, routed)           0.236     2.042    in23[348]
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.087 r  rOpB[348]_i_1/O
                         net (fo=1, routed)           0.000     2.087    rOpB[348]_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  rOpB_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.852     2.194    iClk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  rOpB_reg[348]/C
                         clock pessimism             -0.256     1.938    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.092     2.030    rOpB_reg[348]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rBufferOut_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.221%)  route 0.234ns (52.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.615     1.701    iClk_IBUF_BUFG
    SLICE_X104Y48        FDRE                                         r  rBufferOut_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164     1.865 r  rBufferOut_reg[227]/Q
                         net (fo=1, routed)           0.234     2.099    MP_ADDER_INST/in32[227]
    SLICE_X100Y51        LUT4 (Prop_lut4_I0_O)        0.045     2.144 r  MP_ADDER_INST/rBufferOut[235]_i_1/O
                         net (fo=1, routed)           0.000     2.144    MP_ADDER_INST_n_792
    SLICE_X100Y51        FDRE                                         r  rBufferOut_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.879     2.221    iClk_IBUF_BUFG
    SLICE_X100Y51        FDRE                                         r  rBufferOut_reg[235]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X100Y51        FDRE (Hold_fdre_C_D)         0.120     2.085    rBufferOut_reg[235]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[995]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[739]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.580%)  route 0.255ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.613     1.699    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y48         FDRE                                         r  MP_ADDER_INST/regResult_reg[995]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  MP_ADDER_INST/regResult_reg[995]/Q
                         net (fo=2, routed)           0.255     2.095    MP_ADDER_INST/wResAdd[995]
    SLICE_X95Y50         FDRE                                         r  MP_ADDER_INST/regResult_reg[739]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7750, routed)        0.878     2.220    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X95Y50         FDRE                                         r  MP_ADDER_INST/regResult_reg[739]/C
                         clock pessimism             -0.256     1.964    
    SLICE_X95Y50         FDRE (Hold_fdre_C_D)         0.066     2.030    MP_ADDER_INST/regResult_reg[739]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X99Y83    FPU_CORE_INST/FSM_sequential_rState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X99Y83    FPU_CORE_INST/FSM_sequential_rState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X99Y83    FPU_CORE_INST/FSM_sequential_rState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y85    FPU_CORE_INST/expA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y85    FPU_CORE_INST/expA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y85    FPU_CORE_INST/expA_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y85    FPU_CORE_INST/expA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y85    FPU_CORE_INST/expA_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y85    FPU_CORE_INST/expA_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y68    MP_ADDER_INST/regA_Q_reg[323]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y71    MP_ADDER_INST/regResult_reg[311]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y71    rBufferOut_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y32   MP_ADDER_INST/regB_Q_reg[950]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y71    MP_ADDER_INST/regResult_reg[326]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y68    MP_ADDER_INST/regResult_reg[334]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y71    rBufferOut_reg[582]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   rBuffer_reg[688]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   rBuffer_reg[689]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y68    rOpA_reg[832]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y83    FPU_CORE_INST/FSM_sequential_rState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y83    FPU_CORE_INST/FSM_sequential_rState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y83    FPU_CORE_INST/FSM_sequential_rState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y85    FPU_CORE_INST/expA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y85    FPU_CORE_INST/expA_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y85    FPU_CORE_INST/expA_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y85    FPU_CORE_INST/expA_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y85    FPU_CORE_INST/expA_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y85    FPU_CORE_INST/expA_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X76Y37    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__8/C



