# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proiect.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../Proiect.srcs/sources_1/new/Debouncer.vhd" \
"../../../../Proiect.srcs/sources_1/new/ExecUnit.vhd" \
"../../../../../INSTR_FETCH/INSTR_FETCH.srcs/sources_1/new/INSTR_FETCH.vhd" \
"../../../../Proiect.srcs/sources_1/new/InstrDecoder.vhd" \
"../../../../Proiect.srcs/sources_1/new/MemUnit.vhd" \
"../../../../Proiect.srcs/sources_1/new/RegFile.vhd" \
"../../../../Proiect.srcs/sources_1/new/SSDISPLAY.vhd" \
"../../../../Proiect.srcs/sources_1/new/test_env.vhd" \
"../../../../Proiect.srcs/sources_1/new/test_env_tb.vhd" \

# Do not sort compile order
nosort
