--
--	Conversion of notoriOS.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jul 08 16:53:37 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_2 : bit;
SIGNAL tmpOE__Power_VBAT1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Power_VBAT1_net_0 : bit;
SIGNAL tmpIO_0__Power_VBAT1_net_0 : bit;
TERMINAL tmpSIOVREF__Power_VBAT1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Power_VBAT1_net_0 : bit;
SIGNAL \RTC:Net_5\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Power_VBAT2_net_0 : bit;
SIGNAL tmpFB_0__Power_VBAT2_net_0 : bit;
SIGNAL tmpIO_0__Power_VBAT2_net_0 : bit;
TERMINAL tmpSIOVREF__Power_VBAT2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Power_VBAT2_net_0 : bit;
SIGNAL tmpOE__Power_VDD1_net_0 : bit;
SIGNAL tmpFB_0__Power_VDD1_net_0 : bit;
SIGNAL tmpIO_0__Power_VDD1_net_0 : bit;
TERMINAL tmpSIOVREF__Power_VDD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Power_VDD1_net_0 : bit;
SIGNAL tmpOE__Power_VDD2_net_0 : bit;
SIGNAL tmpFB_0__Power_VDD2_net_0 : bit;
SIGNAL tmpIO_0__Power_VDD2_net_0 : bit;
TERMINAL tmpSIOVREF__Power_VDD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Power_VDD2_net_0 : bit;
SIGNAL Net_37 : bit;
SIGNAL tmpOE__Pressure_Voltage_Enable_net_0 : bit;
SIGNAL tmpFB_0__Pressure_Voltage_Enable_net_0 : bit;
SIGNAL tmpIO_0__Pressure_Voltage_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Pressure_Voltage_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pressure_Voltage_Enable_net_0 : bit;
SIGNAL tmpOE__AN_VSOL_net_0 : bit;
SIGNAL tmpFB_0__AN_VSOL_net_0 : bit;
TERMINAL Net_302 : bit;
SIGNAL tmpIO_0__AN_VSOL_net_0 : bit;
TERMINAL tmpSIOVREF__AN_VSOL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AN_VSOL_net_0 : bit;
SIGNAL \Level_Sensor_UART:Net_61\ : bit;
SIGNAL \Level_Sensor_UART:BUART:clock_op\ : bit;
SIGNAL \Level_Sensor_UART:BUART:reset_reg\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \Level_Sensor_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \Level_Sensor_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \Level_Sensor_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Level_Sensor_UART:BUART:reset_sr\ : bit;
SIGNAL \Level_Sensor_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_34 : bit;
SIGNAL \Level_Sensor_UART:BUART:txn\ : bit;
SIGNAL Net_28 : bit;
SIGNAL Net_29 : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_postpoll\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:hd_shift_out\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_fifofull\ : bit;
SIGNAL \Level_Sensor_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Level_Sensor_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:rx_counter_load\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_bitclk\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:pollingrange\ : bit;
SIGNAL \Level_Sensor_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_27 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \Level_Sensor_UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_status_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_23 : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_address_detected\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_last\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \Level_Sensor_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \Level_Sensor_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Level_Sensor_RX_net_0 : bit;
SIGNAL tmpIO_0__Level_Sensor_RX_net_0 : bit;
TERMINAL tmpSIOVREF__Level_Sensor_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Level_Sensor_RX_net_0 : bit;
SIGNAL tmpOE__Level_Sensor_Power_net_0 : bit;
SIGNAL tmpFB_0__Level_Sensor_Power_net_0 : bit;
SIGNAL tmpIO_0__Level_Sensor_Power_net_0 : bit;
TERMINAL tmpSIOVREF__Level_Sensor_Power_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Level_Sensor_Power_net_0 : bit;
SIGNAL \emFile:SPI0:Net_276\ : bit;
SIGNAL \emFile:Net_19\ : bit;
SIGNAL \emFile:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \emFile:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \emFile:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \emFile:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \emFile:SPI0:Net_244\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \emFile:SPI0:BSPIM:so_send\ : bit;
SIGNAL \emFile:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \emFile:Net_10\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \emFile:SPI0:BSPIM:state_2\ : bit;
SIGNAL \emFile:SPI0:BSPIM:state_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:state_0\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \emFile:Net_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_4\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_3\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_2\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_0\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \emFile:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \emFile:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_7\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_6\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_5\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_4\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_3\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_2\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_1\ : bit;
SIGNAL \emFile:SPI0:BSPIM:control_0\ : bit;
SIGNAL \emFile:SPI0:Net_253\ : bit;
SIGNAL \emFile:SPI0:Net_273\ : bit;
SIGNAL \emFile:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \emFile:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \emFile:Net_22\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_6\ : bit;
SIGNAL \emFile:SPI0:BSPIM:count_5\ : bit;
SIGNAL \emFile:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \emFile:Net_5\ : bit;
SIGNAL \emFile:Net_3\ : bit;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile:Net_16\ : bit;
SIGNAL \emFile:SPI0:Net_274\ : bit;
SIGNAL \emFile:tmpOE__mosi0_net_0\ : bit;
SIGNAL \emFile:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \emFile:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \emFile:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \emFile:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \emFile:tmpOE__miso0_net_0\ : bit;
SIGNAL \emFile:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \emFile:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \emFile:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \emFile:Net_2\ : bit;
SIGNAL \emFile:tmpOE__sclk0_net_0\ : bit;
SIGNAL \emFile:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \emFile:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \emFile:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \emFile:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \emFile:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \emFile:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \emFile:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \emFile:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \emFile:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
SIGNAL tmpOE__SD_Card_Power_net_0 : bit;
SIGNAL tmpFB_0__SD_Card_Power_net_0 : bit;
SIGNAL tmpIO_0__SD_Card_Power_net_0 : bit;
TERMINAL tmpSIOVREF__SD_Card_Power_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_Card_Power_net_0 : bit;
SIGNAL tmpOE__SD_Chip_Detect_net_0 : bit;
SIGNAL tmpFB_0__SD_Chip_Detect_net_0 : bit;
SIGNAL tmpIO_0__SD_Chip_Detect_net_0 : bit;
TERMINAL tmpSIOVREF__SD_Chip_Detect_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_Chip_Detect_net_0 : bit;
TERMINAL Net_303 : bit;
TERMINAL Net_301 : bit;
TERMINAL Net_300 : bit;
TERMINAL Net_97 : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_100 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL tmpOE__Battery_Voltage_Enable_net_0 : bit;
SIGNAL tmpFB_0__Battery_Voltage_Enable_net_0 : bit;
SIGNAL tmpIO_0__Battery_Voltage_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Battery_Voltage_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Battery_Voltage_Enable_net_0 : bit;
SIGNAL tmpOE__AN_VBAT_net_0 : bit;
SIGNAL tmpFB_0__AN_VBAT_net_0 : bit;
SIGNAL tmpIO_0__AN_VBAT_net_0 : bit;
TERMINAL tmpSIOVREF__AN_VBAT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AN_VBAT_net_0 : bit;
SIGNAL \Debug_UART:Net_9\ : bit;
SIGNAL \Debug_UART:Net_61\ : bit;
SIGNAL \Debug_UART:BUART:clock_op\ : bit;
SIGNAL \Debug_UART:BUART:reset_reg\ : bit;
SIGNAL Net_116 : bit;
SIGNAL \Debug_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \Debug_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \Debug_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \Debug_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \Debug_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Debug_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Debug_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Debug_UART:BUART:reset_sr\ : bit;
SIGNAL \Debug_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_112 : bit;
SIGNAL \Debug_UART:BUART:txn\ : bit;
SIGNAL Net_254 : bit;
SIGNAL \Debug_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_255 : bit;
SIGNAL \Debug_UART:BUART:tx_state_1\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:tx_shift_out\ : bit;
SIGNAL \Debug_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Debug_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Debug_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Debug_UART:BUART:counter_load_not\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_2\ : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Debug_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_7\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_6\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_5\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_4\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_3\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_2\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_1\ : bit;
SIGNAL \Debug_UART:BUART:sc_out_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_6\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_5\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_4\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_0\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_1\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_2\ : bit;
SIGNAL \Debug_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_251 : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk\ : bit;
SIGNAL \Debug_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Debug_UART:BUART:tx_mark\ : bit;
SIGNAL \Debug_UART:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__Debug_TX_net_0 : bit;
SIGNAL tmpFB_0__Debug_TX_net_0 : bit;
SIGNAL tmpIO_0__Debug_TX_net_0 : bit;
TERMINAL tmpSIOVREF__Debug_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Debug_TX_net_0 : bit;
SIGNAL tmpOE__Pin_Telit_ONOFF_net_0 : bit;
SIGNAL tmpFB_0__Pin_Telit_ONOFF_net_0 : bit;
SIGNAL tmpIO_0__Pin_Telit_ONOFF_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Telit_ONOFF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Telit_ONOFF_net_0 : bit;
SIGNAL tmpOE__Pin_Telit_pwr_net_0 : bit;
SIGNAL tmpFB_0__Pin_Telit_pwr_net_0 : bit;
SIGNAL tmpIO_0__Pin_Telit_pwr_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Telit_pwr_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Telit_pwr_net_0 : bit;
SIGNAL tmpOE__Pin_Telit_SWRDY_net_0 : bit;
SIGNAL tmpFB_0__Pin_Telit_SWRDY_net_0 : bit;
SIGNAL tmpIO_0__Pin_Telit_SWRDY_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Telit_SWRDY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Telit_SWRDY_net_0 : bit;
SIGNAL \UART_Telit:Net_9\ : bit;
SIGNAL \UART_Telit:Net_61\ : bit;
SIGNAL \UART_Telit:BUART:clock_op\ : bit;
SIGNAL \UART_Telit:BUART:reset_reg\ : bit;
SIGNAL Net_185 : bit;
SIGNAL \UART_Telit:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_Telit:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_Telit:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_Telit:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_Telit:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_Telit:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_Telit:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_Telit:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_Telit:BUART:reset_sr\ : bit;
SIGNAL \UART_Telit:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_223 : bit;
SIGNAL \UART_Telit:BUART:txn\ : bit;
SIGNAL Net_186 : bit;
SIGNAL \UART_Telit:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_165 : bit;
SIGNAL \UART_Telit:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_Telit:BUART:tx_state_1\ : bit;
SIGNAL \UART_Telit:BUART:tx_state_0\ : bit;
SIGNAL \UART_Telit:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:tx_shift_out\ : bit;
SIGNAL \UART_Telit:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_Telit:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:counter_load_not\ : bit;
SIGNAL \UART_Telit:BUART:tx_state_2\ : bit;
SIGNAL \UART_Telit:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_Telit:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_7\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_6\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_5\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_4\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_3\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_2\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_1\ : bit;
SIGNAL \UART_Telit:BUART:sc_out_0\ : bit;
SIGNAL \UART_Telit:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_6\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_5\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_4\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_0\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_1\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_2\ : bit;
SIGNAL \UART_Telit:BUART:tx_status_3\ : bit;
SIGNAL Net_183 : bit;
SIGNAL \UART_Telit:BUART:tx_bitclk\ : bit;
SIGNAL \UART_Telit:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_Telit:BUART:tx_mark\ : bit;
SIGNAL \UART_Telit:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_Telit:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_Telit:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_Telit:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_1\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_0\ : bit;
SIGNAL \UART_Telit:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_Telit:BUART:rx_postpoll\ : bit;
SIGNAL \UART_Telit:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:hd_shift_out\ : bit;
SIGNAL \UART_Telit:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_Telit:BUART:rx_fifofull\ : bit;
SIGNAL \UART_Telit:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_Telit:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:rx_counter_load\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_3\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_2\ : bit;
SIGNAL \UART_Telit:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_2\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_1\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_0\ : bit;
SIGNAL \UART_Telit:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_6\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_5\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_4\ : bit;
SIGNAL \UART_Telit:BUART:rx_count_3\ : bit;
SIGNAL \UART_Telit:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_Telit:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_Telit:BUART:rx_bitclk\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_Telit:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_Telit:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_Telit:BUART:pollingrange\ : bit;
SIGNAL \UART_Telit:BUART:pollcount_1\ : bit;
SIGNAL Net_177 : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\ : bit;
SIGNAL \UART_Telit:BUART:pollcount_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_0\ : bit;
SIGNAL \UART_Telit:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_1\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_2\ : bit;
SIGNAL \UART_Telit:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_3\ : bit;
SIGNAL \UART_Telit:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_4\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_5\ : bit;
SIGNAL \UART_Telit:BUART:rx_status_6\ : bit;
SIGNAL \UART_Telit:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_182 : bit;
SIGNAL \UART_Telit:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_Telit:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_Telit:BUART:rx_break_status\ : bit;
SIGNAL \UART_Telit:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_Telit:BUART:rx_address_detected\ : bit;
SIGNAL \UART_Telit:BUART:rx_last\ : bit;
SIGNAL \UART_Telit:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_Telit:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \UART_Telit:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \UART_Telit:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Telit_net_0 : bit;
SIGNAL tmpIO_0__Rx_Telit_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Telit_net_0 : bit;
SIGNAL Net_261 : bit;
SIGNAL tmpOE__Tx_Telit_net_0 : bit;
SIGNAL Net_180 : bit;
SIGNAL tmpFB_0__Tx_Telit_net_0 : bit;
SIGNAL tmpIO_0__Tx_Telit_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Telit_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Telit_net_0 : bit;
SIGNAL \Telit_ControlReg:clk\ : bit;
SIGNAL \Telit_ControlReg:rst\ : bit;
SIGNAL Net_225 : bit;
SIGNAL \Telit_ControlReg:control_out_0\ : bit;
SIGNAL Net_212 : bit;
SIGNAL \Telit_ControlReg:control_out_1\ : bit;
SIGNAL Net_213 : bit;
SIGNAL \Telit_ControlReg:control_out_2\ : bit;
SIGNAL Net_214 : bit;
SIGNAL \Telit_ControlReg:control_out_3\ : bit;
SIGNAL Net_216 : bit;
SIGNAL \Telit_ControlReg:control_out_4\ : bit;
SIGNAL Net_217 : bit;
SIGNAL \Telit_ControlReg:control_out_5\ : bit;
SIGNAL Net_218 : bit;
SIGNAL \Telit_ControlReg:control_out_6\ : bit;
SIGNAL Net_219 : bit;
SIGNAL \Telit_ControlReg:control_out_7\ : bit;
SIGNAL \Telit_ControlReg:control_7\ : bit;
SIGNAL \Telit_ControlReg:control_6\ : bit;
SIGNAL \Telit_ControlReg:control_5\ : bit;
SIGNAL \Telit_ControlReg:control_4\ : bit;
SIGNAL \Telit_ControlReg:control_3\ : bit;
SIGNAL \Telit_ControlReg:control_2\ : bit;
SIGNAL \Telit_ControlReg:control_1\ : bit;
SIGNAL \Telit_ControlReg:control_0\ : bit;
SIGNAL \telit_mux:tmp__telit_mux_reg\ : bit;
SIGNAL Net_222 : bit;
SIGNAL tmpOE__AN_PRTRANS_net_0 : bit;
SIGNAL tmpFB_0__AN_PRTRANS_net_0 : bit;
SIGNAL tmpIO_0__AN_PRTRANS_net_0 : bit;
TERMINAL tmpSIOVREF__AN_PRTRANS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AN_PRTRANS_net_0 : bit;
SIGNAL \Level_Sensor_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_last\\D\ : bit;
SIGNAL \Level_Sensor_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \emFile:Net_1\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \emFile:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \emFile:Net_22\\D\ : bit;
SIGNAL \Debug_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \Debug_UART:BUART:txn\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_251D : bit;
SIGNAL \Debug_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \Debug_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_Telit:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_Telit:BUART:txn\\D\ : bit;
SIGNAL \UART_Telit:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_Telit:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_Telit:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_183D : bit;
SIGNAL \UART_Telit:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_Telit:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_Telit:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_Telit:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_Telit:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_Telit:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_last\\D\ : bit;
SIGNAL \UART_Telit:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Power_VBAT1_net_0 <=  ('1') ;

\Level_Sensor_UART:BUART:rx_counter_load\ <= ((not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_0\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not \Level_Sensor_UART:BUART:rx_state_2\));

\Level_Sensor_UART:BUART:rx_bitclk_pre\ <= ((not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not \Level_Sensor_UART:BUART:rx_count_0\));

\Level_Sensor_UART:BUART:rx_state_stop1_reg\\D\ <= (not \Level_Sensor_UART:BUART:rx_state_2\
	OR not \Level_Sensor_UART:BUART:rx_state_3\
	OR \Level_Sensor_UART:BUART:rx_state_0\
	OR \Level_Sensor_UART:BUART:rx_state_1\);

\Level_Sensor_UART:BUART:pollcount_1\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not MODIN1_1 and Net_27 and MODIN1_0)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not Net_27 and MODIN1_1));

\Level_Sensor_UART:BUART:pollcount_0\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not MODIN1_0 and Net_27)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not Net_27 and MODIN1_0));

\Level_Sensor_UART:BUART:rx_postpoll\ <= ((Net_27 and MODIN1_0)
	OR MODIN1_1);

\Level_Sensor_UART:BUART:rx_status_4\ <= ((\Level_Sensor_UART:BUART:rx_load_fifo\ and \Level_Sensor_UART:BUART:rx_fifofull\));

\Level_Sensor_UART:BUART:rx_status_5\ <= ((\Level_Sensor_UART:BUART:rx_fifonotempty\ and \Level_Sensor_UART:BUART:rx_state_stop1_reg\));

\Level_Sensor_UART:BUART:rx_stop_bit_error\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_3\ and \Level_Sensor_UART:BUART:rx_state_2\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_0\ and not Net_27 and not MODIN1_1 and \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_3\ and \Level_Sensor_UART:BUART:rx_state_2\));

\Level_Sensor_UART:BUART:rx_load_fifo\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_0\ and not \Level_Sensor_UART:BUART:rx_state_2\ and \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_3\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not \Level_Sensor_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Level_Sensor_UART:BUART:rx_state_0\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not \Level_Sensor_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Level_Sensor_UART:BUART:rx_state_0\));

\Level_Sensor_UART:BUART:rx_state_3\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Level_Sensor_UART:BUART:rx_state_0\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Level_Sensor_UART:BUART:rx_state_0\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_3\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_1\ and \Level_Sensor_UART:BUART:rx_state_3\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_2\ and \Level_Sensor_UART:BUART:rx_state_3\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_0\ and \Level_Sensor_UART:BUART:rx_state_3\));

\Level_Sensor_UART:BUART:rx_state_2\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_0\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not \Level_Sensor_UART:BUART:rx_state_2\ and not Net_27 and \Level_Sensor_UART:BUART:rx_last\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_0\ and not \Level_Sensor_UART:BUART:rx_state_2\ and \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_3\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \Level_Sensor_UART:BUART:rx_state_0\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \Level_Sensor_UART:BUART:rx_state_0\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_2\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_1\ and \Level_Sensor_UART:BUART:rx_state_2\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_0\ and \Level_Sensor_UART:BUART:rx_state_2\));

\Level_Sensor_UART:BUART:rx_state_1\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_1\));

\Level_Sensor_UART:BUART:rx_state_0\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_2\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and not \Level_Sensor_UART:BUART:rx_state_1\ and not \Level_Sensor_UART:BUART:rx_state_3\ and not Net_27 and not MODIN1_1 and \Level_Sensor_UART:BUART:rx_bitclk_enable\ and \Level_Sensor_UART:BUART:rx_state_2\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_0\ and MODIN4_6)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_0\ and \Level_Sensor_UART:BUART:rx_state_3\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_1\ and \Level_Sensor_UART:BUART:rx_state_0\)
	OR (not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_state_0\ and \Level_Sensor_UART:BUART:rx_state_2\));

\Level_Sensor_UART:BUART:rx_last\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and Net_27));

\Level_Sensor_UART:BUART:rx_address_detected\\D\ <= ((not \Level_Sensor_UART:BUART:reset_reg\ and \Level_Sensor_UART:BUART:rx_address_detected\));

\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

\emFile:Net_10\ <= ((not \emFile:SPI0:BSPIM:state_0\ and not \emFile:Net_1\ and \emFile:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile:Net_1\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:Net_1\ and \emFile:SPI0:BSPIM:mosi_hs_reg\));

\emFile:SPI0:BSPIM:load_cond\\D\ <= ((not \emFile:SPI0:BSPIM:state_1\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\)
	OR (\emFile:SPI0:BSPIM:count_0\ and \emFile:SPI0:BSPIM:load_cond\)
	OR (\emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:load_cond\)
	OR (\emFile:SPI0:BSPIM:count_2\ and \emFile:SPI0:BSPIM:load_cond\)
	OR (\emFile:SPI0:BSPIM:count_3\ and \emFile:SPI0:BSPIM:load_cond\)
	OR (\emFile:SPI0:BSPIM:count_4\ and \emFile:SPI0:BSPIM:load_cond\));

\emFile:SPI0:BSPIM:tx_status_0\ <= ((not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\));

\emFile:SPI0:BSPIM:tx_status_4\ <= ((not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_1\ and not \emFile:SPI0:BSPIM:state_0\));

\emFile:SPI0:BSPIM:rx_status_6\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\ and \emFile:SPI0:BSPIM:rx_status_4\));

\emFile:SPI0:BSPIM:state_2\\D\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_0\ and not \emFile:SPI0:BSPIM:ld_ident\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_1\)
	OR (not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_0\ and not \emFile:SPI0:BSPIM:tx_status_1\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_2\ and \emFile:SPI0:BSPIM:count_1\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\)
	OR (\emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\));

\emFile:SPI0:BSPIM:state_1\\D\ <= ((not \emFile:SPI0:BSPIM:count_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:count_2\ and \emFile:SPI0:BSPIM:tx_status_1\)
	OR (\emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:count_4\)
	OR (\emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:count_3\)
	OR (not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:state_1\)
	OR (\emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:count_0\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\)
	OR (\emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\));

\emFile:SPI0:BSPIM:state_0\\D\ <= ((not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_0\ and not \emFile:SPI0:BSPIM:ld_ident\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_1\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and not \emFile:SPI0:BSPIM:tx_status_1\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\));

\emFile:Net_1\\D\ <= ((not \emFile:SPI0:BSPIM:state_0\ and \emFile:Net_1\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_1\ and not \emFile:SPI0:BSPIM:state_0\)
	OR (not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\)
	OR (\emFile:SPI0:BSPIM:state_1\ and \emFile:Net_1\));

\emFile:SPI0:BSPIM:cnt_enable\\D\ <= ((not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:cnt_enable\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:cnt_enable\)
	OR (\emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:cnt_enable\));

\emFile:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and not \emFile:SPI0:BSPIM:count_0\ and not \emFile:SPI0:BSPIM:ld_ident\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:count_0\ and \emFile:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_from_dp\ and \emFile:SPI0:BSPIM:count_1\)
	OR (not \emFile:SPI0:BSPIM:state_1\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_0\ and not \emFile:SPI0:BSPIM:count_0\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_from_dp\ and \emFile:SPI0:BSPIM:count_2\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_from_dp\ and \emFile:SPI0:BSPIM:count_3\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_from_dp\ and \emFile:SPI0:BSPIM:count_4\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_pre_reg\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_pre_reg\)
	OR (\emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_0\ and \emFile:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_2\ and \emFile:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_3\ and \emFile:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:count_4\ and \emFile:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile:SPI0:BSPIM:state_2\ and not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_pre_reg\));

\emFile:Net_22\\D\ <= ((\emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:Net_22\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_1\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\));

\emFile:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:mosi_hs_reg\));

\emFile:SPI0:BSPIM:ld_ident\\D\ <= ((not \emFile:SPI0:BSPIM:state_1\ and not \emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:state_2\)
	OR (not \emFile:SPI0:BSPIM:count_0\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:count_2\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:count_3\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:count_4\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:state_0\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (not \emFile:SPI0:BSPIM:state_1\ and \emFile:SPI0:BSPIM:ld_ident\)
	OR (\emFile:SPI0:BSPIM:state_2\ and \emFile:SPI0:BSPIM:ld_ident\));

Net_112 <= (not \Debug_UART:BUART:txn\);

\Debug_UART:BUART:counter_load_not\ <= ((not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_2\)
	OR \Debug_UART:BUART:tx_state_0\
	OR \Debug_UART:BUART:tx_state_1\);

\Debug_UART:BUART:tx_status_0\ <= ((not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_fifo_empty\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_status_2\ <= (not \Debug_UART:BUART:tx_fifo_notfull\);

\Debug_UART:BUART:tx_bitclk\\D\ <= ((not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_bitclk_enable_pre\)
	OR (\Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk_enable_pre\)
	OR (\Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_bitclk_enable_pre\));

\Debug_UART:BUART:tx_mark\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:tx_mark\));

\Debug_UART:BUART:tx_state_2\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_counter_dp\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_state_1\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:tx_state_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and not \Debug_UART:BUART:tx_counter_dp\ and \Debug_UART:BUART:tx_state_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_state_0\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_fifo_empty\ and \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_0\ and not \Debug_UART:BUART:tx_fifo_empty\ and not \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk_enable_pre\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_fifo_empty\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:txn\\D\ <= ((not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_0\ and not \Debug_UART:BUART:tx_shift_out\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_counter_dp\ and \Debug_UART:BUART:tx_state_1\ and \Debug_UART:BUART:tx_bitclk\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_2\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_shift_out\ and not \Debug_UART:BUART:tx_state_2\ and \Debug_UART:BUART:tx_state_0\)
	OR (not \Debug_UART:BUART:reset_reg\ and not \Debug_UART:BUART:tx_bitclk\ and \Debug_UART:BUART:txn\ and \Debug_UART:BUART:tx_state_1\)
	OR (not \Debug_UART:BUART:reset_reg\ and \Debug_UART:BUART:txn\ and \Debug_UART:BUART:tx_state_2\));

\Debug_UART:BUART:tx_parity_bit\\D\ <= ((not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:txn\ and \Debug_UART:BUART:tx_parity_bit\)
	OR (not \Debug_UART:BUART:tx_state_1\ and not \Debug_UART:BUART:tx_state_0\ and \Debug_UART:BUART:tx_parity_bit\)
	OR \Debug_UART:BUART:tx_parity_bit\);

\UART_Telit:BUART:counter_load_not\ <= ((not \UART_Telit:BUART:tx_bitclk_enable_pre\ and \UART_Telit:BUART:tx_state_2\)
	OR \UART_Telit:BUART:tx_state_0\
	OR \UART_Telit:BUART:tx_state_1\);

\UART_Telit:BUART:tx_status_0\ <= ((not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_bitclk_enable_pre\ and \UART_Telit:BUART:tx_fifo_empty\ and \UART_Telit:BUART:tx_state_2\));

\UART_Telit:BUART:tx_status_2\ <= (not \UART_Telit:BUART:tx_fifo_notfull\);

Net_183D <= ((not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:tx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:tx_state_1\));

\UART_Telit:BUART:tx_bitclk\\D\ <= ((not \UART_Telit:BUART:tx_state_2\ and \UART_Telit:BUART:tx_bitclk_enable_pre\)
	OR (\UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_bitclk_enable_pre\)
	OR (\UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_bitclk_enable_pre\));

\UART_Telit:BUART:tx_mark\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:tx_mark\));

\UART_Telit:BUART:tx_state_2\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_2\ and \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_counter_dp\ and \UART_Telit:BUART:tx_bitclk\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_2\ and \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_bitclk\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_bitclk_enable_pre\ and \UART_Telit:BUART:tx_state_2\));

\UART_Telit:BUART:tx_state_1\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_state_2\ and \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_bitclk\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_2\ and not \UART_Telit:BUART:tx_bitclk\ and \UART_Telit:BUART:tx_state_1\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_bitclk_enable_pre\ and \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_0\ and not \UART_Telit:BUART:tx_counter_dp\ and \UART_Telit:BUART:tx_state_1\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_state_2\));

\UART_Telit:BUART:tx_state_0\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_fifo_empty\ and \UART_Telit:BUART:tx_bitclk_enable_pre\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_state_0\ and not \UART_Telit:BUART:tx_fifo_empty\ and not \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_bitclk_enable_pre\ and \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_2\ and not \UART_Telit:BUART:tx_bitclk\ and \UART_Telit:BUART:tx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_fifo_empty\ and \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_state_2\));

\UART_Telit:BUART:txn\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_0\ and not \UART_Telit:BUART:tx_shift_out\ and not \UART_Telit:BUART:tx_state_2\ and not \UART_Telit:BUART:tx_counter_dp\ and \UART_Telit:BUART:tx_state_1\ and \UART_Telit:BUART:tx_bitclk\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_state_2\ and not \UART_Telit:BUART:tx_bitclk\ and \UART_Telit:BUART:tx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_shift_out\ and not \UART_Telit:BUART:tx_state_2\ and \UART_Telit:BUART:tx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:tx_bitclk\ and \UART_Telit:BUART:txn\ and \UART_Telit:BUART:tx_state_1\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:txn\ and \UART_Telit:BUART:tx_state_2\));

\UART_Telit:BUART:tx_parity_bit\\D\ <= ((not \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:txn\ and \UART_Telit:BUART:tx_parity_bit\)
	OR (not \UART_Telit:BUART:tx_state_1\ and not \UART_Telit:BUART:tx_state_0\ and \UART_Telit:BUART:tx_parity_bit\)
	OR \UART_Telit:BUART:tx_parity_bit\);

\UART_Telit:BUART:rx_counter_load\ <= ((not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_0\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:rx_state_2\));

\UART_Telit:BUART:rx_bitclk_pre\ <= ((not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not \UART_Telit:BUART:rx_count_0\));

\UART_Telit:BUART:rx_state_stop1_reg\\D\ <= (not \UART_Telit:BUART:rx_state_2\
	OR not \UART_Telit:BUART:rx_state_3\
	OR \UART_Telit:BUART:rx_state_0\
	OR \UART_Telit:BUART:rx_state_1\);

\UART_Telit:BUART:pollcount_1\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not \UART_Telit:BUART:pollcount_1\ and Net_177 and \UART_Telit:BUART:pollcount_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:pollcount_1\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not Net_177 and \UART_Telit:BUART:pollcount_1\));

\UART_Telit:BUART:pollcount_0\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not \UART_Telit:BUART:pollcount_0\ and Net_177)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not Net_177 and \UART_Telit:BUART:pollcount_0\));

\UART_Telit:BUART:rx_postpoll\ <= ((Net_177 and \UART_Telit:BUART:pollcount_0\)
	OR \UART_Telit:BUART:pollcount_1\);

\UART_Telit:BUART:rx_status_4\ <= ((\UART_Telit:BUART:rx_load_fifo\ and \UART_Telit:BUART:rx_fifofull\));

\UART_Telit:BUART:rx_status_5\ <= ((\UART_Telit:BUART:rx_fifonotempty\ and \UART_Telit:BUART:rx_state_stop1_reg\));

\UART_Telit:BUART:rx_stop_bit_error\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_0\ and not \UART_Telit:BUART:pollcount_1\ and not \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_3\ and \UART_Telit:BUART:rx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_0\ and not \UART_Telit:BUART:pollcount_1\ and not Net_177 and \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_3\ and \UART_Telit:BUART:rx_state_2\));

\UART_Telit:BUART:rx_load_fifo\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_0\ and not \UART_Telit:BUART:rx_state_2\ and \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_3\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:rx_state_2\ and not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_4\ and \UART_Telit:BUART:rx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:rx_state_2\ and not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_5\ and \UART_Telit:BUART:rx_state_0\));

\UART_Telit:BUART:rx_state_3\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_2\ and not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_4\ and \UART_Telit:BUART:rx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_2\ and not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_5\ and \UART_Telit:BUART:rx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_3\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_1\ and \UART_Telit:BUART:rx_state_3\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_2\ and \UART_Telit:BUART:rx_state_3\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_0\ and \UART_Telit:BUART:rx_state_3\));

\UART_Telit:BUART:rx_state_2\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_0\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:rx_state_2\ and not Net_177 and \UART_Telit:BUART:rx_last\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_0\ and not \UART_Telit:BUART:rx_state_2\ and \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_3\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_4\ and \UART_Telit:BUART:rx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_5\ and \UART_Telit:BUART:rx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_1\ and \UART_Telit:BUART:rx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_0\ and \UART_Telit:BUART:rx_state_2\));

\UART_Telit:BUART:rx_state_1\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_1\));

\UART_Telit:BUART:rx_state_0\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:pollcount_1\ and not \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and not \UART_Telit:BUART:rx_state_1\ and not \UART_Telit:BUART:rx_state_3\ and not \UART_Telit:BUART:pollcount_1\ and not Net_177 and \UART_Telit:BUART:rx_bitclk_enable\ and \UART_Telit:BUART:rx_state_2\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_0\ and \UART_Telit:BUART:rx_count_5\ and \UART_Telit:BUART:rx_count_4\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_0\ and \UART_Telit:BUART:rx_count_6\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_0\ and \UART_Telit:BUART:rx_state_3\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_1\ and \UART_Telit:BUART:rx_state_0\)
	OR (not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_state_0\ and \UART_Telit:BUART:rx_state_2\));

\UART_Telit:BUART:rx_last\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and Net_177));

\UART_Telit:BUART:rx_address_detected\\D\ <= ((not \UART_Telit:BUART:reset_reg\ and \UART_Telit:BUART:rx_address_detected\));

Net_180 <= ((not \UART_Telit:BUART:txn\ and Net_225));

isr_SleepTimer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2);
\SleepTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_2);
Power_VBAT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d92e858-678b-4ebf-985d-644b151d2a23",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Power_VBAT1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Power_VBAT1_net_0),
		siovref=>(tmpSIOVREF__Power_VBAT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Power_VBAT1_net_0);
\RTC:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\RTC:Net_5\);
\RTC:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"2C8B7907-32C2-4035-8A12-D819F94023EF")
	PORT MAP(sig_out=>\RTC:Net_5\);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64331db3-145a-4a7e-a98e-1eec98e8a197",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Power_VBAT2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9145981d-9a04-4ebd-87f0-c7688c70b366",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Power_VBAT2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Power_VBAT2_net_0),
		siovref=>(tmpSIOVREF__Power_VBAT2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Power_VBAT2_net_0);
Power_VDD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"47595165-519b-4ff7-a407-25a37f27443d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Power_VDD1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Power_VDD1_net_0),
		siovref=>(tmpSIOVREF__Power_VDD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Power_VDD1_net_0);
Power_VDD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1babd7b3-6ece-4b4c-8372-fa1e8ab19739",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Power_VDD2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Power_VDD2_net_0),
		siovref=>(tmpSIOVREF__Power_VDD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Power_VDD2_net_0);
Clock_IMO:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1e4ab80b-1ca5-4553-a55a-bcff66e45408",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_37,
		dig_domain_out=>open);
Pressure_Voltage_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f5d4893-83e7-485a-985f-45d04b0b2d15",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pressure_Voltage_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pressure_Voltage_Enable_net_0),
		siovref=>(tmpSIOVREF__Pressure_Voltage_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pressure_Voltage_Enable_net_0);
AN_VSOL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5136eb6c-06ca-47b0-b43a-776bbf0d9027",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AN_VSOL_net_0),
		analog=>Net_302,
		io=>(tmpIO_0__AN_VSOL_net_0),
		siovref=>(tmpSIOVREF__AN_VSOL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AN_VSOL_net_0);
\Level_Sensor_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_37,
		enable=>tmpOE__Power_VBAT1_net_0,
		clock_out=>\Level_Sensor_UART:BUART:clock_op\);
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Level_Sensor_UART:BUART:reset_reg\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		cs_addr=>(\Level_Sensor_UART:BUART:rx_state_1\, \Level_Sensor_UART:BUART:rx_state_0\, \Level_Sensor_UART:BUART:rx_bitclk_enable\),
		route_si=>\Level_Sensor_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Level_Sensor_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Level_Sensor_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Level_Sensor_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Level_Sensor_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\Level_Sensor_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Level_Sensor_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\Level_Sensor_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Level_Sensor_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Level_Sensor_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Level_Sensor_UART:BUART:clock_op\,
		reset=>\Level_Sensor_UART:BUART:reset_reg\,
		load=>\Level_Sensor_UART:BUART:rx_counter_load\,
		enable=>tmpOE__Power_VBAT1_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\Level_Sensor_UART:BUART:rx_count_2\, \Level_Sensor_UART:BUART:rx_count_1\, \Level_Sensor_UART:BUART:rx_count_0\),
		tc=>\Level_Sensor_UART:BUART:rx_count7_tc\);
\Level_Sensor_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Level_Sensor_UART:BUART:reset_reg\,
		clock=>\Level_Sensor_UART:BUART:clock_op\,
		status=>(zero, \Level_Sensor_UART:BUART:rx_status_5\, \Level_Sensor_UART:BUART:rx_status_4\, \Level_Sensor_UART:BUART:rx_status_3\,
			\Level_Sensor_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_29);
Level_Sensor_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>Net_27,
		analog=>(open),
		io=>(tmpIO_0__Level_Sensor_RX_net_0),
		siovref=>(tmpSIOVREF__Level_Sensor_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Level_Sensor_RX_net_0);
Level_Sensor_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_29);
Level_Sensor_Power:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d3c70fd-8070-402d-8547-2b180e698afb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Level_Sensor_Power_net_0),
		analog=>(open),
		io=>(tmpIO_0__Level_Sensor_Power_net_0),
		siovref=>(tmpSIOVREF__Level_Sensor_Power_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Level_Sensor_Power_net_0);
\emFile:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\emFile:Net_19\,
		enable=>tmpOE__Power_VBAT1_net_0,
		clock_out=>\emFile:SPI0:BSPIM:clk_fin\);
\emFile:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\emFile:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\emFile:SPI0:BSPIM:cnt_enable\,
		count=>(\emFile:SPI0:BSPIM:count_6\, \emFile:SPI0:BSPIM:count_5\, \emFile:SPI0:BSPIM:count_4\, \emFile:SPI0:BSPIM:count_3\,
			\emFile:SPI0:BSPIM:count_2\, \emFile:SPI0:BSPIM:count_1\, \emFile:SPI0:BSPIM:count_0\),
		tc=>\emFile:SPI0:BSPIM:cnt_tc\);
\emFile:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \emFile:SPI0:BSPIM:tx_status_4\, \emFile:SPI0:BSPIM:load_rx_data\,
			\emFile:SPI0:BSPIM:tx_status_2\, \emFile:SPI0:BSPIM:tx_status_1\, \emFile:SPI0:BSPIM:tx_status_0\),
		interrupt=>\emFile:Net_5\);
\emFile:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile:SPI0:BSPIM:clk_fin\,
		status=>(\emFile:SPI0:BSPIM:rx_status_6\, \emFile:SPI0:BSPIM:rx_status_5\, \emFile:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\emFile:Net_3\);
\emFile:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\emFile:SPI0:BSPIM:state_2\, \emFile:SPI0:BSPIM:state_1\, \emFile:SPI0:BSPIM:state_0\),
		route_si=>\emFile:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\emFile:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\emFile:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\emFile:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\emFile:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\emFile:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\emFile:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\emFile:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0315f99c-26f0-4ff3-b00e-f1f685e184aa/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>\emFile:Net_10\,
		fb=>(\emFile:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\emFile:tmpIO_0__mosi0_net_0\),
		siovref=>(\emFile:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>\emFile:tmpINTERRUPT_0__mosi0_net_0\);
\emFile:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0315f99c-26f0-4ff3-b00e-f1f685e184aa/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\emFile:Net_19\,
		dig_domain_out=>open);
\emFile:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0315f99c-26f0-4ff3-b00e-f1f685e184aa/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>\emFile:Net_16\,
		analog=>(open),
		io=>(\emFile:tmpIO_0__miso0_net_0\),
		siovref=>(\emFile:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>\emFile:tmpINTERRUPT_0__miso0_net_0\);
\emFile:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0315f99c-26f0-4ff3-b00e-f1f685e184aa/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>\emFile:Net_22\,
		fb=>(\emFile:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\emFile:tmpIO_0__sclk0_net_0\),
		siovref=>(\emFile:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>\emFile:tmpINTERRUPT_0__sclk0_net_0\);
\emFile:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0315f99c-26f0-4ff3-b00e-f1f685e184aa/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(\emFile:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\emFile:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\emFile:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>\emFile:tmpINTERRUPT_0__SPI0_CS_net_0\);
SD_Card_Power:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c34b31ad-19f5-43e5-a409-5c11db82256d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SD_Card_Power_net_0),
		analog=>(open),
		io=>(tmpIO_0__SD_Card_Power_net_0),
		siovref=>(tmpSIOVREF__SD_Card_Power_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_Card_Power_net_0);
SD_Chip_Detect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e89e1420-e4e7-4ff8-ab0f-f0de621df6ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SD_Chip_Detect_net_0),
		analog=>(open),
		io=>(tmpIO_0__SD_Chip_Detect_net_0),
		siovref=>(tmpSIOVREF__SD_Chip_Detect_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_Chip_Detect_net_0);
AMux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>4,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"0000",
		api_type=>0,
		connect_mode=>2)
	PORT MAP(muxin=>(Net_303, Net_302, Net_301, Net_300),
		hw_ctrl_en=>(others => zero),
		vout=>Net_97);
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_97,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"db5e73d6-1a63-4392-9530-cb450b958232/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_100);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"db5e73d6-1a63-4392-9530-cb450b958232/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"5813953488.37209",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>tmpOE__Power_VBAT1_net_0,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_100);
Battery_Voltage_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d223a634-5f4f-4510-8d2a-070604253278",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Battery_Voltage_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Battery_Voltage_Enable_net_0),
		siovref=>(tmpSIOVREF__Battery_Voltage_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Battery_Voltage_Enable_net_0);
AN_VBAT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ebb8822-0acc-4b82-a787-e2b6baf678a4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AN_VBAT_net_0),
		analog=>Net_301,
		io=>(tmpIO_0__AN_VBAT_net_0),
		siovref=>(tmpSIOVREF__AN_VBAT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AN_VBAT_net_0);
\Debug_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c6ab44-9dfa-4a2f-9c83-bd0e42b274e9/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Debug_UART:Net_9\,
		dig_domain_out=>open);
\Debug_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Debug_UART:Net_9\,
		enable=>tmpOE__Power_VBAT1_net_0,
		clock_out=>\Debug_UART:BUART:clock_op\);
\Debug_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clk=>\Debug_UART:BUART:clock_op\,
		cs_addr=>(\Debug_UART:BUART:tx_state_1\, \Debug_UART:BUART:tx_state_0\, \Debug_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Debug_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\Debug_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Debug_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clk=>\Debug_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \Debug_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Debug_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Debug_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Debug_UART:BUART:sc_out_7\, \Debug_UART:BUART:sc_out_6\, \Debug_UART:BUART:sc_out_5\, \Debug_UART:BUART:sc_out_4\,
			\Debug_UART:BUART:sc_out_3\, \Debug_UART:BUART:sc_out_2\, \Debug_UART:BUART:sc_out_1\, \Debug_UART:BUART:sc_out_0\));
\Debug_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Debug_UART:BUART:reset_reg\,
		clock=>\Debug_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \Debug_UART:BUART:tx_fifo_notfull\,
			\Debug_UART:BUART:tx_status_2\, \Debug_UART:BUART:tx_fifo_empty\, \Debug_UART:BUART:tx_status_0\),
		interrupt=>\Debug_UART:BUART:tx_interrupt_out\);
Debug_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>Net_112,
		fb=>(tmpFB_0__Debug_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__Debug_TX_net_0),
		siovref=>(tmpSIOVREF__Debug_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Debug_TX_net_0);
Pin_Telit_ONOFF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe4241bd-04d2-457e-94bc-694d64a6b045",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Telit_ONOFF_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Telit_ONOFF_net_0),
		siovref=>(tmpSIOVREF__Pin_Telit_ONOFF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Telit_ONOFF_net_0);
Pin_Telit_pwr:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bca2924a-3d26-499c-9309-ebf06f06aadf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Telit_pwr_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Telit_pwr_net_0),
		siovref=>(tmpSIOVREF__Pin_Telit_pwr_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Telit_pwr_net_0);
Pin_Telit_SWRDY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Telit_SWRDY_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Telit_SWRDY_net_0),
		siovref=>(tmpSIOVREF__Pin_Telit_SWRDY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Telit_SWRDY_net_0);
\UART_Telit:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bd923281-7e65-4d8a-925d-befa6bff924d/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_Telit:Net_9\,
		dig_domain_out=>open);
\UART_Telit:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_Telit:Net_9\,
		enable=>tmpOE__Power_VBAT1_net_0,
		clock_out=>\UART_Telit:BUART:clock_op\);
\UART_Telit:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Telit:BUART:reset_reg\,
		clk=>\UART_Telit:BUART:clock_op\,
		cs_addr=>(\UART_Telit:BUART:tx_state_1\, \UART_Telit:BUART:tx_state_0\, \UART_Telit:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_Telit:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_Telit:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_Telit:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Telit:BUART:reset_reg\,
		clk=>\UART_Telit:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_Telit:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_Telit:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_Telit:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_Telit:BUART:sc_out_7\, \UART_Telit:BUART:sc_out_6\, \UART_Telit:BUART:sc_out_5\, \UART_Telit:BUART:sc_out_4\,
			\UART_Telit:BUART:sc_out_3\, \UART_Telit:BUART:sc_out_2\, \UART_Telit:BUART:sc_out_1\, \UART_Telit:BUART:sc_out_0\));
\UART_Telit:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_Telit:BUART:reset_reg\,
		clock=>\UART_Telit:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_Telit:BUART:tx_fifo_notfull\,
			\UART_Telit:BUART:tx_status_2\, \UART_Telit:BUART:tx_fifo_empty\, \UART_Telit:BUART:tx_status_0\),
		interrupt=>\UART_Telit:BUART:tx_interrupt_out\);
\UART_Telit:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Telit:BUART:reset_reg\,
		clk=>\UART_Telit:BUART:clock_op\,
		cs_addr=>(\UART_Telit:BUART:rx_state_1\, \UART_Telit:BUART:rx_state_0\, \UART_Telit:BUART:rx_bitclk_enable\),
		route_si=>\UART_Telit:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_Telit:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_Telit:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_Telit:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_Telit:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_Telit:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_Telit:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_Telit:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_Telit:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_Telit:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_Telit:BUART:clock_op\,
		reset=>\UART_Telit:BUART:reset_reg\,
		load=>\UART_Telit:BUART:rx_counter_load\,
		enable=>tmpOE__Power_VBAT1_net_0,
		count=>(\UART_Telit:BUART:rx_count_6\, \UART_Telit:BUART:rx_count_5\, \UART_Telit:BUART:rx_count_4\, \UART_Telit:BUART:rx_count_3\,
			\UART_Telit:BUART:rx_count_2\, \UART_Telit:BUART:rx_count_1\, \UART_Telit:BUART:rx_count_0\),
		tc=>\UART_Telit:BUART:rx_count7_tc\);
\UART_Telit:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_Telit:BUART:reset_reg\,
		clock=>\UART_Telit:BUART:clock_op\,
		status=>(zero, \UART_Telit:BUART:rx_status_5\, \UART_Telit:BUART:rx_status_4\, \UART_Telit:BUART:rx_status_3\,
			\UART_Telit:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_165);
Rx_Telit:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c6c18d0-081e-4124-a282-ebc7b7da6a67",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>Net_177,
		analog=>(open),
		io=>(tmpIO_0__Rx_Telit_net_0),
		siovref=>(tmpSIOVREF__Rx_Telit_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>Net_261);
Tx_Telit:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bcb5b2c-a2da-4aea-a098-64bb53c58a6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>Net_180,
		fb=>(tmpFB_0__Tx_Telit_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Telit_net_0),
		siovref=>(tmpSIOVREF__Tx_Telit_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Telit_net_0);
isr_telit_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_165);
\Telit_ControlReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Telit_ControlReg:control_7\, \Telit_ControlReg:control_6\, \Telit_ControlReg:control_5\, \Telit_ControlReg:control_4\,
			\Telit_ControlReg:control_3\, \Telit_ControlReg:control_2\, \Telit_ControlReg:control_1\, Net_225));
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_300);
AN_PRTRANS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3b87299f-c1f5-47ec-a2cd-b51aeda692b4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Power_VBAT1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AN_PRTRANS_net_0),
		analog=>Net_303,
		io=>(tmpIO_0__AN_PRTRANS_net_0),
		siovref=>(tmpSIOVREF__AN_PRTRANS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Power_VBAT1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Power_VBAT1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AN_PRTRANS_net_0);
\Level_Sensor_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:reset_reg\);
\Level_Sensor_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_state_1\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_state_1\);
\Level_Sensor_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_state_0\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_state_0\);
\Level_Sensor_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_load_fifo\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_load_fifo\);
\Level_Sensor_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_state_3\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_state_3\);
\Level_Sensor_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_state_2\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_state_2\);
\Level_Sensor_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_bitclk_pre\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_bitclk_enable\);
\Level_Sensor_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_state_stop1_reg\);
\Level_Sensor_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:pollcount_1\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>MODIN1_1);
\Level_Sensor_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:pollcount_0\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>MODIN1_0);
\Level_Sensor_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_markspace_status\);
\Level_Sensor_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_status_2\);
\Level_Sensor_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_status_3\);
\Level_Sensor_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_addr_match_status\);
\Level_Sensor_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_markspace_pre\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_markspace_pre\);
\Level_Sensor_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_parity_error_pre\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_parity_error_pre\);
\Level_Sensor_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_break_status\);
\Level_Sensor_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_address_detected\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_address_detected\);
\Level_Sensor_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_last\\D\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_last\);
\Level_Sensor_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Level_Sensor_UART:BUART:rx_parity_bit\,
		clk=>\Level_Sensor_UART:BUART:clock_op\,
		q=>\Level_Sensor_UART:BUART:rx_parity_bit\);
\emFile:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:so_send_reg\);
\emFile:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:state_2\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:state_2\);
\emFile:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:state_1\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:state_1\);
\emFile:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:state_0\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:state_0\);
\emFile:Net_1\:cy_dff
	PORT MAP(d=>\emFile:Net_1\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:Net_1\);
\emFile:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:mosi_hs_reg\);
\emFile:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:mosi_pre_reg\);
\emFile:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:mosi_reg\);
\emFile:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:load_cond\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:load_cond\);
\emFile:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:load_rx_data\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:dpcounter_one_reg\);
\emFile:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:mosi_from_dp\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:mosi_from_dp_reg\);
\emFile:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:ld_ident\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:ld_ident\);
\emFile:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\emFile:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:SPI0:BSPIM:cnt_enable\);
\emFile:Net_22\:cy_dff
	PORT MAP(d=>\emFile:Net_22\\D\,
		clk=>\emFile:SPI0:BSPIM:clk_fin\,
		q=>\emFile:Net_22\);
\Debug_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:reset_reg\);
\Debug_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:txn\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:txn\);
\Debug_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_state_1\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_state_1\);
\Debug_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_state_0\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_state_0\);
\Debug_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_state_2\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_state_2\);
Net_251:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>Net_251);
\Debug_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_bitclk\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_bitclk\);
\Debug_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_ctrl_mark_last\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_ctrl_mark_last\);
\Debug_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_mark\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_mark\);
\Debug_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Debug_UART:BUART:tx_parity_bit\\D\,
		clk=>\Debug_UART:BUART:clock_op\,
		q=>\Debug_UART:BUART:tx_parity_bit\);
\UART_Telit:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:reset_reg\);
\UART_Telit:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:txn\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:txn\);
\UART_Telit:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_state_1\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_state_1\);
\UART_Telit:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_state_0\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_state_0\);
\UART_Telit:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_state_2\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_state_2\);
Net_183:cy_dff
	PORT MAP(d=>Net_183D,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>Net_183);
\UART_Telit:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_bitclk\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_bitclk\);
\UART_Telit:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_ctrl_mark_last\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_ctrl_mark_last\);
\UART_Telit:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_mark\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_mark\);
\UART_Telit:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:tx_parity_bit\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:tx_parity_bit\);
\UART_Telit:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_state_1\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_state_1\);
\UART_Telit:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_state_0\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_state_0\);
\UART_Telit:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_load_fifo\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_load_fifo\);
\UART_Telit:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_state_3\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_state_3\);
\UART_Telit:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_state_2\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_state_2\);
\UART_Telit:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_bitclk_pre\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_bitclk_enable\);
\UART_Telit:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_state_stop1_reg\);
\UART_Telit:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:pollcount_1\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:pollcount_1\);
\UART_Telit:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:pollcount_0\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:pollcount_0\);
\UART_Telit:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_markspace_status\);
\UART_Telit:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_status_2\);
\UART_Telit:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_status_3\);
\UART_Telit:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_addr_match_status\);
\UART_Telit:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_markspace_pre\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_markspace_pre\);
\UART_Telit:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_parity_error_pre\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_parity_error_pre\);
\UART_Telit:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_break_status\);
\UART_Telit:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_address_detected\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_address_detected\);
\UART_Telit:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_last\\D\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_last\);
\UART_Telit:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_Telit:BUART:rx_parity_bit\,
		clk=>\UART_Telit:BUART:clock_op\,
		q=>\UART_Telit:BUART:rx_parity_bit\);

END R_T_L;
