// Seed: 573926235
module module_0;
  assign id_1 = 1;
  tri0 id_3 = 1;
  assign id_3 = id_1;
  id_4(
      .id_0(), .id_1(1), .id_2(1), .id_3(id_3), .id_4(id_1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    output wor id_6
);
  module_0 modCall_1 ();
  tri0 id_8 = 1 & ~id_1;
  wire id_9;
  wire id_10 = id_2;
  wire id_11, id_12;
  wire id_13 = 1;
  assign id_6 = 1;
endmodule
