// Copyright @2023 Pony AI Inc. All rights reserved.

#ifndef PRODUCTS_F0100_0001_NUT_AURIX_F0100_03_0001_AURIX_DRIVER_H_
#define PRODUCTS_F0100_0001_NUT_AURIX_F0100_03_0001_AURIX_DRIVER_H_

// OrinA
#define ORINA_IST_DONE 4  // P00.04
#define ORINA_THERM_SHTD_REQ 200  // P02.00
#define ORINA_VM_INT_N 1007  // P10.07
#define AURIXA_ORINA_HS 1408  // P14.08
#define ORINA_PWR_INT_N 6    // P00.06
#define ORINA_PRE_PWR_PG 2001  // P20.01
#define ORINA_SAFESTATE 2009  // P20.09

// Aurix A
#define AURIXA_PPS_INPUT 1501  // P15.01
#define AURIXA_HWCFG1 1405  // P14.05
#define AURIXA_HWCFG2 1402  // P14.02
#define AURIXA_HWCFG3 1403  // P14.03
#define AURIXA_HWCFG4 1005  // P10.05
#define AURIXA_HWCFG5 1005  // P10.06
#define AURIXA_HWCFG6 1404  // P14.04
#define BOARD_TEMP_ALERT 1507  // P15.07
#define AURIXA_TESTMODE 2002  // P20.02
#define VDD_11V5_HEN 2006  // P20.06
#define VDD_5V_HEN 2007  // P20.07

#define ETH_PWR_PG 3204  // P32.04
#define VBAT1_SOC_PG 3304  // P33.04
#define VDD_11V5_PG 3305  // P33.05
#define AURIXA_GPI1 3205  // P32.05
#define AURIXA_GPI2 3206  // P32.06
#define AURIXA_GPI3 3207  // P32.07
#define AURIXA_TLF_B_WAKE_EN 3306  // P33.06
#define AURIXA_PMIC_SMU_FSP0 3308  // P33.08
#define AURIXA_ORIN_SMU_FSP1 3310  // P33.10
#define AURIXA_RTC_INTB 3311  // P33.11
#define AURIXA_RTC_CLKIN 3312  // P33.12
#define TLF_AURIXA_WDT 3313  // P33.13
#define TLF_AURIXA_PP_NINT 3314  // P33.14

// LED
#define PONY_LED_NUM 1
#define AURIXA_LED         3405  // P34.05

// GMSL
#define GMSL_TRIGGER1 2300  // P23.00
#define GMSL_TRIGGER2 2301  // P23.01
#define GMSL_TRIGGER3 2302  // P23.02
#define GMSL_TRIGGER4 2303  // P23.03
#define GMSLA_TRIGGER_SENS 2304  // P23.04
#define GMSLB_TRIGGER_SENS 2305  // P23.05
#define GMSLC_TRIGGER_SENS 2306  // P23.06
#define GMSLD_TRIGGER_SENS 2307  // P23.07

// USS
#define AURIXA_ELMOSA_INTN 7  // P00.07
#define AURIXA_ELMOSB_INTN 8  // P00.08
#define AURIXA_ELMOS_CLK 208  // P02.08
#define AURIXA_ELMOSA_RESETN 209  // P02.09
#define AURIXA_ELMOSA_CH1_RDY 210  // P02.10
#define AURIXA_ELMOSA_CH2_RDY 211  // P02.11
#define AURIXA_ELMOSB_RESETN 2205  // P22.05
#define AURIXA_ELMOSB_CH1_RDY 3300  // P33.00
#define AURIXA_ELMOSB_CH2_RDY 3301  // P33.01
#define AURIXA_ELMOSA_RFC 3302  // P32.02
#define AURIXA_ELMOSB_RFC 3303  // P32.03
#define AURIXA_USS_POWER_EN 1115  // P11.15

#define AK_USS1_DIN  1300  // P13.00
#define AK_USS1_DOUT 1500  // P15.00
#define AK_USS2_DIN  2100  // P21.00
#define AK_USS2_DOUT 2204  // P22.04

#define USS_PWR_PG 3315  // P33.15

// 88Q2112
#define AURIXA_SW1_PHYS_INT 9  // P00.09
#define AURIXA_SW1_PHYS_RESET 10  // P00.10
#define AURIXA_SW1_PHY2_RESET 2010  // P20.10
#define AURIXA_SW1_PHY3_RESET 3202  // P32.02
#define AURIXA_SW1_PHY4_RESET 3203  // P32.03
#define AURIXA_SW1_PHY5_RESET 3403  // P34.03
#define AURIXA_SW1_PHY6_RESET 3404  // P34.04

// 88Q6113
#define AURIXA_ETHSW1_RESET 11  // P00.11
#define AURIXA_ETHSW1_INT 12  // P00.12

// TCA9539
#define I2C0_IOEXP_INT1 1508  // P15.08

// CAN
enum CanDevice {
  kCan3 = 0,
  kCan4 = 2,
  kCan2 = 3,
  kCan1 = 4,
  kCan5 = 5,
  kCan6 = 9,
  kCan7 = 10,
  kCan8 = 11,
};

#define CAN2_STANDBY_PIN_CTL 5
#define CAN3_STANDBY_PIN_CTL 206
#define CAN4_STANDBY_PIN_CTL 207
#define CANX_STANDBY_PIN_CTL 1004

// LWIP
#define LWIPOPTS_USE_NO_SYS_DEFAULT
#define PONY_LWIP_MAC_DEV_NUM 0
#define LWIP_TCP_SERVER_MAX_NUM 3

// Ethernet Configurations
#define ETHERNET_MAX_DEVICE_NUM 8
#define ETHERNET_MAX_MCU_NUM 1
#define ETHERNET_MAX_PHY_NUM 6
#define ETHERNET_MAX_SWITCH_NUM 1
#define ETHERNET_MAX_SWITCH_PORT_NUM 12
#define ETHERNET_MAX_SWITCH_PORT_VLAN_NUM 8

// Lwip Ping
#define LWIP_RAW 1

// USS
#define USS_PWM_GROUP_NUM 0
#define USS_PWM_CHANNEL_NUM 8
#define USS_PWM_PERIOD 2000
#define USS_DUTY_CYCLE 0.5

#endif  // PRODUCTS_F0100_0001_NUT_AURIX_F0100_03_0001_AURIX_DRIVER_H_
