|pdm_to_pcm
clk => clk.IN1
pdm[0] => pdm[0].IN1
pdm[1] => pdm[1].IN1
pdm[2] => pdm[2].IN1
pdm[3] => pdm[3].IN1
pdm[4] => pdm[4].IN1
pdm[5] => pdm[5].IN1
pdm[6] => pdm[6].IN1
pdm[7] => pdm[7].IN1
pdm[8] => pdm[8].IN1
pdm_clk << pdm_clk.DB_MAX_OUTPUT_PORT_TYPE
ssel => ssel.IN1
sck => sck.IN1
mosi => mosi.IN1
miso << spi_slave:spislv.miso
accum_clk << accum_clk.DB_MAX_OUTPUT_PORT_TYPE
dc[0] << beamformer:beaf.delay_check[0]
dc[1] << beamformer:beaf.delay_check[1]
dc[2] << beamformer:beaf.delay_check[2]
dc[3] << beamformer:beaf.delay_check[3]
dc[4] << beamformer:beaf.delay_check[4]
dc[5] << beamformer:beaf.delay_check[5]
dc[6] << beamformer:beaf.delay_check[6]
dc[7] << beamformer:beaf.delay_check[7]


|pdm_to_pcm|gen_ACC_clk:gpc
inclk => outclk~reg0.CLK
inclk => counter[0].CLK
inclk => counter[1].CLK
inclk => counter[2].CLK
inclk => counter[3].CLK
inclk => counter[4].CLK
inclk => counter[5].CLK
inclk => counter[6].CLK
inclk => counter[7].CLK
outclk <= outclk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[0].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[1].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[2].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[3].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[4].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[5].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[6].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[7].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|accum:module_gen[8].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_csi1:auto_generated.data[0]
data[1] => dcfifo_csi1:auto_generated.data[1]
data[2] => dcfifo_csi1:auto_generated.data[2]
data[3] => dcfifo_csi1:auto_generated.data[3]
data[4] => dcfifo_csi1:auto_generated.data[4]
data[5] => dcfifo_csi1:auto_generated.data[5]
data[6] => dcfifo_csi1:auto_generated.data[6]
data[7] => dcfifo_csi1:auto_generated.data[7]
q[0] <= dcfifo_csi1:auto_generated.q[0]
q[1] <= dcfifo_csi1:auto_generated.q[1]
q[2] <= dcfifo_csi1:auto_generated.q[2]
q[3] <= dcfifo_csi1:auto_generated.q[3]
q[4] <= dcfifo_csi1:auto_generated.q[4]
q[5] <= dcfifo_csi1:auto_generated.q[5]
q[6] <= dcfifo_csi1:auto_generated.q[6]
q[7] <= dcfifo_csi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_csi1:auto_generated.rdclk
rdreq => dcfifo_csi1:auto_generated.rdreq
wrclk => dcfifo_csi1:auto_generated.wrclk
wrreq => dcfifo_csi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_csi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_csi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
data[0] => altsyncram_lf51:fifo_ram.data_a[0]
data[1] => altsyncram_lf51:fifo_ram.data_a[1]
data[2] => altsyncram_lf51:fifo_ram.data_a[2]
data[3] => altsyncram_lf51:fifo_ram.data_a[3]
data[4] => altsyncram_lf51:fifo_ram.data_a[4]
data[5] => altsyncram_lf51:fifo_ram.data_a[5]
data[6] => altsyncram_lf51:fifo_ram.data_a[6]
data[7] => altsyncram_lf51:fifo_ram.data_a[7]
q[0] <= altsyncram_lf51:fifo_ram.q_b[0]
q[1] <= altsyncram_lf51:fifo_ram.q_b[1]
q[2] <= altsyncram_lf51:fifo_ram.q_b[2]
q[3] <= altsyncram_lf51:fifo_ram.q_b[3]
q[4] <= altsyncram_lf51:fifo_ram.q_b[4]
q[5] <= altsyncram_lf51:fifo_ram.q_b[5]
q[6] <= altsyncram_lf51:fifo_ram.q_b[6]
q[7] <= altsyncram_lf51:fifo_ram.q_b[7]
rdclk => a_graycounter_g26:rdptr_g1p.clock
rdclk => altsyncram_lf51:fifo_ram.clock1
rdclk => alt_synch_pipe_l9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cgb:wrptr_g1p.clock
wrclk => altsyncram_lf51:fifo_ram.clock0
wrclk => alt_synch_pipe_m9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
clock => dffpipe_6v8:dffpipe6.clock
d[0] => dffpipe_6v8:dffpipe6.d[0]
d[1] => dffpipe_6v8:dffpipe6.d[1]
d[2] => dffpipe_6v8:dffpipe6.d[2]
d[3] => dffpipe_6v8:dffpipe6.d[3]
d[4] => dffpipe_6v8:dffpipe6.d[4]
d[5] => dffpipe_6v8:dffpipe6.d[5]
d[6] => dffpipe_6v8:dffpipe6.d[6]
d[7] => dffpipe_6v8:dffpipe6.d[7]
q[0] <= dffpipe_6v8:dffpipe6.q[0]
q[1] <= dffpipe_6v8:dffpipe6.q[1]
q[2] <= dffpipe_6v8:dffpipe6.q[2]
q[3] <= dffpipe_6v8:dffpipe6.q[3]
q[4] <= dffpipe_6v8:dffpipe6.q[4]
q[5] <= dffpipe_6v8:dffpipe6.q[5]
q[6] <= dffpipe_6v8:dffpipe6.q[6]
q[7] <= dffpipe_6v8:dffpipe6.q[7]


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
clock => dffpipe_7v8:dffpipe9.clock
d[0] => dffpipe_7v8:dffpipe9.d[0]
d[1] => dffpipe_7v8:dffpipe9.d[1]
d[2] => dffpipe_7v8:dffpipe9.d[2]
d[3] => dffpipe_7v8:dffpipe9.d[3]
d[4] => dffpipe_7v8:dffpipe9.d[4]
d[5] => dffpipe_7v8:dffpipe9.d[5]
d[6] => dffpipe_7v8:dffpipe9.d[6]
d[7] => dffpipe_7v8:dffpipe9.d[7]
q[0] <= dffpipe_7v8:dffpipe9.q[0]
q[1] <= dffpipe_7v8:dffpipe9.q[1]
q[2] <= dffpipe_7v8:dffpipe9.q[2]
q[3] <= dffpipe_7v8:dffpipe9.q[3]
q[4] <= dffpipe_7v8:dffpipe9.q[4]
q[5] <= dffpipe_7v8:dffpipe9.q[5]
q[6] <= dffpipe_7v8:dffpipe9.q[6]
q[7] <= dffpipe_7v8:dffpipe9.q[7]


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|pdm_to_pcm|spi_slave:spislv
clk => dataToSendBuffer[0].CLK
clk => dataToSendBuffer[1].CLK
clk => dataToSendBuffer[2].CLK
clk => dataToSendBuffer[3].CLK
clk => dataToSendBuffer[4].CLK
clk => dataToSendBuffer[5].CLK
clk => dataToSendBuffer[6].CLK
clk => dataToSendBuffer[7].CLK
clk => dataToSendBuffer[8].CLK
clk => dataToSendBuffer[9].CLK
clk => dataToSendBuffer[10].CLK
clk => dataToSendBuffer[11].CLK
clk => dataToSendBuffer[12].CLK
clk => dataToSendBuffer[13].CLK
clk => dataToSendBuffer[14].CLK
clk => dataToSendBuffer[15].CLK
clk => byteReceived~reg0.CLK
clk => receivedData[0]~reg0.CLK
clk => receivedData[1]~reg0.CLK
clk => receivedData[2]~reg0.CLK
clk => receivedData[3]~reg0.CLK
clk => receivedData[4]~reg0.CLK
clk => receivedData[5]~reg0.CLK
clk => receivedData[6]~reg0.CLK
clk => receivedData[7]~reg0.CLK
clk => receivedData[8]~reg0.CLK
clk => receivedData[9]~reg0.CLK
clk => receivedData[10]~reg0.CLK
clk => receivedData[11]~reg0.CLK
clk => receivedData[12]~reg0.CLK
clk => receivedData[13]~reg0.CLK
clk => receivedData[14]~reg0.CLK
clk => receivedData[15]~reg0.CLK
clk => bitcnt[0].CLK
clk => bitcnt[1].CLK
clk => bitcnt[2].CLK
clk => bitcnt[3].CLK
clk => mosir[0].CLK
clk => mosir[1].CLK
clk => sckr[0].CLK
clk => sckr[1].CLK
sck => sckr.DATAA
mosi => mosir.DATAA
miso <= dataToSendBuffer[15].DB_MAX_OUTPUT_PORT_TYPE
ssel => sckr.OUTPUTSELECT
ssel => sckr.OUTPUTSELECT
ssel => mosir.OUTPUTSELECT
ssel => mosir.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => byteReceived.IN1
ssel => dataNeeded.IN1
byteReceived <= byteReceived~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[0] <= receivedData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[1] <= receivedData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[2] <= receivedData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[3] <= receivedData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[4] <= receivedData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[5] <= receivedData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[6] <= receivedData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[7] <= receivedData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[8] <= receivedData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[9] <= receivedData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[10] <= receivedData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[11] <= receivedData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[12] <= receivedData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[13] <= receivedData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[14] <= receivedData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[15] <= receivedData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataNeeded <= dataNeeded.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => dataToSendBuffer.DATAB
dataToSend[1] => dataToSendBuffer.DATAB
dataToSend[2] => dataToSendBuffer.DATAB
dataToSend[3] => dataToSendBuffer.DATAB
dataToSend[4] => dataToSendBuffer.DATAB
dataToSend[5] => dataToSendBuffer.DATAB
dataToSend[6] => dataToSendBuffer.DATAB
dataToSend[7] => dataToSendBuffer.DATAB
dataToSend[8] => dataToSendBuffer.DATAB
dataToSend[9] => dataToSendBuffer.DATAB
dataToSend[10] => dataToSendBuffer.DATAB
dataToSend[11] => dataToSendBuffer.DATAB
dataToSend[12] => dataToSendBuffer.DATAB
dataToSend[13] => dataToSendBuffer.DATAB
dataToSend[14] => dataToSendBuffer.DATAB
dataToSend[15] => dataToSendBuffer.DATAB


|pdm_to_pcm|beamformer:beaf
double_clk => clk.CLK
steering_angle_en_async => steering_angle_en_sync[0].DATAIN
steering_angle_hori[0] => LessThan1.IN64
steering_angle_hori[0] => raw_idx_hori[0].DATAB
steering_angle_hori[0] => LessThan3.IN64
steering_angle_hori[0] => Add1.IN9
steering_angle_hori[1] => LessThan1.IN63
steering_angle_hori[1] => raw_idx_hori[1].DATAB
steering_angle_hori[1] => LessThan3.IN63
steering_angle_hori[1] => Add1.IN8
steering_angle_hori[2] => LessThan1.IN62
steering_angle_hori[2] => abs_steering_angle_hori[2].DATAB
steering_angle_hori[2] => LessThan3.IN62
steering_angle_hori[2] => Add1.IN7
steering_angle_hori[3] => LessThan1.IN61
steering_angle_hori[3] => abs_steering_angle_hori[3].DATAB
steering_angle_hori[3] => LessThan3.IN61
steering_angle_hori[3] => Add1.IN6
steering_angle_hori[4] => LessThan1.IN60
steering_angle_hori[4] => abs_steering_angle_hori[4].DATAB
steering_angle_hori[4] => LessThan3.IN60
steering_angle_hori[4] => Add1.IN5
steering_angle_hori[5] => LessThan1.IN59
steering_angle_hori[5] => abs_steering_angle_hori[5].DATAB
steering_angle_hori[5] => LessThan3.IN59
steering_angle_hori[5] => Add1.IN4
steering_angle_hori[6] => LessThan1.IN33
steering_angle_hori[6] => LessThan1.IN34
steering_angle_hori[6] => LessThan1.IN35
steering_angle_hori[6] => LessThan1.IN36
steering_angle_hori[6] => LessThan1.IN37
steering_angle_hori[6] => LessThan1.IN38
steering_angle_hori[6] => LessThan1.IN39
steering_angle_hori[6] => LessThan1.IN40
steering_angle_hori[6] => LessThan1.IN41
steering_angle_hori[6] => LessThan1.IN42
steering_angle_hori[6] => LessThan1.IN43
steering_angle_hori[6] => LessThan1.IN44
steering_angle_hori[6] => LessThan1.IN45
steering_angle_hori[6] => LessThan1.IN46
steering_angle_hori[6] => LessThan1.IN47
steering_angle_hori[6] => LessThan1.IN48
steering_angle_hori[6] => LessThan1.IN49
steering_angle_hori[6] => LessThan1.IN50
steering_angle_hori[6] => LessThan1.IN51
steering_angle_hori[6] => LessThan1.IN52
steering_angle_hori[6] => LessThan1.IN53
steering_angle_hori[6] => LessThan1.IN54
steering_angle_hori[6] => LessThan1.IN55
steering_angle_hori[6] => LessThan1.IN56
steering_angle_hori[6] => LessThan1.IN57
steering_angle_hori[6] => LessThan1.IN58
steering_angle_hori[6] => abs_steering_angle_hori[7].DATAB
steering_angle_hori[6] => abs_steering_angle_hori[6].DATAB
steering_angle_hori[6] => LessThan3.IN33
steering_angle_hori[6] => LessThan3.IN34
steering_angle_hori[6] => LessThan3.IN35
steering_angle_hori[6] => LessThan3.IN36
steering_angle_hori[6] => LessThan3.IN37
steering_angle_hori[6] => LessThan3.IN38
steering_angle_hori[6] => LessThan3.IN39
steering_angle_hori[6] => LessThan3.IN40
steering_angle_hori[6] => LessThan3.IN41
steering_angle_hori[6] => LessThan3.IN42
steering_angle_hori[6] => LessThan3.IN43
steering_angle_hori[6] => LessThan3.IN44
steering_angle_hori[6] => LessThan3.IN45
steering_angle_hori[6] => LessThan3.IN46
steering_angle_hori[6] => LessThan3.IN47
steering_angle_hori[6] => LessThan3.IN48
steering_angle_hori[6] => LessThan3.IN49
steering_angle_hori[6] => LessThan3.IN50
steering_angle_hori[6] => LessThan3.IN51
steering_angle_hori[6] => LessThan3.IN52
steering_angle_hori[6] => LessThan3.IN53
steering_angle_hori[6] => LessThan3.IN54
steering_angle_hori[6] => LessThan3.IN55
steering_angle_hori[6] => LessThan3.IN56
steering_angle_hori[6] => LessThan3.IN57
steering_angle_hori[6] => LessThan3.IN58
steering_angle_hori[6] => Add1.IN2
steering_angle_hori[6] => Add1.IN3
steering_angle_vert[0] => LessThan0.IN64
steering_angle_vert[0] => raw_idx_vert[0].DATAB
steering_angle_vert[0] => LessThan2.IN64
steering_angle_vert[0] => Add0.IN9
steering_angle_vert[1] => LessThan0.IN63
steering_angle_vert[1] => raw_idx_vert[1].DATAB
steering_angle_vert[1] => LessThan2.IN63
steering_angle_vert[1] => Add0.IN8
steering_angle_vert[2] => LessThan0.IN62
steering_angle_vert[2] => abs_steering_angle_vert[2].DATAB
steering_angle_vert[2] => LessThan2.IN62
steering_angle_vert[2] => Add0.IN7
steering_angle_vert[3] => LessThan0.IN61
steering_angle_vert[3] => abs_steering_angle_vert[3].DATAB
steering_angle_vert[3] => LessThan2.IN61
steering_angle_vert[3] => Add0.IN6
steering_angle_vert[4] => LessThan0.IN60
steering_angle_vert[4] => abs_steering_angle_vert[4].DATAB
steering_angle_vert[4] => LessThan2.IN60
steering_angle_vert[4] => Add0.IN5
steering_angle_vert[5] => LessThan0.IN59
steering_angle_vert[5] => abs_steering_angle_vert[5].DATAB
steering_angle_vert[5] => LessThan2.IN59
steering_angle_vert[5] => Add0.IN4
steering_angle_vert[6] => LessThan0.IN33
steering_angle_vert[6] => LessThan0.IN34
steering_angle_vert[6] => LessThan0.IN35
steering_angle_vert[6] => LessThan0.IN36
steering_angle_vert[6] => LessThan0.IN37
steering_angle_vert[6] => LessThan0.IN38
steering_angle_vert[6] => LessThan0.IN39
steering_angle_vert[6] => LessThan0.IN40
steering_angle_vert[6] => LessThan0.IN41
steering_angle_vert[6] => LessThan0.IN42
steering_angle_vert[6] => LessThan0.IN43
steering_angle_vert[6] => LessThan0.IN44
steering_angle_vert[6] => LessThan0.IN45
steering_angle_vert[6] => LessThan0.IN46
steering_angle_vert[6] => LessThan0.IN47
steering_angle_vert[6] => LessThan0.IN48
steering_angle_vert[6] => LessThan0.IN49
steering_angle_vert[6] => LessThan0.IN50
steering_angle_vert[6] => LessThan0.IN51
steering_angle_vert[6] => LessThan0.IN52
steering_angle_vert[6] => LessThan0.IN53
steering_angle_vert[6] => LessThan0.IN54
steering_angle_vert[6] => LessThan0.IN55
steering_angle_vert[6] => LessThan0.IN56
steering_angle_vert[6] => LessThan0.IN57
steering_angle_vert[6] => LessThan0.IN58
steering_angle_vert[6] => abs_steering_angle_vert[7].DATAB
steering_angle_vert[6] => abs_steering_angle_vert[6].DATAB
steering_angle_vert[6] => LessThan2.IN33
steering_angle_vert[6] => LessThan2.IN34
steering_angle_vert[6] => LessThan2.IN35
steering_angle_vert[6] => LessThan2.IN36
steering_angle_vert[6] => LessThan2.IN37
steering_angle_vert[6] => LessThan2.IN38
steering_angle_vert[6] => LessThan2.IN39
steering_angle_vert[6] => LessThan2.IN40
steering_angle_vert[6] => LessThan2.IN41
steering_angle_vert[6] => LessThan2.IN42
steering_angle_vert[6] => LessThan2.IN43
steering_angle_vert[6] => LessThan2.IN44
steering_angle_vert[6] => LessThan2.IN45
steering_angle_vert[6] => LessThan2.IN46
steering_angle_vert[6] => LessThan2.IN47
steering_angle_vert[6] => LessThan2.IN48
steering_angle_vert[6] => LessThan2.IN49
steering_angle_vert[6] => LessThan2.IN50
steering_angle_vert[6] => LessThan2.IN51
steering_angle_vert[6] => LessThan2.IN52
steering_angle_vert[6] => LessThan2.IN53
steering_angle_vert[6] => LessThan2.IN54
steering_angle_vert[6] => LessThan2.IN55
steering_angle_vert[6] => LessThan2.IN56
steering_angle_vert[6] => LessThan2.IN57
steering_angle_vert[6] => LessThan2.IN58
steering_angle_vert[6] => Add0.IN2
steering_angle_vert[6] => Add0.IN3
pcm_data_in[8][0] => mic_delay[8].ffshiftreg[0][0].DATAIN
pcm_data_in[8][1] => mic_delay[8].ffshiftreg[0][1].DATAIN
pcm_data_in[8][2] => mic_delay[8].ffshiftreg[0][2].DATAIN
pcm_data_in[8][3] => mic_delay[8].ffshiftreg[0][3].DATAIN
pcm_data_in[8][4] => mic_delay[8].ffshiftreg[0][4].DATAIN
pcm_data_in[8][5] => mic_delay[8].ffshiftreg[0][5].DATAIN
pcm_data_in[8][6] => mic_delay[8].ffshiftreg[0][6].DATAIN
pcm_data_in[8][7] => mic_delay[8].ffshiftreg[0][7].DATAIN
pcm_data_in[7][0] => mic_delay[7].ffshiftreg[0][0].DATAIN
pcm_data_in[7][1] => mic_delay[7].ffshiftreg[0][1].DATAIN
pcm_data_in[7][2] => mic_delay[7].ffshiftreg[0][2].DATAIN
pcm_data_in[7][3] => mic_delay[7].ffshiftreg[0][3].DATAIN
pcm_data_in[7][4] => mic_delay[7].ffshiftreg[0][4].DATAIN
pcm_data_in[7][5] => mic_delay[7].ffshiftreg[0][5].DATAIN
pcm_data_in[7][6] => mic_delay[7].ffshiftreg[0][6].DATAIN
pcm_data_in[7][7] => mic_delay[7].ffshiftreg[0][7].DATAIN
pcm_data_in[6][0] => mic_delay[6].ffshiftreg[0][0].DATAIN
pcm_data_in[6][1] => mic_delay[6].ffshiftreg[0][1].DATAIN
pcm_data_in[6][2] => mic_delay[6].ffshiftreg[0][2].DATAIN
pcm_data_in[6][3] => mic_delay[6].ffshiftreg[0][3].DATAIN
pcm_data_in[6][4] => mic_delay[6].ffshiftreg[0][4].DATAIN
pcm_data_in[6][5] => mic_delay[6].ffshiftreg[0][5].DATAIN
pcm_data_in[6][6] => mic_delay[6].ffshiftreg[0][6].DATAIN
pcm_data_in[6][7] => mic_delay[6].ffshiftreg[0][7].DATAIN
pcm_data_in[5][0] => mic_delay[5].ffshiftreg[0][0].DATAIN
pcm_data_in[5][1] => mic_delay[5].ffshiftreg[0][1].DATAIN
pcm_data_in[5][2] => mic_delay[5].ffshiftreg[0][2].DATAIN
pcm_data_in[5][3] => mic_delay[5].ffshiftreg[0][3].DATAIN
pcm_data_in[5][4] => mic_delay[5].ffshiftreg[0][4].DATAIN
pcm_data_in[5][5] => mic_delay[5].ffshiftreg[0][5].DATAIN
pcm_data_in[5][6] => mic_delay[5].ffshiftreg[0][6].DATAIN
pcm_data_in[5][7] => mic_delay[5].ffshiftreg[0][7].DATAIN
pcm_data_in[4][0] => mic_delay[4].ffshiftreg[0][0].DATAIN
pcm_data_in[4][1] => mic_delay[4].ffshiftreg[0][1].DATAIN
pcm_data_in[4][2] => mic_delay[4].ffshiftreg[0][2].DATAIN
pcm_data_in[4][3] => mic_delay[4].ffshiftreg[0][3].DATAIN
pcm_data_in[4][4] => mic_delay[4].ffshiftreg[0][4].DATAIN
pcm_data_in[4][5] => mic_delay[4].ffshiftreg[0][5].DATAIN
pcm_data_in[4][6] => mic_delay[4].ffshiftreg[0][6].DATAIN
pcm_data_in[4][7] => mic_delay[4].ffshiftreg[0][7].DATAIN
pcm_data_in[3][0] => mic_delay[3].ffshiftreg[0][0].DATAIN
pcm_data_in[3][1] => mic_delay[3].ffshiftreg[0][1].DATAIN
pcm_data_in[3][2] => mic_delay[3].ffshiftreg[0][2].DATAIN
pcm_data_in[3][3] => mic_delay[3].ffshiftreg[0][3].DATAIN
pcm_data_in[3][4] => mic_delay[3].ffshiftreg[0][4].DATAIN
pcm_data_in[3][5] => mic_delay[3].ffshiftreg[0][5].DATAIN
pcm_data_in[3][6] => mic_delay[3].ffshiftreg[0][6].DATAIN
pcm_data_in[3][7] => mic_delay[3].ffshiftreg[0][7].DATAIN
pcm_data_in[2][0] => mic_delay[2].ffshiftreg[0][0].DATAIN
pcm_data_in[2][1] => mic_delay[2].ffshiftreg[0][1].DATAIN
pcm_data_in[2][2] => mic_delay[2].ffshiftreg[0][2].DATAIN
pcm_data_in[2][3] => mic_delay[2].ffshiftreg[0][3].DATAIN
pcm_data_in[2][4] => mic_delay[2].ffshiftreg[0][4].DATAIN
pcm_data_in[2][5] => mic_delay[2].ffshiftreg[0][5].DATAIN
pcm_data_in[2][6] => mic_delay[2].ffshiftreg[0][6].DATAIN
pcm_data_in[2][7] => mic_delay[2].ffshiftreg[0][7].DATAIN
pcm_data_in[1][0] => mic_delay[1].ffshiftreg[0][0].DATAIN
pcm_data_in[1][1] => mic_delay[1].ffshiftreg[0][1].DATAIN
pcm_data_in[1][2] => mic_delay[1].ffshiftreg[0][2].DATAIN
pcm_data_in[1][3] => mic_delay[1].ffshiftreg[0][3].DATAIN
pcm_data_in[1][4] => mic_delay[1].ffshiftreg[0][4].DATAIN
pcm_data_in[1][5] => mic_delay[1].ffshiftreg[0][5].DATAIN
pcm_data_in[1][6] => mic_delay[1].ffshiftreg[0][6].DATAIN
pcm_data_in[1][7] => mic_delay[1].ffshiftreg[0][7].DATAIN
pcm_data_in[0][0] => mic_delay[0].ffshiftreg[0][0].DATAIN
pcm_data_in[0][1] => mic_delay[0].ffshiftreg[0][1].DATAIN
pcm_data_in[0][2] => mic_delay[0].ffshiftreg[0][2].DATAIN
pcm_data_in[0][3] => mic_delay[0].ffshiftreg[0][3].DATAIN
pcm_data_in[0][4] => mic_delay[0].ffshiftreg[0][4].DATAIN
pcm_data_in[0][5] => mic_delay[0].ffshiftreg[0][5].DATAIN
pcm_data_in[0][6] => mic_delay[0].ffshiftreg[0][6].DATAIN
pcm_data_in[0][7] => mic_delay[0].ffshiftreg[0][7].DATAIN
delay_sum_data_out[0] <= delay_sum_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[1] <= delay_sum_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[2] <= delay_sum_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[3] <= delay_sum_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[4] <= delay_sum_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[5] <= delay_sum_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[6] <= delay_sum_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[7] <= delay_sum_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[8] <= delay_sum_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[9] <= delay_sum_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[10] <= delay_sum_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[11] <= delay_sum_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[12] <= delay_sum_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[13] <= delay_sum_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[14] <= delay_sum_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_sum_data_out[15] <= delay_sum_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[0] <= delay_check[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[1] <= delay_check[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[2] <= delay_check[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[3] <= delay_check[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[4] <= delay_check[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[5] <= delay_check[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[6] <= delay_check[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_check[7] <= delay_check[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|beamformer:beaf|micloc:miclocROM
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_qb42:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qb42:auto_generated.rden_b
data_a[0] => altsyncram_qb42:auto_generated.data_a[0]
data_a[1] => altsyncram_qb42:auto_generated.data_a[1]
data_a[2] => altsyncram_qb42:auto_generated.data_a[2]
data_a[3] => altsyncram_qb42:auto_generated.data_a[3]
data_a[4] => altsyncram_qb42:auto_generated.data_a[4]
data_a[5] => altsyncram_qb42:auto_generated.data_a[5]
data_a[6] => altsyncram_qb42:auto_generated.data_a[6]
data_a[7] => altsyncram_qb42:auto_generated.data_a[7]
data_b[0] => altsyncram_qb42:auto_generated.data_b[0]
data_b[1] => altsyncram_qb42:auto_generated.data_b[1]
data_b[2] => altsyncram_qb42:auto_generated.data_b[2]
data_b[3] => altsyncram_qb42:auto_generated.data_b[3]
data_b[4] => altsyncram_qb42:auto_generated.data_b[4]
data_b[5] => altsyncram_qb42:auto_generated.data_b[5]
data_b[6] => altsyncram_qb42:auto_generated.data_b[6]
data_b[7] => altsyncram_qb42:auto_generated.data_b[7]
address_a[0] => altsyncram_qb42:auto_generated.address_a[0]
address_a[1] => altsyncram_qb42:auto_generated.address_a[1]
address_a[2] => altsyncram_qb42:auto_generated.address_a[2]
address_a[3] => altsyncram_qb42:auto_generated.address_a[3]
address_a[4] => altsyncram_qb42:auto_generated.address_a[4]
address_a[5] => altsyncram_qb42:auto_generated.address_a[5]
address_a[6] => altsyncram_qb42:auto_generated.address_a[6]
address_b[0] => altsyncram_qb42:auto_generated.address_b[0]
address_b[1] => altsyncram_qb42:auto_generated.address_b[1]
address_b[2] => altsyncram_qb42:auto_generated.address_b[2]
address_b[3] => altsyncram_qb42:auto_generated.address_b[3]
address_b[4] => altsyncram_qb42:auto_generated.address_b[4]
address_b[5] => altsyncram_qb42:auto_generated.address_b[5]
address_b[6] => altsyncram_qb42:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qb42:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qb42:auto_generated.q_a[0]
q_a[1] <= altsyncram_qb42:auto_generated.q_a[1]
q_a[2] <= altsyncram_qb42:auto_generated.q_a[2]
q_a[3] <= altsyncram_qb42:auto_generated.q_a[3]
q_a[4] <= altsyncram_qb42:auto_generated.q_a[4]
q_a[5] <= altsyncram_qb42:auto_generated.q_a[5]
q_a[6] <= altsyncram_qb42:auto_generated.q_a[6]
q_a[7] <= altsyncram_qb42:auto_generated.q_a[7]
q_b[0] <= altsyncram_qb42:auto_generated.q_b[0]
q_b[1] <= altsyncram_qb42:auto_generated.q_b[1]
q_b[2] <= altsyncram_qb42:auto_generated.q_b[2]
q_b[3] <= altsyncram_qb42:auto_generated.q_b[3]
q_b[4] <= altsyncram_qb42:auto_generated.q_b[4]
q_b[5] <= altsyncram_qb42:auto_generated.q_b[5]
q_b[6] <= altsyncram_qb42:auto_generated.q_b[6]
q_b[7] <= altsyncram_qb42:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE


