timestamp=1330565121106

[$root]
A/$root=22|""|0|1*201724
B/$root=3*239208

[FourBitCounterWithLoad]
A/FourBitCounterWithLoad=22|./../implement/time_sim.v|36|1*203558
B/FourBitCounterWithLoad=3*239344
P/~emb=387,4999,9873,24302
R=./../implement/time_sim.v|36

[glbl]
A/glbl=22|./../implement/time_sim.v|1960|1*297393
B/glbl=3*354796
P/~emb=102,453,753,846
R=./../implement/time_sim.v|1960

[~A]
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/IMPLEMENT/TIME_SIM.V=0*0*11492
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/implement/time_sim.v=0*135548*147370
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/fourbitcounterwithload.v=0*12141*14107
LastVerilogToplevel=glbl
ModifyID=189
Version=73

[~MFT]
0=21|0design_timing.mgf|147370|36002
1=14|1design_timing.mgf|297393|201724
3=14|3design_timing.mgf|354796|239208

[~U]
$root=12|0*107282|
FourBitCounterWithLoad=12|0*107538||0x90
glbl=12|0*134397||0x90

