{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530909413835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530909413835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 16:36:53 2018 " "Processing started: Fri Jul 06 16:36:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530909413835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909413835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909413835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530909414381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425883 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425899 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Structural " "Found design unit 1: SevenSegment-Structural" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425899 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425899 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4.vhd " "Can't analyze file -- file compx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530909425914 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx1.vhd " "Can't analyze file -- file compx1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530909425914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425930 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_Counter4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mealy_State_Machine-Mealy " "Found design unit 1: Mealy_State_Machine-Mealy" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mealy_State_Machine " "Found entity 1: Mealy_State_Machine" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mooreone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mooreone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MooreOne-MooreOne " "Found design unit 1: MooreOne-MooreOne" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425961 ""} { "Info" "ISGN_ENTITY_NAME" "1 MooreOne " "Found entity 1: MooreOne" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mooretwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mooretwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MooreTwo-MooreTwo " "Found design unit 1: MooreTwo-MooreTwo" {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425977 ""} { "Info" "ISGN_ENTITY_NAME" "1 MooreTwo " "Found entity 1: MooreTwo" {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909425977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909425977 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "grappling MooreTwo.vhd(49) " "VHDL Interface Declaration error in MooreTwo.vhd(49): interface object \"grappling\" of mode out cannot be read. Change object mode to buffer." {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 49 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1530909425977 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "grappling MooreTwo.vhd(44) " "VHDL Interface Declaration error in MooreTwo.vhd(44): interface object \"grappling\" of mode out cannot be read. Change object mode to buffer." {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 44 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1530909425977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530909426118 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 06 16:37:06 2018 " "Processing ended: Fri Jul 06 16:37:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530909426118 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530909426118 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530909426118 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909426118 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909427071 ""}
