/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az108-423
+ date
Mon Mar 15 17:07:01 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ + env
sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615828021
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 15 2021 (16:58:46)
Run date:          Mar 15 2021 (17:07:02+0000)
Run host:          fv-az108-423.xte522of1a2ufoapie3h4rqmig.cx.internal.cloudapp.net (pid=103028)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az108-423
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121276KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=227752b6-f8cf-c44f-8fef-4996c41fd85b, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42-Ubuntu SMP Fri Feb 5 15:39:06 UTC 2021", HostName=fv-az108-423, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121276KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00340387 sec
      iterations=10000000... time=0.0369656 sec
      iterations=100000000... time=0.326785 sec
      iterations=300000000... time=1.05428 sec
      iterations=300000000... time=0.788891 sec
      result: 2.26086 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00328397 sec
      iterations=10000000... time=0.0345354 sec
      iterations=100000000... time=0.339541 sec
      iterations=300000000... time=1.1126 sec
      result: 8.62847 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00223788 sec
      iterations=10000000... time=0.0219211 sec
      iterations=100000000... time=0.229106 sec
      iterations=500000000... time=1.14402 sec
      result: 6.9929 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000155497 sec
      iterations=10000... time=0.00154267 sec
      iterations=100000... time=0.0156171 sec
      iterations=1000000... time=0.188736 sec
      iterations=6000000... time=0.9915 sec
      iterations=12000000... time=2.02097 sec
      result: 1.68414 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000503591 sec
      iterations=10000... time=0.0052843 sec
      iterations=100000... time=0.0511669 sec
      iterations=1000000... time=0.543283 sec
      iterations=2000000... time=1.1595 sec
      result: 5.79748 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.0999e-05 sec
      iterations=1000... time=0.000309694 sec
      iterations=10000... time=0.00309984 sec
      iterations=100000... time=0.0313477 sec
      iterations=1000000... time=0.342167 sec
      iterations=3000000... time=1.0791 sec
      result: 68.3233 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7e-06 sec
      iterations=10... time=5.1599e-05 sec
      iterations=100... time=0.00052189 sec
      iterations=1000... time=0.0053522 sec
      iterations=10000... time=0.0585992 sec
      iterations=100000... time=0.600227 sec
      iterations=200000... time=1.11989 sec
      result: 35.1121 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.19e-05 sec
      iterations=100000... time=0.000309496 sec
      iterations=1000000... time=0.00309836 sec
      iterations=10000000... time=0.032281 sec
      iterations=100000000... time=0.37364 sec
      iterations=300000000... time=1.03936 sec
      result: 0.433065 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.19e-05 sec
      iterations=10000... time=0.000191697 sec
      iterations=100000... time=0.00199408 sec
      iterations=1000000... time=0.0202222 sec
      iterations=10000000... time=0.211916 sec
      iterations=50000000... time=1.0204 sec
      result: 2.55101 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=3.19e-05 sec
      iterations=1000... time=0.000315796 sec
      iterations=10000... time=0.00325716 sec
      iterations=100000... time=0.0322262 sec
      iterations=1000000... time=0.354245 sec
      iterations=3000000... time=1.11061 sec
      result: 66.3852 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.299e-06 sec
      iterations=10... time=8.3899e-05 sec
      iterations=100... time=0.00105309 sec
      iterations=1000... time=0.00982438 sec
      iterations=10000... time=0.118432 sec
      iterations=90000... time=0.906652 sec
      iterations=180000... time=1.76825 sec
      result: 20.0138 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.52e-05 sec
      iterations=10... time=0.000245397 sec
      iterations=100... time=0.00257897 sec
      iterations=1000... time=0.0235655 sec
      iterations=10000... time=0.240513 sec
      iterations=50000... time=1.2892 sec
      result: 0.0670181 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.84e-05 sec
      iterations=10... time=0.000861789 sec
      iterations=100... time=0.0081756 sec
      iterations=1000... time=0.0884445 sec
      iterations=10000... time=0.89195 sec
      iterations=20000... time=1.72024 sec
      result: 0.141457 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00660902 sec
      iterations=10... time=0.0628386 sec
      iterations=100... time=0.667959 sec
      iterations=200... time=1.33336 sec
      result: 0.369048 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00308421 sec
      iterations=10000000... time=0.0340494 sec
      iterations=100000000... time=0.326122 sec
      iterations=300000000... time=1.02722 sec
      iterations=300000000... time=0.731679 sec
      result: 2.03018 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00347155 sec
      iterations=10000000... time=0.0338466 sec
      iterations=100000000... time=0.335106 sec
      iterations=300000000... time=1.01969 sec
      result: 9.41464 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00218487 sec
      iterations=10000000... time=0.0205119 sec
      iterations=100000000... time=0.20125 sec
      iterations=500000000... time=1.09188 sec
      result: 7.32678 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134348 sec
      iterations=10000... time=0.00144763 sec
      iterations=100000... time=0.0148394 sec
      iterations=1000000... time=0.159682 sec
      iterations=7000000... time=1.12948 sec
      result: 1.61354 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000563043 sec
      iterations=10000... time=0.00522978 sec
      iterations=100000... time=0.0504881 sec
      iterations=1000000... time=0.544877 sec
      iterations=2000000... time=1.03489 sec
      result: 5.17444 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=2.85e-06 sec
      iterations=100... time=2.525e-05 sec
      iterations=1000... time=0.000273146 sec
      iterations=10000... time=0.00252202 sec
      iterations=100000... time=0.0311856 sec
      iterations=1000000... time=0.316531 sec
      iterations=3000000... time=0.940768 sec
      iterations=6000000... time=1.91548 sec
      result: 76.981 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.35e-06 sec
      iterations=10... time=6.2e-05 sec
      iterations=100... time=0.000445294 sec
      iterations=1000... time=0.00553503 sec
      iterations=10000... time=0.0494189 sec
      iterations=100000... time=0.515576 sec
      iterations=200000... time=1.06228 sec
      result: 37.0162 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.45e-06 sec
      iterations=10000... time=3.1449e-05 sec
      iterations=100000... time=0.000310046 sec
      iterations=1000000... time=0.00319251 sec
      iterations=10000000... time=0.0320369 sec
      iterations=100000000... time=0.34341 sec
      iterations=300000000... time=0.990936 sec
      iterations=600000000... time=1.95983 sec
      result: 0.408298 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.01e-05 sec
      iterations=10000... time=0.000176648 sec
      iterations=100000... time=0.00230357 sec
      iterations=1000000... time=0.0206097 sec
      iterations=10000000... time=0.202117 sec
      iterations=50000000... time=1.01139 sec
      result: 2.52847 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=4.465e-05 sec
      iterations=1000... time=0.000397346 sec
      iterations=10000... time=0.00329841 sec
      iterations=100000... time=0.0351297 sec
      iterations=1000000... time=0.336133 sec
      iterations=3000000... time=1.05438 sec
      result: 69.9257 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=3.165e-05 sec
      iterations=10... time=0.000107598 sec
      iterations=100... time=0.00091499 sec
      iterations=1000... time=0.00955269 sec
      iterations=10000... time=0.0956339 sec
      iterations=100000... time=0.941756 sec
      iterations=200000... time=1.91677 sec
      result: 20.5145 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.2e-06 sec
      iterations=10... time=2.735e-05 sec
      iterations=100... time=0.000310746 sec
      iterations=1000... time=0.00300502 sec
      iterations=10000... time=0.0277074 sec
      iterations=100000... time=0.29199 sec
      iterations=400000... time=1.22993 sec
      result: 0.237087 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.57995e-05 sec
      iterations=10... time=0.000136598 sec
      iterations=100... time=0.00127673 sec
      iterations=1000... time=0.0133789 sec
      iterations=10000... time=0.142372 sec
      iterations=80000... time=1.14509 sec
      result: 0.407446 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00152055 sec
      iterations=10... time=0.0197022 sec
      iterations=100... time=0.195226 sec
      iterations=600... time=1.28467 sec
      result: 1.14911 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Mar 15 17:07:59 UTC 2021
+ echo Done.
Done.
  Elapsed time: 58.1 s
