
---------- Begin Simulation Statistics ----------
final_tick                               151298641515                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237775                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670548                       # Number of bytes of host memory used
host_op_rate                                   238242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   420.57                       # Real time elapsed on the host
host_tick_rate                              359750662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.151299                       # Number of seconds simulated
sim_ticks                                151298641515                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.268345                       # CPI: cycles per instruction
system.cpu.discardedOps                        192726                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        91431400                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.440850                       # IPC: instructions per cycle
system.cpu.numCycles                        226834545                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       135403145                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       405406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        662738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        17426                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1611237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3220821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5767                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4488116                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736278                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81018                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105701                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2103603                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900366                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65530                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             687                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                285                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50475807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50475807                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50482248                       # number of overall hits
system.cpu.dcache.overall_hits::total        50482248                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1681636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1681636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1683616                       # number of overall misses
system.cpu.dcache.overall_misses::total       1683616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  97893964521                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  97893964521                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  97893964521                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  97893964521                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52157443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52157443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52165864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52165864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032242                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58213.528089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58213.528089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58145.066643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58145.066643                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1428834                       # number of writebacks
system.cpu.dcache.writebacks::total           1428834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1607473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1607473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1607993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1607993                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  91265539298                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91265539298                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  91354358352                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91354358352                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56775.783667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56775.783667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56812.659229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56812.659229                       # average overall mshr miss latency
system.cpu.dcache.replacements                1607961                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40215935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40215935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       992447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        992447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  37048792472                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37048792472                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41208382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41208382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37330.751639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37330.751639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       933630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       933630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32584676196                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32584676196                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34901.059516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34901.059516                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10259872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10259872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       689189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       689189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  60845172049                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60845172049                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88285.175836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88285.175836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       673843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       673843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  58680863102                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58680863102                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87083.880224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87083.880224                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6441                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6441                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1980                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1980                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.235126                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.235126                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          520                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          520                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     88819054                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     88819054                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 170805.873077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 170805.873077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.996744                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52090317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1607993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.394617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            420210                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.996744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53773933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53773933                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42697863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43487092                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11029672                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6658168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6658168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6658168                       # number of overall hits
system.cpu.icache.overall_hits::total         6658168                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1526                       # number of overall misses
system.cpu.icache.overall_misses::total          1526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78692660                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78692660                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78692660                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78692660                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6659694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6659694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6659694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6659694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51567.929227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51567.929227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51567.929227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51567.929227                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1494                       # number of writebacks
system.cpu.icache.writebacks::total              1494                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76656976                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76656976                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76656976                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76656976                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50233.929227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50233.929227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50233.929227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50233.929227                       # average overall mshr miss latency
system.cpu.icache.replacements                   1494                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6658168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6658168                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78692660                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78692660                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6659694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6659694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51567.929227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51567.929227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76656976                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76656976                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50233.929227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50233.929227                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.948877                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6659694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1526                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4364.150721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            169418                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.948877                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6661220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6661220                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 151298641515                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1350799                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1352100                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1301                       # number of overall hits
system.l2.overall_hits::.cpu.data             1350799                       # number of overall hits
system.l2.overall_hits::total                 1352100                       # number of overall hits
system.l2.demand_misses::.cpu.inst                225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             257194                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257419                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               225                       # number of overall misses
system.l2.overall_misses::.cpu.data            257194                       # number of overall misses
system.l2.overall_misses::total                257419                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44454883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  61837443131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61881898014                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44454883                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  61837443131                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61881898014                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1607993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1609519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1607993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1609519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.147444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.159947                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.147444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.159947                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159935                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 197577.257778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 240431.126430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 240393.669519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 197577.257778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 240431.126430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 240393.669519                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              231178                       # number of writebacks
system.l2.writebacks::total                    231178                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        257190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257415                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       257190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257415                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41375712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  58316517838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58357893550                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41375712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  58316517838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58357893550                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.147444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.159945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.147444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.159945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 183892.053333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 226744.888363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 226707.431774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 183892.053333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 226744.888363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 226707.431774                       # average overall mshr miss latency
system.l2.replacements                         262148                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1428834                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1428834                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1428834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1428834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1348                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1348                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1348                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1348                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            489696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                489696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          188735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              188735                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  47733131833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47733131833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        678431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            678431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.278193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.278193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 252910.863555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 252910.863555                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       188735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         188735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  45150826838                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45150826838                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.278193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.278193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 239228.690163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 239228.690163                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44454883                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44454883                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.147444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 197577.257778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 197577.257778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41375712                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41375712                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.147444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 183892.053333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 183892.053333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        861103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            861103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        68459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14104311298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14104311298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       929562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        929562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 206025.669350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 206025.669350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        68455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13165691000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13165691000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 192326.214301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 192326.214301                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.835307                       # Cycle average of tags in use
system.l2.tags.total_refs                     3201194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    262660                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.187596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    155000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.919148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.532313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       495.383845                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6665756                       # Number of tag accesses
system.l2.tags.data_accesses                  6665756                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   3698269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   4081995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019273950830                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4305398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3561239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     231178                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4118640                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3698848                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33045                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   579                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      18.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      41.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        57                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    148535                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4118640                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3698848                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  175965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  178045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  187755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  191023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  192834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  194805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  195862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  197081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  198868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 201327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 206052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 207912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 210335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 212543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 217160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  86479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  79487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  77374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  67656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  64346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  62508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  60526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  59459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  58212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  56410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  53936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  49195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  47305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  44858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  42639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  37973                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  39569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  52973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  60289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  84311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 120765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 131576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 138243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 136356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 133904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 131351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 128713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 125976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 122891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 120808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 118669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 116424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 111179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 101365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  98695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  96710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  84098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  37385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  50391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  48762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  47704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  46816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  45994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  44875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  43783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  41305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  39489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  37484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  35650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  34640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  33528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  31365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  26278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  22623                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       143192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.531950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.712797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       143179     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.827127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.935387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.548027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         53004     37.02%     37.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5186      3.62%     40.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21         13600      9.50%     50.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23          4217      2.94%     53.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          2492      1.74%     54.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27          2378      1.66%     56.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          2933      2.05%     58.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31         17627     12.31%     70.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33         16899     11.80%     82.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35          2694      1.88%     84.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37          3289      2.30%     86.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          1729      1.21%     88.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          2603      1.82%     89.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43          1572      1.10%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45          2976      2.08%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47          1556      1.09%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49          6169      4.31%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           471      0.33%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           258      0.18%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           219      0.15%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57           226      0.16%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           194      0.14%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61           217      0.15%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           229      0.16%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           330      0.23%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67            64      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69            20      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 2114880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               263592960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            236726272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1742.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1564.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  151298376716                       # Total gap between requests
system.mem_ctrls.avgGap                     309661.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       230400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    261247680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    236687232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1522816.052364606177                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1726702086.575572252274                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1564371164.406882286072                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3600                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      4115040                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      3698848                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    330025040                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 517013135048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4213080383425                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     91673.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    125639.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1139025.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       230400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    263362560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     263592960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       230400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       230400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    236726272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    236726272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          225                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       257190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         257415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       231178                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        231178                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1522816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1740680269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1742203085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1522816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1522816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1564629197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1564629197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1564629197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1522816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1740680269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3306832282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4085595                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             3698238                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       224034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       281082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       221547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       226496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       259964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       289552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       262874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       265914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       312727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       286675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       198338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       290559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       212937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       284206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       241199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       227491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       198768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       254768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       194800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       204337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       233824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       268352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       234432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       241008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       289249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       266753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       177010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       265670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       188961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       261842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       215872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       202592                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            440738253838                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           20427975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       517343160088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               107876.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          126626.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3816683                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3443266                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       523882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   950.907754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   865.887275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   230.675806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        18748      3.58%      3.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10152      1.94%      5.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4118      0.79%      6.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4357      0.83%      7.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3707      0.71%      7.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3985      0.76%      8.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6327      1.21%      9.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        16139      3.08%     12.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       456349     87.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       523882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             261478080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          236687232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1728.224903                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1564.371164                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              12.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1855850220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       986403990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    14504645820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    9554108580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11943069840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22708379910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38975832480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  100528290840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   664.436176                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  99801640802                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5052060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46444940713                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1884681540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1001728200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    14666502480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    9750693780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11943069840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22851338760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38855446080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  100953460680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   667.246313                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99511978714                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5052060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46734602801                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68680                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231178                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25553                       # Transaction distribution
system.membus.trans_dist::ReadExReq            188735                       # Transaction distribution
system.membus.trans_dist::ReadExResp           188735                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68680                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       771561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 771561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    500319232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               500319232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257472                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         15678425801                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16855500995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            931088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1660012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1494                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          210097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           678431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          678431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       929562                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4823947                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4828493                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3092480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3109710848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3112803328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          262148                       # Total snoops (count)
system.tol2bus.snoopTraffic                 236726272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1871840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1848539     98.76%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23290      1.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1871840                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 151298641515                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        32677709694                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33588786                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       35393536587                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            23.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
