@STRING{IEEE_J_EC         = "{IEEE} Trans. En. Conv."}
@STRING{IEEE_J_PWRE       = "{IEEE} Trans. Power Electron."}
@STRING{IEEE_J_PWRS       = "{IEEE} Trans. Power Syst."}
@STRING{IEEE_J_MAG        = "{IEEE} Trans. Magn."}
@STRING{J_NUM_ENG         = "Int. J. Numer. Meth. Engng."}
@STRING{ENG_ANAL          = "Eng. Anal."}
@STRING{IEEE_J_EDU        = "{IEEE} Trans. Educ."}
@STRING{IEEE_J_MTT        = "{IEEE} Trans. Microwave Theory Tech."}
@STRING{IEEE_J_IA         = "{IEEE} Trans. Ind. Applicat."}
@STRING{IEEE_J_AntProp    = "{IEEE} Trans. Ant. and Prop."}

@IEEEtranBSTCTL{IEEEexample:BSTcontrol,
CTLmax_names_forced_etal = "4",
CTLnames_show_etal = "1"
};

@inproceedings{amaral2017topology,
  author={Amaral, Marcelo and Polo, Jord{\`a} and Carrera, David and Seelam, Seetharami and Steinder, Malgorzata},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
  organization={ACM},
  pages={17},
  title={Topology-aware {GPU} scheduling for learning workloads in cloud environments},
  year={2017},
};


@electronic{amd2012opteron6200,
  author = "Advanced Micro Devices",
  title = "{AMD} {O}pteron 6200 Series Processor Quick Reference Guide",
  url = "https://www.amd.com/Documents/Opteron\_6000\_QRG.pdf",
  year = "2012"
};

@electronic{arm2017neon,
  author        = "ARM",
  title         = "{NEON}",
  url           = "https://developer.arm.com/technologies/neon",
  year          = "2017"
};



@misc{beckingsale2018umpire,
  author = {Beckingsale, David},
  commit = {cc347edeb17f5f30f694aa47f395d17369a2e449},
  howpublished = {\url{https://github.com/LLNL/Umpire}},
  journal = {GitHub repository},
  publisher = {GitHub},
  title = {Umpire release/0.1.3},
  year = {2018},
};

@inproceedings{ben2015memory,
  title={Memory access patterns: the missing piece of the multi-{GPU} puzzle},
  author={Ben-Nun, Tal and Levy, Ely and Barak, Amnon and Rubin, Eri},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
  pages={19},
  year={2015},
  organization={ACM}
}

@electronic{bennun2016mgbench,
  title  ={{MGB}ench: Multi-{GPU} Computing Benchmark Suite},
  author ={Ben-Nun, Tal},
  url    ={https://github.com/tbennun/mgbench},
  year   ={2016 (Accessed March 14, 2018)}
};

@inproceedings{ben2017groute,
  title={Groute: An asynchronous multi-{GPU} programming model for irregular computations},
  author={Ben-Nun, Tal and Sutton, Michael and Pai, Sreepathi and Pingali, Keshav},
  booktitle={Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
  pages={235--248},
  year={2017},
  organization={ACM}
}

@inproceedings{broquedis2010hwloc,
  title={hwloc: A generic framework for managing hardware affinities in HPC applications},
  author={Broquedis, Fran{\c{c}}ois and Clet-Ortega, J{\'e}r{\^o}me and Moreaud, St{\'e}phanie and Furmento, Nathalie and Goglin, Brice and Mercier, Guillaume and Thibault, Samuel and Namyst, Raymond},
  booktitle={Parallel, Distributed and Network-Based Processing (PDP), 2010 18th Euromicro International Conference on},
  pages={180--186},
  year={2010},
  organization={IEEE}
}

@inproceedings{bruening2001design,
  title={Design and implementation of a dynamic optimization framework for {W}indows},
  author={Bruening, Derek and Duesterwald, Evelyn and Amarasinghe, Saman},
  booktitle={4th ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-4)},
  year={2001}
}

@article{caldeira2016s822lc,
  title={{IBM} Power System {822LC} for {H}igh {P}erformance {C}omputing Introduction and Technical Overview},
  author={Caldeira, Alexandre B and Haug, Volker and Vetter, Scott},
  journal={IBM Redbooks},
  year={2016}
}

@article{caldeira2018ac922,
  title={{IBM} Power System {AC922} Introduction and Technical Overview},
  author={Caldeira, Alexandre B},
  journal={IBM Redbooks},
  year={2018}
}

@inproceedings{chen2006mpipp,
title={{MPIPP}: an automatic profile-guided parallel process placement toolset for {SMP} clusters and multiclusters},
author={Chen, Hu and Chen, Wenguang and Huang, Jian and Robert, Bob and Kuhn, Harold},
booktitle={Proceedings of the 20th annual international conference on Supercomputing},
pages={353--360},
year={2006},
organization={ACM}
}

@article{chen2017eyeriss,
  title={Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks},
  author={Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel S and Sze, Vivienne},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={1},
  pages={127--138},
  year={2017},
  publisher={IEEE}
}

@electronic{codrescu2013hexagon,
  author={Codrescu, Lucian},
  title={Qualcomm {H}exagon {DSP}},
  url={https://developer.qualcomm.com/qfile/27696/qualcomm-hexagon-architecture.pdf},
  organization={Qualcomm},
  year={2013}
};

@inproceedings{danalis2010scalable,
  title={The scalable heterogeneous computing ({SHOC}) benchmark suite},
  author={Danalis, Anthony and Marin, Gabriel and McCurdy, Collin and Meredith, Jeremy S and Roth, Philip C and Spafford, Kyle and Tipparaju, Vinod and Vetter, Jeffrey S},
  booktitle={Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units},
  pages={63--74},
  year={2010},
  organization={ACM}
}

@article{danalis2012blackjackbench,
  title={Blackjack{B}ench: portable hardware characterization},
  author={Danalis, Anthony and Luszczek, Piotr and Marin, Gabriel and Vetter, Jeffrey S and Dongarra, Jack},
  journal={ACM SIGMETRICS Performance Evaluation Review},
  volume={40},
  number={2},
  pages={74--79},
  year={2012},
  publisher={ACM}
}


@electronic{drmemory2018,
  url={http://drmemory.org/},
  title={Dr. {M}emory},
  year={2018},
  organization={Dr. Memory},
};

@manual{dtrace2008,
url={http://dtrace.org/guide/preface.html\#preface},
title={Dynamic Tracing Guide},
organization={Sun Microsystems},
year={2008},
};


@inproceedings{duchateau2008p,
title={P-ray: A suite of micro-benchmarks for multi-core architectures},
author={Duchateau, Alexandre X and Sidelnik, Albert and Garzar{\'a}n, Mar{\i}a J and Padua, David A},
booktitle={Proc. 21st Intl. Workshop on Languages and Compilers for Parallel Computing (LCPC’08)},
volume={5335},
pages={187--201},
year={2008},
organization={Citeseer}
}

@article{jouppi2017datacenter,
  title={In-datacenter performance analysis of a tensor processing unit},
  author={Jouppi, Norman P and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and others},
  journal={arXiv preprint arXiv:1704.04760},
  year={2017}
}

@article{gomez2013performance,
  title={Performance modeling of atomic additions on GPU scratchpad memory},
  author={Gomez-Luna, Juan and Gonzalez-Linares, Jose Maria and Benitez, Jose Ignacio Benavides and Mata, Nicol{\'a}s Guil},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={24},
  number={11},
  pages={2273--2282},
  year={2013},
  publisher={IEEE}
};

@inproceedings{gonzalez2010servet,
title={Servet: A benchmark suite for autotuning on multicore clusters},
author={Gonz{\'a}lez-Dom{\'\i}nguez, Jorge and Taboada, Guillermo L and Frag{\"u}ela, Basilio B and Mart{\'\i}n, Mar{\'\i}a J and Tourino, Juan},
booktitle={Parallel \& Distributed Processing (IPDPS), 2010 IEEE International Symposium on},
pages={1--9},
year={2010},
organization={IEEE}
}

@electronic{google2018benchmark,
  organization = "Google Inc.",
  title        = "Benchmark",
  url          = "https://github.com/google/benchmark",
  year         = "2018"
};

@electronic{harris2013cudaunifiedmemory,
  author        = "Mark Harris",
  title         = "Unified Memory in {CUDA} 6",
  url           = "https://devblogs.nvidia.com/parallelforall/unified-memory-in-cuda-6/",
  year          = "2013"
};

@electronic{harris2016insidepascal,
  author        = "Mark Harris",
  title         = "Inside {P}ascal: {NVIDIA}'s Newest Computing Platform",
  url           = "https://devblogs.nvidia.com/inside-pascal/",
  year          = "2016"
};

@electronic{huawei2017kirin,
  author        = "Huawei",
  title         = "Kirin 970",
  url           = "http://consumer.huawei.com/en/press/news/2017/ifa2017-kirin970/",
  year          = "2017"
};

@electronic{intel2017avx,
  author        = "Intel",
  title         = "Intel {AVX}",
  url           = "https://software.intel.com/en-us/isa-extensions/intel-avx",
  year          = "2017"
};

@electronic{intel2017nervana,
  author        = "Intel",
  title         = "Intel {N}ervana Hardware",
  url           = "https://www.intelnervana.com/intel-nervana-hardware/",
  year          = "2017"
};

@electronic{kandangath2015coremotion,
  author={Kandangath, Anil and Badie, Gabrielle},
  title={What's New in Core Motion},
  organization={Apple},
  url={http://devstreaming.apple.com/videos/wwdc/2015/705qrxhfxo0/705/705\_whats\_new\_in\_core\_motion.pdf},
  year={2015}
};

@electronic{intel2012pin,
  title={{PIN} - A dynamic binary instrumentation tool},
  year={2012},
  url={https://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool},
  organization={Intel},
  author={S., Naftaly}
};

@manual{intel2018e52698v4,
 title        = "Intel {X}eon Processor {E}5-2698 v4",
 organization = {Intel}, 
 year         = "2018"
}

@manual{intel20188180m,
 title        = "Intel {X}eon {P}latinum 8180{M} Processor",
 organization = {Intel}, 
 year         = "2018",
 url={https://ark.intel.com/products/120498/Intel-Xeon-Platinum-8180M-Processor-38\_5M-Cache-2\_50-GHz}
}

@electronic{intel2018stratix,
  title={Overview},
  organization={Intel},
  year={2018},
  url={https://www.altera.com/products/fpga/stratix-series/stratix-10/overview.html}
};

@inproceedings{landaverde2014investigation,
  title={An investigation of unified memory access performance in {CUDA}},
  author={Landaverde, Raphael and Zhang, Tiansheng and Coskun, Ayse K and Herbordt, Martin},
  booktitle={High Performance Extreme Computing Conference (HPEC), 2014 IEEE},
  pages={1--6},
  year={2014},
  organization={IEEE}
};

@inproceedings{li2015evaluation,
  title={An evaluation of unified memory technology on {N}vidia {GPU}s},
  author={Li, Wenqiang and Jin, Guanghao and Cui, Xuewen and See, Simon},
  booktitle={Cluster, Cloud and Grid Computing (CCGrid), 2015 15th IEEE/ACM International Symposium on},
  pages={1092--1098},
  year={2015},
  organization={IEEE}
};

@article{liu2004microbenchmark,
title={Microbenchmark performance comparison of high-speed cluster interconnects},
author={Liu, Jiuxing and Chandrasekaran, Balasubramanian and Yu, Weikuan and Wu, Jiesheng and Buntinas, Darius and Kini, Sushmitha and Panda, Dhabaleswar K and Wyckoff, Pete},
journal={IEEE Micro},
volume={24},
number={1},
pages={42--51},
year={2004},
publisher={IEEE}
};

@misc{llnl2018chai,
  author = {Lawrence Livermore National Laboratory},
  title = {{CHAI}},
  year = {2018},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\url{https://github.com/LLNL/CHAI}},
  commit = {a96274154d0c114ca0a2f057ed21f40cb794b702}
};

@electronic{llnl2018sierra,
  url={https://computation.llnl.gov/computers/sierra},
  title={Sierra},
  organization={Lawrence Livermore National Laboratory},
  year={2018}
};

@standard{matz2013sse,
  title         = "System {V} Application Binary Interface {AMD}64 Architecture Processor Supplement Draft Version 0.99.4",
  organization  = "Advanced Micro Devices",
  address       = "",
  number        = "0.99.4",
  year          = "2010"
};

@inproceedings{mccurdy2010memphis,
  title={Memphis: Finding and fixing {NUMA}-related performance problems on multi-core platforms},
  author={McCurdy, Collin and Vetter, Jeffrey},
  booktitle={Performance Analysis of Systems \& Software (ISPASS), 2010 IEEE International Symposium on},
  pages={87--96},
  year={2010},
  organization={IEEE}
};

@inproceedings{mcvoy1996lmbench,
title={lmbench: Portable Tools for Performance Analysis.},
author={McVoy, Larry W and Staelin, Carl and others},
booktitle={USENIX annual technical conference},
pages={279--294},
year={1996},
organization={San Diego, CA, USA}
};

@inproceedings{mercier2009towards,
title={Towards an efficient process placement policy for {MPI} applications in multicore environments},
author={Mercier, Guillaume and Clet-Ortega, J{\'e}r{\^o}me},
booktitle={European Parallel Virtual Machine/Message Passing Interface Users’ Group Meeting},
pages={104--115},
year={2009},
organization={Springer}
};

@article{merolla2014million,
  title={A million spiking-neuron integrated circuit with a scalable communication network and interface},
  author={Merolla, Paul A and Arthur, John V and Alvarez-Icaza, Rodrigo and Cassidy, Andrew S and Sawada, Jun and Akopyan, Filipp and Jackson, Bryan L and Imam, Nabil and Guo, Chen and Nakamura, Yutaka and others},
  journal={Science},
  volume={345},
  number={6197},
  pages={668--673},
  year={2014},
  publisher={American Association for the Advancement of Science}
};

@online{microsoft2018hpu,
    title = {Mixed Reality},
    date = {2016},
    organization = {Youtube},
    author = {Baker, Nick},
    url = {https://www.youtube.com/watch?v=u0eBd2m\_wEs\#t==27m16s},
};


@electronic{mobileye2018eyeq,
  title={The Evolution of {EyeQ}},
  url={https://www.mobileye.com/our-technology/evolution-eyeq-chip/},
  organization={Mobileye},
  year={2018}
};

@electronic{movidius2018vpu,
  title={Vision Processing Unit},
  url={https://www.movidius.com/solutions/vision-processing-unit},
  organization={Movidius},
  year={2018}
};

@electronic{ncsa2018bluewaters,
  title={Hardware Summary},
  organization={National Center for Supercomputing Applications},
  url={https://bluewaters.ncsa.illinois.edu/hardware-summary},
  year={2018}
};

@electronic{netronome2018agilio,
  title={About Agilio {SmartNICs}},
  organization={Netronome},
  url={https://www.netronome.com/products/smartnic/overview/},
  year={2018}
};

@manual{numa2012,
 title      = "numa(3) {L}inux Programmer's Manual",
 year       = "2007",
 month      = "August"
};

@manual{nvidia2017dgx1,
 title        = "{NVIDIA} {DGX}-1",
 organization = {Nvidia}, 
 year         = "2017"
};

@electronic{nvidia2017cupti,
  title         = "{CUDA} Profiling Tools Interface",
  author        = "Nvidia",
  url           = "https://developer.nvidia.com/cuda-profiling-tools-interface/",
  year          = "2017"
};

@electronic{nvidia2017nvml,
  author        = "Nvidia",
  title         = "{NVIDIA} Management Library (NVML)",
  url           = "https://developer.nvidia.com/nvidia-management-library-nvml/",
  year          = "2017"
};

@electronic{nvidia2017nvlink,
  author        = "Nvidia",
  title         = "{NVIDIA} {NVL}ink High-Speed Interconnect",
  url           = "http://www.nvidia.com/object/nvlink.html/",
  year          = "2017"
};

@electronic{nyland2012inside,
  author = "Lars Nyland",
  organization = "Nvidia",
  title = "Inside {K}epler",
  url = "http://on-demand.gputechconf.com/gtc/2012/presentations/S0642-GTC2012-Inside-Kepler.pdf",
  year = "2012",
}

@electronic{kerrisk2017ld,
  author        = "Michael Kerrisk",
  title         = "Linux Programmer's Manual, LD.SO",
  url           = "http://man7.org/linux/man-pages/man8/ld.so.8.html/",
  year          = "2017"
};

@electronic{kerrisk2017dlysm,
  author        = "Michael Kerrisk",
  title         = "Linux Programmer's Manual, {DLSYM}(3)",
  url           = "http://man7.org/linux/man-pages/man3/dlsym.3.html",
  year          = "2017"
};

@electronic{nvidia2018cuda,
  title         = "{CUDA} Toolkit Documentation",
  author        = "Nvidia",
  url           = "",
  year          = "2018",
};

@standard{nvidia2007cuda10,
  title         = "{NVIDIA} {CUDA} Compute Unified Device Architecture",
  organization  = "Nvidia",
  number        = "1.0",
  year          = "2007",
  month         = "Jun",
  day           = "23",
};

@standard{nvidia2010cuda30,
  title         = "{NVIDIA} {CUDA} Reference Manual",
  organization  = "Nvidia",
  number        = "3.0",
  year          = "2010",
  month         = "Feb"
};

@standard{nvidia2011cudac40,
  title         = "{NVIDIA} {CUDA} {C} Programming Guide",
  organization  = "Nvidia",
  number        = "4.0",
  year          = "2011",
  month         = "May",
  day           = "6"
};

@standard{nvidia2014cuda60,
  title         = "{CUDA} {C} Programming Guide",
  organization  = "Nvidia",
  number        = "6.0",
  year          = "2014",
  month         = "Feb"
};

@manual{nvidia2014cuda60runtime,
  title         = "{CUDA} Runtime {API}",
  organization  = "Nvidia",
  number        = "6.0",
  year          = "2014",
  month         = "Feb",
};

@standard{nvidia2017cuda80,
  title         = "{CUDA} {C} Programming Guide",
  number        = "8.0",
  organization  = "Nvidia",
  year          = "2017",
  month         = "Jan",
};

@electronic{nvidia2016p100,
  title         = "{NVIDIA} {Tesla} {P}100",
  organization  = "Nvidia",
  url           = "https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf",
  year          = "2016",
};

@manual{nvidia2017nvmlreference,
  title         = "{NVML} Reference Manual",
  number        = "R384",
  organization  = "Nvidia",
  year          = "2017",
  month         = "Oct",
};

@electronic{nvidia2017v100,
  title         = "{NVIDIA} {T}esla {V}100 {GPU} Architecture",
  organization  = "Nvidia",
  url           = "http://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf",
  year          = "2017",
};

@electronic{nxp2018dsp,
  organization={NXP},
  title={Digital Signal Processors},
  url={https://www.nxp.com/products/processors-and-microcontrollers/additional-processors-and-mcus/digital-signal-processors:Digital-Signal-Processors},
  year={2018}
};

@electronic{opcm2018pcm,
  title={Processor Counter Monitor},
  url={https://github.com/opcm/pcm},
};

@standard{openmp2013,
  title         = "Open{MP} Application Program Interface",
  number        = "4.0",
  organization  = "OpenMP Architecture Review Board",
  year          = "2013"
};

@electronic{orr2014nttrace,
  title={Nt{T}race - Native {API} tracing for {W}indows},
  author={Orr, Roger},
  organization={OR/2},
  url={http://www.howzatt.demon.co.uk/NtTrace/},
  year={2014}
};


@electronic{ornl2018summit,
  title={Summit},
  organization={Oak Ridge National Laboratory},
  url={https://www.olcf.ornl.gov/olcf-resources/compute-systems/summit/},
  year={2018}
}

@standard{pcie10,
  title         = "{PCI} {E}xpress Base Specification",
  number        = "1.0",
  organization  = "PCI SIG",
  year          = "2002"
};

@standard{pcie30,
  title         = "{PCI} {E}xpress Base Specification",
  number        = "3.0",
  organization  = "PCI SIG",
  year          = "2010"
};


@electronic{pearson2018hwcomm,
  title         = "hwcomm",
  author        = "Carl Pearson",
  url           = "https://github.com/illinois-impact/hwcomm",
  year          = "2018"
};

@electronic{pearson2018microbench,
  title         = "microbench",
  author        = "Pearson, Carl and Dakkak, Abdul and Li, Cheng",
  url           = "https://github.com/rai-project/microbench",
  year          = "2018"
};

@inproceedings{schroeder2011peer,
  title={Peer-to-peer and unified virtual addressing},
  author={Schroeder, Tim C},
  booktitle={GPU Technology Conference, NVIDIA},
  year={2011}
};

@electronic{stuechli2013power8,
  title         = "An Introduction to {POWER}8 Processor",
  author        = "Jeff Stuecheli",
  url           = "http://www.idh.ch/IBM\_TU\_2013/Power8.pdf",
  year          = "2013"
};


@inproceedings{sakharnykh2017unified,
  title={Unified memory on {P}ascal and {V}olta},
  author={Sakharnykh, Nikolay},
  booktitle={GPU Technology Conference, NVIDIA},
  year={2017}
};

@inproceedings{spafford2011quantifying,
  title={Quantifying {NUMA} and contention effects in multi-{GPU} systems},
  author={Spafford, Kyle and Meredith, Jeremy S and Vetter, Jeffrey S},
  booktitle={Proceedings of the Fourth Workshop on General Purpose Processing on Graphics Processing Units},
  organization={ACM},
  pages={11},
  year={2011},
};

@manual{strace2018,
  title={strace(1) - {L}inux man page},
  url={https://linux.die.net/man/1/strace},
  year={2018},
};

@inproceedings{thompto2016power9,
  title={{POWER}9: Processor for the cognitive era},
  author={Thompto, Brian},
  booktitle={Hot Chips 28 Symposium (HCS), 2016 IEEE},
  pages={1--19},
  year={2016},
  organization={IEEE}
}


@misc{wickman2015numactl,
  title = {numactl v2.0.11},
  author = {Wickman, Cliff and Lameter, Christoph and Schermerhorn, Lee},
  year = {2015},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\url{https://github.com/numactl/numactl}},
  commit = {f1849d0d7a50a6b9d507b7cc6164b04aae948d54}
};

@misc{woodun2018microbenchmarks,
  title = {9\_{M}icrobenchmarks},
  author = {woodun},
  year = {2018},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\url{https://github.com/woodun/9_Microbenchmarks/}},
  commit = {60623b192000e86a6f903fa0bb74192284d089de}
};

@electronic{xilinx2018virtex,
  title={Virtex {U}ltra{SCALE}+ Product Table},
  organization={Xilinx},
  url={https://www.xilinx.com/products/silicon-devices/fpga/virtex-ultrascale-plus.html\#productTable},
  year={2018}
};

%% IEEEexample.bib 
%% V1.10 
%% 2002/09/27
%% Copyright (c) 2002 by Michael Shell
%% mshell(at)ece.gatech.edu
%% See support website below for current contact information.
%% 
%% NOTE: This text file uses MS Windows line feed conventions. When (human)
%% reading this file on other platforms, you may have to use a text
%% editor that can handle lines terminated by the MS Windows line feed
%% characters (0x0D 0x0A).
%% 
%% This is an example BibTeX database for the official IEEEtran.bst
%% BibTeX style file.
%% 
%% Some entries call strings that are defined in the IEEEabrv.bib file.
%% Therefore, IEEEabrv.bib should be loaded prior to this file. 
%% Usage: 
%% 
%% \bibliographystyle{./IEEEtran} % use IEEEtran.bst style
%% \bibliography{./IEEEabrv,./IEEEexample}
%% 
%% 
%% Support sites:
%% http://www.ctan.org/tex-archive/macros/latex/contrib/supported/IEEEtran/ 
%% and/or
%% http://www.ieee.org
%%**********************************************************************
%% Legal Notice:
%% This code is offered as-is without any warranty either expressed or
%% implied; without even the implied warranty of MERCHANTABILITY or
%% FITNESS FOR A PARTICULAR PURPOSE!
%% User assumes all risk.
%% In no event shall IEEE or any contributor to this code be liable for
%% any damages or losses, including, but not limited to, incidental,
%% consequential, or any other damages, resulting from the use or misuse
%% of any information contained here.
%%
%% This code is distributed under the Perl Artistic License 
%% ( http://language.perl.com/misc/Artistic.html ) 
%% and may be freely used, distributed and modified - subject to the
%% constraints therein.
%% Retain all contribution notices, credits and disclaimers.
%% 
%% All comments are the opinions of their respective authors and are not
%% necessarily endorsed by the IEEE.
%%**********************************************************************


% Note that, because the example references were taken from actual IEEE
% publications, these examples do not always contain the full amount
% of information that may be desirable (for use with other BibTeX styles).
% In particular, full names (not abbreviated with initials) should be
% entered whenever possible as some (non-IEEE) bibliography styles use
% full names. IEEEtran.bst will automatically abbreviate when it
% encounters full names.
 
% An example of a IEEEtran control entry which can change some IEEEtran.bst
% settings. An entry like this must be cited via \bstctlcite{} command
% before the first real \cite{}. The same entry key cannot be called twice
% (just like multiple \cite{} of the same entry key place only one entry
% in the bibliography.)
% The available control fields are:
% 
% CTLuse_article_number
% "no" turns off the display of the number for articles.
% "yes" enables
%
% CTLuse_paper
% "no" turns off the display of the paper and type fields in inproceedings.
% "yes" enables
% 
% CTLuse_forced_etal 
% "no" turns off the forced use of "et al."
% "yes" enables
% 
% CTLmax_names_forced_etal
% The maximum number of names that can be present beyond which an "et al."
% usage is forced. Be sure that CTLnames_show_etal (below)
% is not greater than this value!
% 
% CTLnames_show_etal
% The number of names that will be shown with a forced "et al.".
% Must be less than or equal to CTLmax_names_forced_etal
% 
% CTLuse_alt_spacing 
% "no" turns off the alternate interword spacing for entries with URLs.
% "yes" enables
% 
% CTLalt_stretch_factor
% If alternate interword spacing for entries with URLs is enabled, this is
% the interword spacing stretch factor that will be used. For example, the
% default "4" here means that the interword spacing in entries with URLs can
% stretch to four times normal. Does not have to be an integer.
% 
% CTLdash_repeated_names
% "no" turns off the "dashification" of repeated (i.e., identical to those
% of the previous entry) names. IEEE normally does this.
% "yes" enables
% 
% CTLname_format_string
% The name format control string as explained in the BibTeX style hacking
% guide.
% IEEE style "{f.~}{vv~}{ll}{, jj}" is the default,
% 
% CTL_name_latex_cmd
% A LaTeX command that each name will be fed to (e.g., "\textsc").
% Leave empty if no special font is desired for the names.
% The default is empty.
% 
% Those fields that are not to be changed can be left out or empty.
@IEEEtranBSTCTL{IEEEexample:BSTcontrol,
  CTLuse_article_number     = "yes",
  CTLuse_paper              = "yes",
  CTLuse_forced_etal        = "no",
  CTLmax_names_forced_etal  = "10",
  CTLnames_show_etal        = "1",
  CTLuse_alt_spacing        = "yes",
  CTLalt_stretch_factor     = "4",
  CTLdash_repeated_names    = "yes",
  CTLname_format_string     = "{f.~}{vv~}{ll}{, jj}",
  CTLname_latex_cmd         = ""
};
