{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619117688587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619117688588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 21:54:48 2021 " "Processing started: Thu Apr 22 21:54:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619117688588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619117688588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestTM1637 -c TestTM1637 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestTM1637 -c TestTM1637" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619117688589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619117688895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key.sv(9) " "Verilog HDL information at key.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "key.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/key.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619117688958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.sv 1 1 " "Found 1 design units, including 1 entities, in source file key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_tm1637.sv(36) " "Verilog HDL information at control_tm1637.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "control_tm1637.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/control_tm1637.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619117688965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tm1637.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_tm1637.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_tm1637 " "Found entity 1: control_tm1637" {  } { { "control_tm1637.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/control_tm1637.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm1637.v 1 1 " "Found 1 design units, including 1 entities, in source file tm1637.v" { { "Info" "ISGN_ENTITY_NAME" "1 tm1637 " "Found entity 1: tm1637" {  } { { "tm1637.v" "" { Text "/home/victor/workspace-quartus/TestTM1637/tm1637.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TestTM1637.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TestTM1637.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestTM1637 " "Found entity 1: TestTM1637" {  } { { "TestTM1637.bdf" "" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reset.sv(8) " "Verilog HDL information at reset.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "reset.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/reset.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619117688971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divider_clock.sv(8) " "Verilog HDL information at divider_clock.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "divider_clock.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/divider_clock.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619117688972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_clock " "Found entity 1: divider_clock" {  } { { "divider_clock.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/divider_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "second_blink.sv(8) " "Verilog HDL information at second_blink.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "second_blink.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/second_blink.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619117688973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_blink.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_blink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 second_blink " "Found entity 1: second_blink" {  } { { "second_blink.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/second_blink.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.sv(47) " "Verilog HDL information at timer.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619117688975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619117688975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619117688975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestTM1637 " "Elaborating entity \"TestTM1637\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619117689029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tm1637 tm1637:inst4 " "Elaborating entity \"tm1637\" for hierarchy \"tm1637:inst4\"" {  } { { "TestTM1637.bdf" "inst4" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 184 160 344 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tm1637.v(83) " "Verilog HDL assignment warning at tm1637.v(83): truncated value with size 32 to match size of target (10)" {  } { { "tm1637.v" "" { Text "/home/victor/workspace-quartus/TestTM1637/tm1637.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619117689035 "|TestTM1637|tm1637:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tm1637.v(129) " "Verilog HDL assignment warning at tm1637.v(129): truncated value with size 32 to match size of target (3)" {  } { { "tm1637.v" "" { Text "/home/victor/workspace-quartus/TestTM1637/tm1637.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619117689035 "|TestTM1637|tm1637:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_clock divider_clock:inst5 " "Elaborating entity \"divider_clock\" for hierarchy \"divider_clock:inst5\"" {  } { { "TestTM1637.bdf" "inst5" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 352 160 312 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst3 " "Elaborating entity \"reset\" for hierarchy \"reset:inst3\"" {  } { { "TestTM1637.bdf" "inst3" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 544 160 304 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_tm1637 control_tm1637:inst " "Elaborating entity \"control_tm1637\" for hierarchy \"control_tm1637:inst\"" {  } { { "TestTM1637.bdf" "inst" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 64 160 368 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:inst2 " "Elaborating entity \"key\" for hierarchy \"key:inst2\"" {  } { { "TestTM1637.bdf" "inst2" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 448 160 320 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst11 " "Elaborating entity \"timer\" for hierarchy \"timer:inst11\"" {  } { { "TestTM1637.bdf" "inst11" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 744 152 336 856 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_se timer.sv(37) " "Verilog HDL or VHDL warning at timer.sv(37): object \"flag_se\" assigned a value but never read" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_sd timer.sv(39) " "Verilog HDL or VHDL warning at timer.sv(39): object \"flag_sd\" assigned a value but never read" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_me timer.sv(41) " "Verilog HDL or VHDL warning at timer.sv(41): object \"flag_me\" assigned a value but never read" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_md timer.sv(43) " "Verilog HDL or VHDL warning at timer.sv(43): object \"flag_md\" assigned a value but never read" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timer.sv(88) " "Verilog HDL assignment warning at timer.sv(88): truncated value with size 32 to match size of target (8)" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timer.sv(89) " "Verilog HDL assignment warning at timer.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timer.sv(90) " "Verilog HDL assignment warning at timer.sv(90): truncated value with size 32 to match size of target (8)" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timer.sv(91) " "Verilog HDL assignment warning at timer.sv(91): truncated value with size 32 to match size of target (8)" {  } { { "timer.sv" "" { Text "/home/victor/workspace-quartus/TestTM1637/timer.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619117689045 "|TestTM1637|timer:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_blink second_blink:inst7 " "Elaborating entity \"second_blink\" for hierarchy \"second_blink:inst7\"" {  } { { "TestTM1637.bdf" "inst7" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 640 160 336 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619117689046 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tm1637:inst4\|sda_en tm1637:inst4\|Selector41 " "Converted the fan-out from the tri-state buffer \"tm1637:inst4\|sda_en\" to the node \"tm1637:inst4\|Selector41\" into an OR gate" {  } { { "tm1637.v" "" { Text "/home/victor/workspace-quartus/TestTM1637/tm1637.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1619117691295 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1619117691295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "TestTM1637.bdf" "" { Schematic "/home/victor/workspace-quartus/TestTM1637/TestTM1637.bdf" { { 136 368 544 152 "led" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619117691717 "|TestTM1637|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619117691717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1619117692269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/victor/workspace-quartus/TestTM1637/output_files/TestTM1637.map.smsg " "Generated suppressed messages file /home/victor/workspace-quartus/TestTM1637/output_files/TestTM1637.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1619117692312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619117692429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619117692429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1111 " "Implemented 1111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619117692534 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619117692534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1104 " "Implemented 1104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619117692534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619117692534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619117692544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 21:54:52 2021 " "Processing ended: Thu Apr 22 21:54:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619117692544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619117692544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619117692544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619117692544 ""}
