<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>bd_sys_ft_tx_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>FT601Q</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FT601Q" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FT601Q_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_SIWU_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_SIWU_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_NRST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_NRST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_TXE_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_TXE_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_RXF_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_RXF_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_WR_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_WR_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_RD_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_RD_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_OE_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_OE_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_BE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_BE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FT_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FT_DATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DATA_IN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FIFO_WR" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FIFO_WR_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wr_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_full</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wr_full</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wr_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wr_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_IN.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_IN.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ft_tx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 26 20:53:41 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f6a2bd0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f6a2bd0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_sys_ft_tx_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 26 20:53:41 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f6a2bd0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ft_tx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 26 20:53:41 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50d0ea4f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_sys_ft_tx_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 26 20:53:41 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50d0ea4f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:41:48 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f6a2bd0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>nrst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ft_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ft_start</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ft_full</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_full</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_NRST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_TXE_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_RXF_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_WR_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_RD_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_OE_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_BE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FT_SIWU_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ft_tx.srcs/sources_1/ip/fifo_32bx32k/fifo_32bx32k.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3602/src/ft_tx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/bd_sys_ft_tx_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ft_tx.srcs/sources_1/ip/fifo_32bx32k/fifo_32bx32k.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3602/src/ft_tx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/bd_sys_ft_tx_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd_sys_ft_tx_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_ft_tx_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_ft_tx_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_ft_tx_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_ft_tx_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ft_tx_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bd_sys_ft_tx_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ft_tx_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95c57d8_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e12f51_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11158125_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737e9108_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d75d6ff_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38301a73_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6e356d_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21eda519_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bf9c4f_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc1758d_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5f80e0_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fff69c2_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fe7d48_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f21e08d_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4432497b_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b0061_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d22c67_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37506e8a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2dbecc_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36712ff5_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e5299_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e1a086_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6a0f7a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f17654_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4138e268_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f30c8b_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f42d837_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e5c9c6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d3bb5f_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339e9467_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee05250_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@849c86f_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@880c7c8_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2242d192_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b060f1c_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4bd168_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504f81a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fbca21_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15095ab7_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c91dbb1_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38014ef3_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724f17ae_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d2f9a7_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d09eeb_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acc4716_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d282b7_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caeba63_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a50909_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f4a413_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92d941c_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d21bdf7_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f29c9f_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a10aa77_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfd6769_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91a1aa9_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52135737_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2097a78c_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16be51ee_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71436a35_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbd5999_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bff9958_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35516d3f_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68990edb_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4c6403_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1fdc41_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfc8a87_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5b1405_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642e62da_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c990ca_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a67912a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3383a782_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5c418a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d72d22_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3512166b_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cccb728_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78779e19_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c8d4e5_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62850de2_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6065cf74_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e86301_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dcdb26_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d5f24_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278a49e3_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@915d60a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5512574c_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0eeb94_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cb5344_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce6a97b_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53106a4d_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad91959_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9097128_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dde01f6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c010c6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9799dab_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afd6cc8_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecff220_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125bcb87_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393251c6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5203b952_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86999df_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a675706_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ffc894_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb99ac7_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d79aafd_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ef71e6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f14c559_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4ebdcc_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403a6274_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18aa4f51_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356d566_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4601cbee_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7aa003_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216c77de_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d21d39_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213a36f8_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19eb361_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf0bdb6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75889743_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d9bbef_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c48aa8_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6a331c_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2552b969_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee509c6_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54470b4b_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6876b432_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1a82af_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0aa278_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345989f1_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1935c020_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b46e3f3_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9b5b18_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788f82ad_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e9b7d3_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfaf99a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afddaa7_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363870f_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42821d92_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527422e3_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0081ca_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebc0100_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43be73a9_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b59064_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e39dfc9_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62abae82_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745ba1b3_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e1c88a_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a93641_ARCHIVE_LOCATION">f:/supermario/fpga/ft_tx</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ce34be1f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2d1f8e3b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="41e39f88"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="deb7fe00"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
