Classic Timing Analyzer report for DE2Bot
Mon Mar 20 16:19:01 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                  ; To                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 35.979 ns                                      ; KEY[0]                                                                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 13.334 ns                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_ena                                                                                                            ; SCL_DE2                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 16.541 ns                                      ; KEY[0]                                                                                                                                                ; WATCH_ST                                                                                            ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 2.673 ns                                       ; SW[5]                                                                                                                                                 ; DIG_IN:inst5|B_DI[5]                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -6.338 ns ; 25.00 MHz ( period = 40.000 ns )  ; 18.98 MHz ( period = 52.676 ns )               ; VEL_CONTROL:inst51|POSITION_INT[1]                                                                                                                    ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                    ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1662         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.915 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                                                                                                       ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 11.057 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[10]                                                                                                                                ; DAC_BEEP:inst35|timer[6]~latch                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.189 ns ; 14.73 MHz ( period = 67.901 ns )  ; 212.22 MHz ( period = 4.712 ns )               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]                                                                                                                              ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                                                                                                        ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                                                      ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.473 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                  ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 95           ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -2.194 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 78           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.521 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                                             ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                                                       ;                                                                                                     ;                                              ;                                              ; 1835         ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.189 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.450 ns                ;
; 63.189 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.450 ns                ;
; 63.189 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.450 ns                ;
; 63.189 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.450 ns                ;
; 63.189 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.450 ns                ;
; 63.368 ns                               ; 220.60 MHz ( period = 4.533 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.271 ns                ;
; 63.368 ns                               ; 220.60 MHz ( period = 4.533 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.271 ns                ;
; 63.368 ns                               ; 220.60 MHz ( period = 4.533 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.271 ns                ;
; 63.368 ns                               ; 220.60 MHz ( period = 4.533 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.271 ns                ;
; 63.368 ns                               ; 220.60 MHz ( period = 4.533 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.271 ns                ;
; 63.411 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.228 ns                ;
; 63.411 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.228 ns                ;
; 63.411 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.228 ns                ;
; 63.411 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.228 ns                ;
; 63.411 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.228 ns                ;
; 63.421 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.218 ns                ;
; 63.421 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.218 ns                ;
; 63.421 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.218 ns                ;
; 63.421 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.218 ns                ;
; 63.421 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.218 ns                ;
; 63.516 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.638 ns                 ; 4.122 ns                ;
; 63.516 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.638 ns                 ; 4.122 ns                ;
; 63.516 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.638 ns                 ; 4.122 ns                ;
; 63.516 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.638 ns                 ; 4.122 ns                ;
; 63.516 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.638 ns                 ; 4.122 ns                ;
; 63.626 ns                               ; 233.92 MHz ( period = 4.275 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.013 ns                ;
; 63.626 ns                               ; 233.92 MHz ( period = 4.275 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.013 ns                ;
; 63.626 ns                               ; 233.92 MHz ( period = 4.275 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.013 ns                ;
; 63.626 ns                               ; 233.92 MHz ( period = 4.275 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.013 ns                ;
; 63.626 ns                               ; 233.92 MHz ( period = 4.275 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 4.013 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.917 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.917 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.917 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.917 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.917 ns                ;
; 63.749 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.890 ns                ;
; 63.749 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.890 ns                ;
; 63.749 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.890 ns                ;
; 63.749 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.890 ns                ;
; 63.749 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.639 ns                 ; 3.890 ns                ;
; 63.865 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.811 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.709 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.663 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.124 ns                               ; 264.76 MHz ( period = 3.777 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.561 ns                ;
; 64.132 ns                               ; 265.32 MHz ( period = 3.769 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.544 ns                ;
; 64.159 ns                               ; 267.24 MHz ( period = 3.742 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.517 ns                ;
; 64.181 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.495 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.192 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.496 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.243 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.442 ns                ;
; 64.263 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.425 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.423 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.415 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.292 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.393 ns                ;
; 64.299 ns                               ; 277.62 MHz ( period = 3.602 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.679 ns                 ; 3.380 ns                ;
; 64.310 ns                               ; 278.47 MHz ( period = 3.591 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.368 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.338 ns                ;
; 64.358 ns                               ; 282.25 MHz ( period = 3.543 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.334 ns                ;
; 64.360 ns                               ; 282.41 MHz ( period = 3.541 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.332 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.278 ns                ;
; 64.416 ns                               ; 286.94 MHz ( period = 3.485 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.270 ns                ;
; 64.417 ns                               ; 287.03 MHz ( period = 3.484 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.269 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.266 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.451 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.236 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.209 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.503 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.184 ns                ;
; 64.511 ns                               ; 294.99 MHz ( period = 3.390 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.179 ns                ;
; 64.512 ns                               ; 295.07 MHz ( period = 3.389 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.178 ns                ;
; 64.515 ns                               ; 295.33 MHz ( period = 3.386 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.169 ns                ;
; 64.521 ns                               ; 295.86 MHz ( period = 3.380 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.163 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.160 ns                ;
; 64.530 ns                               ; 296.65 MHz ( period = 3.371 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.154 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.117 ns                ;
; 64.575 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.118 ns                ;
; 64.593 ns                               ; 302.30 MHz ( period = 3.308 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.093 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.596 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.091 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.651 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.036 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.661 ns                               ; 308.64 MHz ( period = 3.240 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.026 ns                ;
; 64.663 ns                               ; 308.83 MHz ( period = 3.238 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.021 ns                ;
; 64.669 ns                               ; 309.41 MHz ( period = 3.232 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.015 ns                ;
; 64.677 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.010 ns                ;
; 64.678 ns                               ; 310.27 MHz ( period = 3.223 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.006 ns                ;
; 64.717 ns                               ; 314.07 MHz ( period = 3.184 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.969 ns                ;
; 64.727 ns                               ; 315.06 MHz ( period = 3.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.959 ns                ;
; 64.749 ns                               ; 317.26 MHz ( period = 3.152 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.679 ns                 ; 2.930 ns                ;
; 64.772 ns                               ; 319.59 MHz ( period = 3.129 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.919 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.912 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; 64.781 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.906 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 11.057 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.407 ns                 ; 7.350 ns                ;
; 11.244 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 7.180 ns                ;
; 11.426 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.220 ns                 ; 5.794 ns                ;
; 11.441 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.744 ns                ;
; 11.442 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.407 ns                 ; 6.965 ns                ;
; 11.481 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 7.228 ns                ;
; 11.611 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 7.098 ns                ;
; 11.629 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 6.795 ns                ;
; 11.689 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 6.735 ns                ;
; 11.740 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.445 ns                ;
; 11.751 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.407 ns                 ; 6.656 ns                ;
; 11.821 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.907 ns                ;
; 11.843 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.885 ns                ;
; 11.866 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 6.843 ns                ;
; 11.924 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.261 ns                ;
; 11.938 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 6.486 ns                ;
; 11.945 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 6.497 ns                ;
; 11.948 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.780 ns                ;
; 11.983 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 6.441 ns                ;
; 12.020 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.165 ns                ;
; 12.023 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.162 ns                ;
; 12.050 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[7]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.367 ns                 ; 6.317 ns                ;
; 12.075 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 6.367 ns                ;
; 12.076 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.652 ns                ;
; 12.087 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.641 ns                ;
; 12.098 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.087 ns                ;
; 12.119 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 8.066 ns                ;
; 12.120 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.608 ns                ;
; 12.142 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.586 ns                ;
; 12.158 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.570 ns                ;
; 12.175 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 6.534 ns                ;
; 12.211 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.517 ns                ;
; 12.220 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 6.489 ns                ;
; 12.222 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.963 ns                ;
; 12.223 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.962 ns                ;
; 12.229 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.956 ns                ;
; 12.246 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.482 ns                ;
; 12.247 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.481 ns                ;
; 12.260 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.468 ns                ;
; 12.281 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.904 ns                ;
; 12.283 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.445 ns                ;
; 12.285 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.443 ns                ;
; 12.292 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.211 ns                 ; 4.919 ns                ;
; 12.295 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.433 ns                ;
; 12.303 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.882 ns                ;
; 12.310 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.418 ns                ;
; 12.323 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.405 ns                ;
; 12.328 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.857 ns                ;
; 12.330 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 6.112 ns                ;
; 12.334 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.394 ns                ;
; 12.340 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.388 ns                ;
; 12.345 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.383 ns                ;
; 12.359 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.369 ns                ;
; 12.369 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.225 ns                 ; 4.856 ns                ;
; 12.372 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[5]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.373 ns                 ; 6.001 ns                ;
; 12.400 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.328 ns                ;
; 12.403 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.325 ns                ;
; 12.416 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.769 ns                ;
; 12.426 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.302 ns                ;
; 12.435 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[7]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.367 ns                 ; 5.932 ns                ;
; 12.452 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.407 ns                 ; 5.955 ns                ;
; 12.457 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.271 ns                ;
; 12.483 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.702 ns                ;
; 12.490 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.695 ns                ;
; 12.499 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.229 ns                ;
; 12.500 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.228 ns                ;
; 12.506 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.679 ns                ;
; 12.507 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.221 ns                ;
; 12.515 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.670 ns                ;
; 12.525 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.203 ns                ;
; 12.530 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.198 ns                ;
; 12.546 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[3]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.477 ns                 ; 5.931 ns                ;
; 12.582 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.146 ns                ;
; 12.582 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.603 ns                ;
; 12.590 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.224 ns                 ; 4.634 ns                ;
; 12.602 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.126 ns                ;
; 12.603 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.125 ns                ;
; 12.606 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.122 ns                ;
; 12.612 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.116 ns                ;
; 12.622 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.106 ns                ;
; 12.624 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.104 ns                ;
; 12.639 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 5.803 ns                ;
; 12.639 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 5.785 ns                ;
; 12.658 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.070 ns                ;
; 12.674 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; DAC_BEEP:inst35|timer[4]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.364 ns                 ; 5.690 ns                ;
; 12.680 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.505 ns                ;
; 12.684 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 5.758 ns                ;
; 12.694 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.034 ns                ;
; 12.705 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.480 ns                ;
; 12.706 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.212 ns                 ; 4.506 ns                ;
; 12.714 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 8.014 ns                ;
; 12.729 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.999 ns                ;
; 12.731 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.454 ns                ;
; 12.740 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.988 ns                ;
; 12.743 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[4]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.364 ns                 ; 5.621 ns                ;
; 12.744 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; DAC_BEEP:inst35|timer[7]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.367 ns                 ; 5.623 ns                ;
; 12.750 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.978 ns                ;
; 12.757 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[5]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.373 ns                 ; 5.616 ns                ;
; 12.772 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.174 ns                 ; 7.402 ns                ;
; 12.785 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.231 ns                 ; 4.446 ns                ;
; 12.789 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.939 ns                ;
; 12.793 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.935 ns                ;
; 12.807 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.226 ns                 ; 4.419 ns                ;
; 12.809 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; DAC_BEEP:inst35|timer[8]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.424 ns                 ; 5.615 ns                ;
; 12.813 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.915 ns                ;
; 12.820 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.209 ns                 ; 4.389 ns                ;
; 12.829 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.899 ns                ;
; 12.836 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.892 ns                ;
; 12.849 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.879 ns                ;
; 12.857 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.871 ns                ;
; 12.863 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.322 ns                ;
; 12.868 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.860 ns                ;
; 12.874 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.317 ns                ;
; 12.876 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 5.833 ns                ;
; 12.877 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.851 ns                ;
; 12.879 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.306 ns                ;
; 12.902 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.826 ns                ;
; 12.937 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.407 ns                 ; 5.470 ns                ;
; 12.939 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.789 ns                ;
; 12.963 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.754 ns                ;
; 12.965 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.198 ns                 ; 4.233 ns                ;
; 12.974 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.211 ns                ;
; 12.981 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.174 ns                 ; 7.193 ns                ;
; 12.998 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.719 ns                ;
; 13.006 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.722 ns                ;
; 13.012 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.705 ns                ;
; 13.012 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.179 ns                ;
; 13.017 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.174 ns                ;
; 13.017 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.174 ns                ;
; 13.022 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.169 ns                ;
; 13.022 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.169 ns                ;
; 13.046 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; DAC_BEEP:inst35|timer[9]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.709 ns                 ; 5.663 ns                ;
; 13.062 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.123 ns                ;
; 13.064 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.664 ns                ;
; 13.066 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 7.119 ns                ;
; 13.076 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.652 ns                ;
; 13.090 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.638 ns                ;
; 13.100 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.628 ns                ;
; 13.104 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.624 ns                ;
; 13.105 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.623 ns                ;
; 13.108 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.620 ns                ;
; 13.111 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.617 ns                ;
; 13.129 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; DAC_BEEP:inst35|timer[7]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.367 ns                 ; 5.238 ns                ;
; 13.138 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.226 ns                 ; 4.088 ns                ;
; 13.152 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.565 ns                ;
; 13.168 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.174 ns                 ; 7.006 ns                ;
; 13.173 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.018 ns                ;
; 13.178 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.539 ns                ;
; 13.180 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.231 ns                 ; 4.051 ns                ;
; 13.185 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.231 ns                 ; 4.046 ns                ;
; 13.189 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.211 ns                 ; 4.022 ns                ;
; 13.190 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 7.001 ns                ;
; 13.197 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 6.988 ns                ;
; 13.217 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[3]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.477 ns                 ; 5.260 ns                ;
; 13.235 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.174 ns                 ; 6.939 ns                ;
; 13.255 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.218 ns                 ; 3.963 ns                ;
; 13.259 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.458 ns                ;
; 13.264 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.927 ns                ;
; 13.271 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.212 ns                 ; 3.941 ns                ;
; 13.285 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.443 ns                ;
; 13.289 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.902 ns                ;
; 13.291 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.226 ns                 ; 3.935 ns                ;
; 13.300 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.428 ns                ;
; 13.301 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.220 ns                 ; 3.919 ns                ;
; 13.311 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.880 ns                ;
; 13.316 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.875 ns                ;
; 13.321 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.870 ns                ;
; 13.321 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.870 ns                ;
; 13.325 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.403 ns                ;
; 13.340 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 5.102 ns                ;
; 13.354 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.374 ns                ;
; 13.366 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.362 ns                ;
; 13.376 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.352 ns                ;
; 13.384 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.344 ns                ;
; 13.388 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.340 ns                ;
; 13.388 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 6.797 ns                ;
; 13.406 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; DAC_BEEP:inst35|timer[5]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.373 ns                 ; 4.967 ns                ;
; 13.406 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 6.779 ns                ;
; 13.423 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.305 ns                ;
; 13.425 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.766 ns                ;
; 13.425 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.766 ns                ;
; 13.428 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.763 ns                ;
; 13.430 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.761 ns                ;
; 13.437 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.291 ns                ;
; 13.439 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.752 ns                ;
; 13.445 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[7]~latch                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.367 ns                 ; 4.922 ns                ;
; 13.446 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.271 ns                ;
; 13.454 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.211 ns                 ; 3.757 ns                ;
; 13.456 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.735 ns                ;
; 13.457 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 6.728 ns                ;
; 13.466 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.251 ns                ;
; 13.481 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.728 ns                 ; 7.247 ns                ;
; 13.490 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 6.695 ns                ;
; 13.502 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.717 ns                 ; 7.215 ns                ;
; 13.510 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; DAC_BEEP:inst35|timer[15]~latch                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.442 ns                 ; 4.932 ns                ;
; 13.510 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.185 ns                 ; 6.675 ns                ;
; 13.511 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.231 ns                 ; 3.720 ns                ;
; 13.518 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.673 ns                ;
; 13.519 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.672 ns                ;
; 13.519 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.191 ns                 ; 6.672 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.338 ns                               ; 18.98 MHz ( period = 52.676 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.090 ns               ;
; -6.338 ns                               ; 18.98 MHz ( period = 52.676 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.090 ns               ;
; -6.333 ns                               ; 18.99 MHz ( period = 52.666 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.085 ns               ;
; -6.328 ns                               ; 18.99 MHz ( period = 52.656 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.080 ns               ;
; -6.325 ns                               ; 18.99 MHz ( period = 52.650 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.077 ns               ;
; -6.310 ns                               ; 19.00 MHz ( period = 52.620 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.062 ns               ;
; -6.309 ns                               ; 19.00 MHz ( period = 52.618 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.061 ns               ;
; -6.307 ns                               ; 19.01 MHz ( period = 52.614 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.059 ns               ;
; -6.303 ns                               ; 19.01 MHz ( period = 52.606 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.055 ns               ;
; -6.300 ns                               ; 19.01 MHz ( period = 52.600 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.052 ns               ;
; -6.297 ns                               ; 19.01 MHz ( period = 52.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.049 ns               ;
; -6.297 ns                               ; 19.01 MHz ( period = 52.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 26.049 ns               ;
; -6.261 ns                               ; 19.04 MHz ( period = 52.522 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 26.012 ns               ;
; -6.261 ns                               ; 19.04 MHz ( period = 52.522 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 26.012 ns               ;
; -6.256 ns                               ; 19.04 MHz ( period = 52.512 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 26.007 ns               ;
; -6.251 ns                               ; 19.05 MHz ( period = 52.502 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 26.002 ns               ;
; -6.248 ns                               ; 19.05 MHz ( period = 52.496 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.999 ns               ;
; -6.233 ns                               ; 19.06 MHz ( period = 52.466 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.984 ns               ;
; -6.232 ns                               ; 19.06 MHz ( period = 52.464 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.983 ns               ;
; -6.230 ns                               ; 19.06 MHz ( period = 52.460 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.981 ns               ;
; -6.226 ns                               ; 19.07 MHz ( period = 52.452 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.977 ns               ;
; -6.223 ns                               ; 19.07 MHz ( period = 52.446 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.974 ns               ;
; -6.220 ns                               ; 19.07 MHz ( period = 52.440 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.971 ns               ;
; -6.220 ns                               ; 19.07 MHz ( period = 52.440 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.971 ns               ;
; -6.152 ns                               ; 19.12 MHz ( period = 52.304 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.903 ns               ;
; -6.152 ns                               ; 19.12 MHz ( period = 52.304 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.903 ns               ;
; -6.147 ns                               ; 19.12 MHz ( period = 52.294 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.898 ns               ;
; -6.142 ns                               ; 19.13 MHz ( period = 52.284 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.893 ns               ;
; -6.139 ns                               ; 19.13 MHz ( period = 52.278 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.890 ns               ;
; -6.124 ns                               ; 19.14 MHz ( period = 52.248 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.875 ns               ;
; -6.123 ns                               ; 19.14 MHz ( period = 52.246 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.874 ns               ;
; -6.121 ns                               ; 19.14 MHz ( period = 52.242 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.872 ns               ;
; -6.117 ns                               ; 19.14 MHz ( period = 52.234 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.868 ns               ;
; -6.114 ns                               ; 19.15 MHz ( period = 52.228 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.865 ns               ;
; -6.111 ns                               ; 19.15 MHz ( period = 52.222 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.862 ns               ;
; -6.111 ns                               ; 19.15 MHz ( period = 52.222 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.862 ns               ;
; -6.080 ns                               ; 19.17 MHz ( period = 52.160 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.831 ns               ;
; -6.080 ns                               ; 19.17 MHz ( period = 52.160 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.831 ns               ;
; -6.075 ns                               ; 19.18 MHz ( period = 52.150 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.826 ns               ;
; -6.070 ns                               ; 19.18 MHz ( period = 52.140 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.821 ns               ;
; -6.067 ns                               ; 19.18 MHz ( period = 52.134 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.818 ns               ;
; -6.055 ns                               ; 19.19 MHz ( period = 52.110 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.807 ns               ;
; -6.055 ns                               ; 19.19 MHz ( period = 52.110 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.807 ns               ;
; -6.052 ns                               ; 19.19 MHz ( period = 52.104 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.803 ns               ;
; -6.051 ns                               ; 19.19 MHz ( period = 52.102 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.802 ns               ;
; -6.050 ns                               ; 19.19 MHz ( period = 52.100 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.802 ns               ;
; -6.049 ns                               ; 19.19 MHz ( period = 52.098 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.800 ns               ;
; -6.045 ns                               ; 19.20 MHz ( period = 52.090 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.797 ns               ;
; -6.045 ns                               ; 19.20 MHz ( period = 52.090 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.796 ns               ;
; -6.042 ns                               ; 19.20 MHz ( period = 52.084 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.793 ns               ;
; -6.042 ns                               ; 19.20 MHz ( period = 52.084 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.794 ns               ;
; -6.039 ns                               ; 19.20 MHz ( period = 52.078 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.790 ns               ;
; -6.039 ns                               ; 19.20 MHz ( period = 52.078 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.790 ns               ;
; -6.027 ns                               ; 19.21 MHz ( period = 52.054 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.779 ns               ;
; -6.026 ns                               ; 19.21 MHz ( period = 52.052 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.778 ns               ;
; -6.024 ns                               ; 19.21 MHz ( period = 52.048 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.776 ns               ;
; -6.020 ns                               ; 19.22 MHz ( period = 52.040 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.772 ns               ;
; -6.017 ns                               ; 19.22 MHz ( period = 52.034 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.769 ns               ;
; -6.014 ns                               ; 19.22 MHz ( period = 52.028 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.766 ns               ;
; -6.014 ns                               ; 19.22 MHz ( period = 52.028 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.766 ns               ;
; -6.006 ns                               ; 19.23 MHz ( period = 52.012 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.769 ns               ;
; -6.005 ns                               ; 19.23 MHz ( period = 52.010 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.768 ns               ;
; -6.003 ns                               ; 19.23 MHz ( period = 52.006 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.766 ns               ;
; -6.002 ns                               ; 19.23 MHz ( period = 52.004 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.765 ns               ;
; -6.000 ns                               ; 19.23 MHz ( period = 52.000 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.763 ns               ;
; -6.000 ns                               ; 19.23 MHz ( period = 52.000 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.763 ns               ;
; -5.998 ns                               ; 19.23 MHz ( period = 51.996 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.761 ns               ;
; -5.998 ns                               ; 19.23 MHz ( period = 51.996 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.761 ns               ;
; -5.998 ns                               ; 19.23 MHz ( period = 51.996 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.761 ns               ;
; -5.966 ns                               ; 19.26 MHz ( period = 51.932 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.717 ns               ;
; -5.966 ns                               ; 19.26 MHz ( period = 51.932 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.717 ns               ;
; -5.961 ns                               ; 19.26 MHz ( period = 51.922 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.712 ns               ;
; -5.956 ns                               ; 19.26 MHz ( period = 51.912 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.707 ns               ;
; -5.953 ns                               ; 19.27 MHz ( period = 51.906 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.704 ns               ;
; -5.938 ns                               ; 19.28 MHz ( period = 51.876 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.689 ns               ;
; -5.937 ns                               ; 19.28 MHz ( period = 51.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.688 ns               ;
; -5.935 ns                               ; 19.28 MHz ( period = 51.870 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.686 ns               ;
; -5.931 ns                               ; 19.28 MHz ( period = 51.862 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.682 ns               ;
; -5.928 ns                               ; 19.28 MHz ( period = 51.856 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.679 ns               ;
; -5.925 ns                               ; 19.29 MHz ( period = 51.850 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.676 ns               ;
; -5.925 ns                               ; 19.29 MHz ( period = 51.850 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.676 ns               ;
; -5.861 ns                               ; 19.33 MHz ( period = 51.722 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.624 ns               ;
; -5.860 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.623 ns               ;
; -5.858 ns                               ; 19.34 MHz ( period = 51.716 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.621 ns               ;
; -5.857 ns                               ; 19.34 MHz ( period = 51.714 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.620 ns               ;
; -5.855 ns                               ; 19.34 MHz ( period = 51.710 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.618 ns               ;
; -5.855 ns                               ; 19.34 MHz ( period = 51.710 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.618 ns               ;
; -5.853 ns                               ; 19.34 MHz ( period = 51.706 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.616 ns               ;
; -5.853 ns                               ; 19.34 MHz ( period = 51.706 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.616 ns               ;
; -5.853 ns                               ; 19.34 MHz ( period = 51.706 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.616 ns               ;
; -5.826 ns                               ; 19.36 MHz ( period = 51.652 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.577 ns               ;
; -5.826 ns                               ; 19.36 MHz ( period = 51.652 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.577 ns               ;
; -5.821 ns                               ; 19.36 MHz ( period = 51.642 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.572 ns               ;
; -5.816 ns                               ; 19.37 MHz ( period = 51.632 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.567 ns               ;
; -5.813 ns                               ; 19.37 MHz ( period = 51.626 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.564 ns               ;
; -5.798 ns                               ; 19.38 MHz ( period = 51.596 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.549 ns               ;
; -5.797 ns                               ; 19.38 MHz ( period = 51.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.548 ns               ;
; -5.795 ns                               ; 19.38 MHz ( period = 51.590 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.546 ns               ;
; -5.791 ns                               ; 19.39 MHz ( period = 51.582 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.542 ns               ;
; -5.788 ns                               ; 19.39 MHz ( period = 51.576 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.539 ns               ;
; -5.785 ns                               ; 19.39 MHz ( period = 51.570 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.536 ns               ;
; -5.785 ns                               ; 19.39 MHz ( period = 51.570 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.536 ns               ;
; -5.779 ns                               ; 19.40 MHz ( period = 51.558 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.541 ns               ;
; -5.778 ns                               ; 19.40 MHz ( period = 51.556 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.540 ns               ;
; -5.778 ns                               ; 19.40 MHz ( period = 51.556 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.540 ns               ;
; -5.777 ns                               ; 19.40 MHz ( period = 51.554 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.539 ns               ;
; -5.777 ns                               ; 19.40 MHz ( period = 51.554 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.539 ns               ;
; -5.770 ns                               ; 19.40 MHz ( period = 51.540 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.532 ns               ;
; -5.770 ns                               ; 19.40 MHz ( period = 51.540 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.532 ns               ;
; -5.767 ns                               ; 19.40 MHz ( period = 51.534 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.529 ns               ;
; -5.766 ns                               ; 19.41 MHz ( period = 51.532 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.517 ns               ;
; -5.766 ns                               ; 19.41 MHz ( period = 51.532 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.517 ns               ;
; -5.761 ns                               ; 19.41 MHz ( period = 51.522 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.512 ns               ;
; -5.756 ns                               ; 19.41 MHz ( period = 51.512 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.507 ns               ;
; -5.753 ns                               ; 19.42 MHz ( period = 51.506 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.504 ns               ;
; -5.738 ns                               ; 19.43 MHz ( period = 51.476 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.489 ns               ;
; -5.737 ns                               ; 19.43 MHz ( period = 51.474 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.488 ns               ;
; -5.735 ns                               ; 19.43 MHz ( period = 51.470 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.486 ns               ;
; -5.731 ns                               ; 19.43 MHz ( period = 51.462 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.482 ns               ;
; -5.731 ns                               ; 19.43 MHz ( period = 51.462 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.489 ns               ;
; -5.729 ns                               ; 19.43 MHz ( period = 51.458 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.487 ns               ;
; -5.728 ns                               ; 19.43 MHz ( period = 51.456 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.479 ns               ;
; -5.725 ns                               ; 19.44 MHz ( period = 51.450 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.476 ns               ;
; -5.725 ns                               ; 19.44 MHz ( period = 51.450 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.476 ns               ;
; -5.725 ns                               ; 19.44 MHz ( period = 51.450 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.483 ns               ;
; -5.718 ns                               ; 19.44 MHz ( period = 51.436 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.470 ns               ;
; -5.718 ns                               ; 19.44 MHz ( period = 51.436 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.470 ns               ;
; -5.717 ns                               ; 19.44 MHz ( period = 51.434 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.480 ns               ;
; -5.716 ns                               ; 19.44 MHz ( period = 51.432 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.479 ns               ;
; -5.714 ns                               ; 19.44 MHz ( period = 51.428 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.477 ns               ;
; -5.713 ns                               ; 19.45 MHz ( period = 51.426 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.476 ns               ;
; -5.713 ns                               ; 19.45 MHz ( period = 51.426 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.465 ns               ;
; -5.711 ns                               ; 19.45 MHz ( period = 51.422 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.474 ns               ;
; -5.711 ns                               ; 19.45 MHz ( period = 51.422 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.474 ns               ;
; -5.709 ns                               ; 19.45 MHz ( period = 51.418 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.472 ns               ;
; -5.709 ns                               ; 19.45 MHz ( period = 51.418 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.472 ns               ;
; -5.709 ns                               ; 19.45 MHz ( period = 51.418 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.472 ns               ;
; -5.708 ns                               ; 19.45 MHz ( period = 51.416 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.460 ns               ;
; -5.705 ns                               ; 19.45 MHz ( period = 51.410 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.457 ns               ;
; -5.704 ns                               ; 19.45 MHz ( period = 51.408 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.462 ns               ;
; -5.697 ns                               ; 19.46 MHz ( period = 51.394 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.455 ns               ;
; -5.690 ns                               ; 19.46 MHz ( period = 51.380 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.442 ns               ;
; -5.689 ns                               ; 19.46 MHz ( period = 51.378 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.441 ns               ;
; -5.687 ns                               ; 19.47 MHz ( period = 51.374 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.439 ns               ;
; -5.687 ns                               ; 19.47 MHz ( period = 51.374 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.439 ns               ;
; -5.687 ns                               ; 19.47 MHz ( period = 51.374 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.439 ns               ;
; -5.683 ns                               ; 19.47 MHz ( period = 51.366 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.435 ns               ;
; -5.682 ns                               ; 19.47 MHz ( period = 51.364 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.434 ns               ;
; -5.680 ns                               ; 19.47 MHz ( period = 51.360 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.432 ns               ;
; -5.677 ns                               ; 19.47 MHz ( period = 51.354 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.439 ns               ;
; -5.677 ns                               ; 19.47 MHz ( period = 51.354 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.439 ns               ;
; -5.677 ns                               ; 19.47 MHz ( period = 51.354 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.429 ns               ;
; -5.677 ns                               ; 19.47 MHz ( period = 51.354 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.429 ns               ;
; -5.677 ns                               ; 19.47 MHz ( period = 51.354 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.429 ns               ;
; -5.676 ns                               ; 19.47 MHz ( period = 51.352 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.438 ns               ;
; -5.675 ns                               ; 19.47 MHz ( period = 51.350 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.437 ns               ;
; -5.674 ns                               ; 19.47 MHz ( period = 51.348 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.426 ns               ;
; -5.671 ns                               ; 19.48 MHz ( period = 51.342 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.433 ns               ;
; -5.669 ns                               ; 19.48 MHz ( period = 51.338 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.431 ns               ;
; -5.669 ns                               ; 19.48 MHz ( period = 51.338 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.431 ns               ;
; -5.668 ns                               ; 19.48 MHz ( period = 51.336 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.430 ns               ;
; -5.665 ns                               ; 19.48 MHz ( period = 51.330 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.417 ns               ;
; -5.664 ns                               ; 19.48 MHz ( period = 51.328 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.416 ns               ;
; -5.664 ns                               ; 19.48 MHz ( period = 51.328 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.416 ns               ;
; -5.663 ns                               ; 19.48 MHz ( period = 51.326 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.415 ns               ;
; -5.663 ns                               ; 19.48 MHz ( period = 51.326 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.415 ns               ;
; -5.660 ns                               ; 19.49 MHz ( period = 51.320 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.412 ns               ;
; -5.659 ns                               ; 19.49 MHz ( period = 51.318 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.411 ns               ;
; -5.658 ns                               ; 19.49 MHz ( period = 51.316 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.410 ns               ;
; -5.658 ns                               ; 19.49 MHz ( period = 51.316 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.410 ns               ;
; -5.657 ns                               ; 19.49 MHz ( period = 51.314 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.409 ns               ;
; -5.656 ns                               ; 19.49 MHz ( period = 51.312 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.408 ns               ;
; -5.654 ns                               ; 19.49 MHz ( period = 51.308 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.411 ns               ;
; -5.652 ns                               ; 19.49 MHz ( period = 51.304 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.404 ns               ;
; -5.652 ns                               ; 19.49 MHz ( period = 51.304 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.409 ns               ;
; -5.649 ns                               ; 19.49 MHz ( period = 51.298 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.401 ns               ;
; -5.648 ns                               ; 19.49 MHz ( period = 51.296 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.405 ns               ;
; -5.646 ns                               ; 19.50 MHz ( period = 51.292 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.398 ns               ;
; -5.646 ns                               ; 19.50 MHz ( period = 51.292 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.752 ns                 ; 25.398 ns               ;
; -5.640 ns                               ; 19.50 MHz ( period = 51.280 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.391 ns               ;
; -5.640 ns                               ; 19.50 MHz ( period = 51.280 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.391 ns               ;
; -5.635 ns                               ; 19.50 MHz ( period = 51.270 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.386 ns               ;
; -5.634 ns                               ; 19.51 MHz ( period = 51.268 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.396 ns               ;
; -5.633 ns                               ; 19.51 MHz ( period = 51.266 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.395 ns               ;
; -5.633 ns                               ; 19.51 MHz ( period = 51.266 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.395 ns               ;
; -5.632 ns                               ; 19.51 MHz ( period = 51.264 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.394 ns               ;
; -5.632 ns                               ; 19.51 MHz ( period = 51.264 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.394 ns               ;
; -5.630 ns                               ; 19.51 MHz ( period = 51.260 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.381 ns               ;
; -5.627 ns                               ; 19.51 MHz ( period = 51.254 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.384 ns               ;
; -5.627 ns                               ; 19.51 MHz ( period = 51.254 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.378 ns               ;
; -5.625 ns                               ; 19.51 MHz ( period = 51.250 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.387 ns               ;
; -5.625 ns                               ; 19.51 MHz ( period = 51.250 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.387 ns               ;
; -5.622 ns                               ; 19.51 MHz ( period = 51.244 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.762 ns                 ; 25.384 ns               ;
; -5.620 ns                               ; 19.52 MHz ( period = 51.240 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.377 ns               ;
; -5.612 ns                               ; 19.52 MHz ( period = 51.224 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.375 ns               ;
; -5.612 ns                               ; 19.52 MHz ( period = 51.224 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.363 ns               ;
; -5.611 ns                               ; 19.52 MHz ( period = 51.222 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.374 ns               ;
; -5.611 ns                               ; 19.52 MHz ( period = 51.222 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.362 ns               ;
; -5.609 ns                               ; 19.52 MHz ( period = 51.218 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.763 ns                 ; 25.372 ns               ;
; -5.609 ns                               ; 19.52 MHz ( period = 51.218 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.751 ns                 ; 25.360 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.915 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.913 ns                ;
; 0.950 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.878 ns                ;
; 1.062 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.822 ns                  ; 5.760 ns                ;
; 1.086 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.742 ns                ;
; 1.117 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.711 ns                ;
; 1.128 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.700 ns                ;
; 1.202 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.626 ns                ;
; 1.226 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.602 ns                ;
; 1.231 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.822 ns                  ; 5.591 ns                ;
; 1.245 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.583 ns                ;
; 1.292 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.536 ns                ;
; 1.320 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.534 ns                ;
; 1.365 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.489 ns                ;
; 1.367 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 5.486 ns                ;
; 1.397 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.431 ns                ;
; 1.401 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 5.452 ns                ;
; 1.414 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.414 ns                ;
; 1.518 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 5.310 ns                ;
; 1.519 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.335 ns                ;
; 1.529 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.325 ns                ;
; 1.556 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.298 ns                ;
; 1.565 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 5.288 ns                ;
; 1.624 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.822 ns                  ; 5.198 ns                ;
; 1.629 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.225 ns                ;
; 1.676 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 5.177 ns                ;
; 1.706 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.148 ns                ;
; 1.761 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 5.092 ns                ;
; 1.830 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 5.024 ns                ;
; 1.963 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.822 ns                  ; 4.859 ns                ;
; 2.027 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.835 ns                  ; 4.808 ns                ;
; 2.283 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.822 ns                  ; 4.539 ns                ;
; 2.330 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 4.498 ns                ;
; 2.517 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 4.311 ns                ;
; 2.522 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.822 ns                  ; 4.300 ns                ;
; 2.536 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 4.318 ns                ;
; 2.575 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 4.253 ns                ;
; 2.592 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 4.262 ns                ;
; 2.658 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 4.170 ns                ;
; 2.676 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 4.177 ns                ;
; 2.718 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 4.135 ns                ;
; 2.790 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 4.038 ns                ;
; 2.826 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 4.028 ns                ;
; 2.861 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 3.967 ns                ;
; 2.921 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 3.933 ns                ;
; 3.073 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 3.780 ns                ;
; 3.094 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 3.734 ns                ;
; 3.137 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.853 ns                  ; 3.716 ns                ;
; 3.213 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 3.641 ns                ;
; 3.295 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 3.559 ns                ;
; 3.425 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 3.429 ns                ;
; 3.532 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.828 ns                  ; 3.296 ns                ;
; 4.084 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.854 ns                  ; 2.770 ns                ;
; 6.245 ns                                ; 266.31 MHz ( period = 3.755 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 3.539 ns                ;
; 6.975 ns                                ; 330.58 MHz ( period = 3.025 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.809 ns                ;
; 6.978 ns                                ; 330.91 MHz ( period = 3.022 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.806 ns                ;
; 7.021 ns                                ; 335.68 MHz ( period = 2.979 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.763 ns                ;
; 7.099 ns                                ; 344.71 MHz ( period = 2.901 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.685 ns                ;
; 7.113 ns                                ; 346.38 MHz ( period = 2.887 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.673 ns                ;
; 7.128 ns                                ; 348.19 MHz ( period = 2.872 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.658 ns                ;
; 7.141 ns                                ; 349.77 MHz ( period = 2.859 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.645 ns                ;
; 7.185 ns                                ; 355.24 MHz ( period = 2.815 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.601 ns                ;
; 7.196 ns                                ; 356.63 MHz ( period = 2.804 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.588 ns                ;
; 7.197 ns                                ; 356.76 MHz ( period = 2.803 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.587 ns                ;
; 7.208 ns                                ; 358.17 MHz ( period = 2.792 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.576 ns                ;
; 7.230 ns                                ; 361.01 MHz ( period = 2.770 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.556 ns                ;
; 7.244 ns                                ; 362.84 MHz ( period = 2.756 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.542 ns                ;
; 7.261 ns                                ; 365.10 MHz ( period = 2.739 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.523 ns                ;
; 7.279 ns                                ; 367.51 MHz ( period = 2.721 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.507 ns                ;
; 7.310 ns                                ; 371.75 MHz ( period = 2.690 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.476 ns                ;
; 7.326 ns                                ; 373.97 MHz ( period = 2.674 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.460 ns                ;
; 7.359 ns                                ; 378.64 MHz ( period = 2.641 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.425 ns                ;
; 7.381 ns                                ; 381.83 MHz ( period = 2.619 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.405 ns                ;
; 7.438 ns                                ; 390.32 MHz ( period = 2.562 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.348 ns                ;
; 7.442 ns                                ; 390.93 MHz ( period = 2.558 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.342 ns                ;
; 7.471 ns                                ; 395.41 MHz ( period = 2.529 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.315 ns                ;
; 7.564 ns                                ; 410.51 MHz ( period = 2.436 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 2.220 ns                ;
; 7.775 ns                                ; 449.44 MHz ( period = 2.225 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.011 ns                ;
; 7.783 ns                                ; 451.06 MHz ( period = 2.217 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.003 ns                ;
; 7.811 ns                                ; 456.83 MHz ( period = 2.189 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.975 ns                ;
; 7.819 ns                                ; 458.51 MHz ( period = 2.181 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.967 ns                ;
; 7.846 ns                                ; 464.25 MHz ( period = 2.154 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.940 ns                ;
; 7.854 ns                                ; 465.98 MHz ( period = 2.146 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.932 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.890 ns                                ; 473.93 MHz ( period = 2.110 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.896 ns                ;
; 7.917 ns                                ; 480.08 MHz ( period = 2.083 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.869 ns                ;
; 7.925 ns                                ; 481.93 MHz ( period = 2.075 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.861 ns                ;
; 7.925 ns                                ; 481.93 MHz ( period = 2.075 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.861 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.960 ns                                ; 490.20 MHz ( period = 2.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.826 ns                ;
; 7.961 ns                                ; 490.44 MHz ( period = 2.039 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.825 ns                ;
; 7.985 ns                                ; 496.28 MHz ( period = 2.015 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.801 ns                ;
; 7.988 ns                                ; 497.02 MHz ( period = 2.012 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.798 ns                ;
; 7.996 ns                                ; 499.00 MHz ( period = 2.004 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.790 ns                ;
; 7.996 ns                                ; 499.00 MHz ( period = 2.004 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.790 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.032 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.754 ns                ;
; 8.056 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.730 ns                ;
; 8.059 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.727 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.103 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.683 ns                ;
; 8.120 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.666 ns                ;
; 8.127 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.659 ns                ;
; 8.130 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.656 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.174 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.612 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.198 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.588 ns                ;
; 8.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.585 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.577 ns                ;
; 8.231 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.555 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.269 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.517 ns                ;
; 8.272 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.514 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.280 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.506 ns                ;
; 8.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.489 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.340 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.446 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.414 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.407 ns                ;
; 8.386 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.400 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.411 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.375 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.431 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.355 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.474 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.312 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.482 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.304 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.502 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.284 ns                ;
; 8.502 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.284 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.573 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.213 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.902 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.433 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[0]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.805 ns                ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.004 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.685 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.561 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.562 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.563 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.563 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.654 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.679 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.685 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.689 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.705 ns                 ;
; 0.700 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.715 ns                 ;
; 0.706 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.726 ns                 ;
; 0.712 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.729 ns                 ;
; 0.720 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.737 ns                 ;
; 0.721 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.723 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.740 ns                 ;
; 0.724 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.724 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.728 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.745 ns                 ;
; 0.736 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.751 ns                 ;
; 0.739 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.754 ns                 ;
; 0.739 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.754 ns                 ;
; 0.777 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.794 ns                 ;
; 0.782 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.783 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.800 ns                 ;
; 0.784 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.800 ns                 ;
; 0.790 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.793 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.797 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.817 ns                 ;
; 0.803 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.819 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.826 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.830 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.850 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.834 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.834 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.853 ns                 ;
; 0.836 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.842 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.859 ns                 ;
; 0.847 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.853 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.871 ns                 ;
; 0.854 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.871 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.887 ns                 ;
; 0.886 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.902 ns                 ;
; 0.891 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.907 ns                 ;
; 0.919 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.990 ns                 ;
; 0.919 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.926 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.997 ns                 ;
; 0.927 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.998 ns                 ;
; 0.934 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.950 ns                 ;
; 0.938 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.954 ns                 ;
; 0.938 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.984 ns                 ;
; 0.939 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.955 ns                 ;
; 0.943 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 1.014 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 0.982 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 0.982 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 0.982 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 0.985 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.967 ns                 ;
; 0.955 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.971 ns                 ;
; 0.959 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 0.995 ns                 ;
; 0.962 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 0.998 ns                 ;
; 0.964 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 1.000 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.979 ns                 ;
; 0.971 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.036 ns                   ; 1.007 ns                 ;
; 0.974 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.988 ns                 ;
; 0.975 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.991 ns                 ;
; 0.982 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.995 ns                 ;
; 0.995 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.009 ns                 ;
; 1.001 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.018 ns                 ;
; 1.008 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.025 ns                 ;
; 1.008 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.024 ns                 ;
; 1.012 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.026 ns                 ;
; 1.018 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.034 ns                 ;
; 1.021 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.032 ns                 ;
; 1.026 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.043 ns                 ;
; 1.026 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.042 ns                 ;
; 1.033 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.048 ns                 ;
; 1.036 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.051 ns                 ;
; 1.036 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.051 ns                 ;
; 1.038 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.053 ns                 ;
; 1.050 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.067 ns                 ;
; 1.051 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.068 ns                 ;
; 1.051 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.068 ns                 ;
; 1.055 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.072 ns                 ;
; 1.061 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.077 ns                 ;
; 1.063 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.079 ns                 ;
; 1.064 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.080 ns                 ;
; 1.067 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.070 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.087 ns                 ;
; 1.077 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.093 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.098 ns                 ;
; 1.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.102 ns                 ;
; 1.094 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.108 ns                 ;
; 1.094 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.109 ns                 ;
; 1.094 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.109 ns                 ;
; 1.097 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.113 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.115 ns                 ;
; 1.124 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.144 ns                 ;
; 1.125 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.145 ns                 ;
; 1.128 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.142 ns                 ;
; 1.132 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.146 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.473 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.122 ns                   ; 1.649 ns                 ;
; -2.420 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.122 ns                   ; 1.702 ns                 ;
; -2.283 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.255 ns                 ;
; -2.281 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.257 ns                 ;
; -2.273 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.534 ns                   ; 1.261 ns                 ;
; -2.268 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.270 ns                 ;
; -2.263 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.275 ns                 ;
; -2.249 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.289 ns                 ;
; -2.241 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.297 ns                 ;
; -2.058 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.539 ns                   ; 1.481 ns                 ;
; -2.022 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.539 ns                   ; 1.517 ns                 ;
; -1.999 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.534 ns                   ; 1.535 ns                 ;
; -1.900 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.638 ns                 ;
; -1.898 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.640 ns                 ;
; -1.877 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.661 ns                 ;
; -1.863 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.675 ns                 ;
; -1.853 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.685 ns                 ;
; -1.829 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.709 ns                 ;
; -1.827 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.711 ns                 ;
; -1.806 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.732 ns                 ;
; -1.792 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.746 ns                 ;
; -1.791 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.747 ns                 ;
; -1.782 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.756 ns                 ;
; -1.758 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.780 ns                 ;
; -1.756 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.782 ns                 ;
; -1.735 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.803 ns                 ;
; -1.720 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.818 ns                 ;
; -1.712 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.826 ns                 ;
; -1.711 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.827 ns                 ;
; -1.687 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.851 ns                 ;
; -1.664 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.874 ns                 ;
; -1.649 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.889 ns                 ;
; -1.634 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.539 ns                   ; 1.905 ns                 ;
; -1.616 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.534 ns                   ; 1.918 ns                 ;
; -1.578 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 1.960 ns                 ;
; -1.545 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.534 ns                   ; 1.989 ns                 ;
; -1.507 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 2.031 ns                 ;
; -1.428 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.534 ns                   ; 2.106 ns                 ;
; -1.329 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.539 ns                   ; 2.210 ns                 ;
; -1.276 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.539 ns                   ; 2.263 ns                 ;
; -1.237 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 2.301 ns                 ;
; -1.166 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 2.372 ns                 ;
; -1.095 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 2.443 ns                 ;
; -1.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.534 ns                   ; 2.489 ns                 ;
; -1.024 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 2.514 ns                 ;
; -0.953 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.538 ns                   ; 2.585 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.749 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.749 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.749 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.749 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.749 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.749 ns                 ;
; -0.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.781 ns                 ;
; -0.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.781 ns                 ;
; -0.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.781 ns                 ;
; -0.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.781 ns                 ;
; -0.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.781 ns                 ;
; -0.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.781 ns                 ;
; -0.289 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.783 ns                 ;
; -0.289 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.783 ns                 ;
; -0.289 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.783 ns                 ;
; -0.289 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.783 ns                 ;
; -0.289 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.783 ns                 ;
; -0.289 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.783 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.788 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.788 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.788 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.788 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.788 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.788 ns                 ;
; -0.251 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.821 ns                 ;
; -0.251 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.821 ns                 ;
; -0.251 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.821 ns                 ;
; -0.251 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.821 ns                 ;
; -0.251 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.821 ns                 ;
; -0.251 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.821 ns                 ;
; -0.094 ns                               ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.444 ns                   ; 4.350 ns                 ;
; -0.074 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.998 ns                 ;
; -0.074 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.998 ns                 ;
; -0.074 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.998 ns                 ;
; -0.074 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.998 ns                 ;
; -0.074 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.998 ns                 ;
; -0.074 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 3.998 ns                 ;
; -0.070 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.002 ns                 ;
; -0.070 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.002 ns                 ;
; -0.070 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.002 ns                 ;
; -0.070 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.002 ns                 ;
; -0.070 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.002 ns                 ;
; -0.070 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.002 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.020 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.020 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.020 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.020 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.020 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.072 ns                   ; 4.020 ns                 ;
; 0.204 ns                                ; SCOMP:inst8|IR[5]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.444 ns                   ; 4.648 ns                 ;
; 0.273 ns                                ; DIG_IN:inst6|B_DI[12]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.633 ns                   ; 2.906 ns                 ;
; 0.340 ns                                ; SCOMP:inst8|IR[4]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.444 ns                   ; 4.784 ns                 ;
; 0.340 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; DAC_BEEP:inst35|step[4]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.662 ns                   ; 5.002 ns                 ;
; 0.375 ns                                ; SCOMP:inst8|AC[10]                                                                                                                                         ; DAC_BEEP:inst35|timer[4]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.495 ns                   ; 4.870 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[2]                                                                                                                                         ; SCOMP:inst8|IIE[2]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[3]                                                                                                                                         ; SCOMP:inst8|IIE[3]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[1]                                                                                                                                         ; SCOMP:inst8|IIE[1]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[0]                                                                                                                                         ; SCOMP:inst8|IIE[0]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|GIE                                                                                                                                            ; SCOMP:inst8|GIE                                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                             ; SCOMP:inst8|MW                                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.429 ns                                ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[10]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.671 ns                   ; 3.100 ns                 ;
; 0.447 ns                                ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.858 ns                   ; 3.305 ns                 ;
; 0.454 ns                                ; SCOMP:inst8|IR[0]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.444 ns                   ; 4.898 ns                 ;
; 0.503 ns                                ; DIG_IN:inst5|B_DI[10]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[10]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.724 ns                   ; 3.227 ns                 ;
; 0.513 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[6] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; SCOMP:inst8|STATE.EX_STORE2                                                                                                                                ; SCOMP:inst8|MW                                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.520 ns                                ; SCOMP:inst8|PC_STACK[10][3]                                                                                                                                ; SCOMP:inst8|PC_STACK[9][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; DIG_IN:inst5|B_DI[10]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.911 ns                   ; 3.432 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[0]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; SCOMP:inst8|PC_SAVED[5]                                                                                                                                    ; SCOMP:inst8|PC[5]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[4]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; SCOMP:inst8|PC_STACK[18][8]                                                                                                                                ; SCOMP:inst8|PC_STACK[19][8]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; SCOMP:inst8|PC_STACK[10][3]                                                                                                                                ; SCOMP:inst8|PC_STACK[11][3]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[1]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[3][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[18][6]                                                                                                                                ; SCOMP:inst8|PC_STACK[19][6]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[11][10]                                                                                                                               ; SCOMP:inst8|PC_STACK[12][10]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[3][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[3][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[5][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC[8]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_SAVED[0]                                                                                                                                    ; SCOMP:inst8|PC[0]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC_STACK[19][3]                                                                                                                                ; SCOMP:inst8|PC_STACK[18][3]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC_STACK[7][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC[6]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[18][10]                                                                                                                               ; SCOMP:inst8|PC_STACK[19][10]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[18][4]                                                                                                                                ; SCOMP:inst8|PC_STACK[19][4]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[19][9]                                                                                                                                ; SCOMP:inst8|PC_STACK[18][9]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[18][3]                                                                                                                                ; SCOMP:inst8|PC_STACK[19][3]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC[9]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[15][3]                                                                                                                                ; SCOMP:inst8|PC_STACK[14][3]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[15][4]                                                                                                                                ; SCOMP:inst8|PC_STACK[14][4]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[16][6]                                                                                                                                ; SCOMP:inst8|PC_STACK[17][6]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[15][0]                                                                                                                                ; SCOMP:inst8|PC_STACK[14][0]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[0][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[0][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[15][10]                                                                                                                               ; SCOMP:inst8|PC_STACK[14][10]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[11][3]                                                                                                                                ; SCOMP:inst8|PC_STACK[12][3]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_ADDI                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[9][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[10][9]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[4][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[16][10]                                                                                                                               ; SCOMP:inst8|PC_STACK[17][10]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[13][1]                                                                                                                                ; SCOMP:inst8|PC_STACK[14][1]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[11][6]                                                                                                                                ; SCOMP:inst8|PC_STACK[10][6]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[4][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC[10]                                                                                                                                         ; SCOMP:inst8|PC_SAVED[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[4][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[4][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[4][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[1][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[1][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[2][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC[3]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[17][6]                                                                                                                                ; SCOMP:inst8|PC_STACK[18][6]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[14][8]                                                                                                                                ; SCOMP:inst8|PC_STACK[13][8]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|PC_STACK[1][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|PC[7]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; SCOMP:inst8|PC_STACK[10][8]                                                                                                                                ; SCOMP:inst8|PC_STACK[11][8]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; SCOMP:inst8|PC_STACK[10][8]                                                                                                                                ; SCOMP:inst8|PC_STACK[9][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                  ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.194 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.286 ns                   ; 1.092 ns                 ;
; -2.192 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.096 ns                 ;
; -2.190 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.098 ns                 ;
; -2.187 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.101 ns                 ;
; -2.186 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.102 ns                 ;
; -2.135 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.153 ns                 ;
; -1.971 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.317 ns                 ;
; -1.969 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; ODOMETRY:inst53|LPOS[14]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.457 ns                   ; 1.488 ns                 ;
; -1.967 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.288 ns                   ; 1.321 ns                 ;
; -1.862 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.595 ns                   ; 0.733 ns                 ;
; -1.857 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; ODOMETRY:inst53|RPOS[1]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.401 ns                   ; 1.544 ns                 ;
; -1.844 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; ODOMETRY:inst53|LPOS[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.461 ns                   ; 1.617 ns                 ;
; -1.840 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; ODOMETRY:inst53|LPOS[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.461 ns                   ; 1.621 ns                 ;
; -1.726 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; ODOMETRY:inst53|LPOS[11]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.458 ns                   ; 1.732 ns                 ;
; -1.714 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; ODOMETRY:inst53|LPOS[12]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.425 ns                   ; 1.711 ns                 ;
; -1.695 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; ODOMETRY:inst53|LPOS[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.461 ns                   ; 1.766 ns                 ;
; -1.655 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; ODOMETRY:inst53|RPOS[12]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.394 ns                   ; 1.739 ns                 ;
; -1.631 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|LPOS[0]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.428 ns                   ; 1.797 ns                 ;
; -1.625 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.581 ns                   ; 0.956 ns                 ;
; -1.612 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; ODOMETRY:inst53|RPOS[15]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.399 ns                   ; 1.787 ns                 ;
; -1.585 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; ODOMETRY:inst53|RPOS[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.395 ns                   ; 1.810 ns                 ;
; -1.581 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; ODOMETRY:inst53|RPOS[8]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.395 ns                   ; 1.814 ns                 ;
; -1.563 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|RPOS[0]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.401 ns                   ; 1.838 ns                 ;
; -1.538 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|LPOS[13]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.425 ns                   ; 1.887 ns                 ;
; -1.505 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; ODOMETRY:inst53|RPOS[10]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.394 ns                   ; 1.889 ns                 ;
; -1.505 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; ODOMETRY:inst53|RPOS[14]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.394 ns                   ; 1.889 ns                 ;
; -1.420 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; ODOMETRY:inst53|RPOS[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.395 ns                   ; 1.975 ns                 ;
; -1.364 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; ODOMETRY:inst53|RPOS[11]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.399 ns                   ; 2.035 ns                 ;
; -1.355 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; ODOMETRY:inst53|LPOS[10]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.425 ns                   ; 2.070 ns                 ;
; -1.318 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; ODOMETRY:inst53|LPOS[15]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.425 ns                   ; 2.107 ns                 ;
; -1.280 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|LPOS[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.428 ns                   ; 2.148 ns                 ;
; -1.239 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|RPOS[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.401 ns                   ; 2.162 ns                 ;
; -1.229 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; ODOMETRY:inst53|RPOS[7]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.395 ns                   ; 2.166 ns                 ;
; -1.222 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|RPOS[13]                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.394 ns                   ; 2.172 ns                 ;
; -1.192 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; ODOMETRY:inst53|LPOS[9]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.425 ns                   ; 2.233 ns                 ;
; -1.102 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; ODOMETRY:inst53|RPOS[9]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.399 ns                   ; 2.297 ns                 ;
; -1.100 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|LPOS[6]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.461 ns                   ; 2.361 ns                 ;
; -1.043 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; ODOMETRY:inst53|LPOS[7]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.428 ns                   ; 2.385 ns                 ;
; -0.993 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; ODOMETRY:inst53|LPOS[1]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.433 ns                   ; 2.440 ns                 ;
; -0.945 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|RPOS[6]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.395 ns                   ; 2.450 ns                 ;
; -0.930 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; ODOMETRY:inst53|RPOS[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.390 ns                   ; 2.460 ns                 ;
; -0.788 ns                               ; DAC_BEEP:inst35|timer[2]~latch                                                                                                  ; DAC_BEEP:inst35|timer[2]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.278 ns                   ; 0.490 ns                 ;
; -0.787 ns                               ; DAC_BEEP:inst35|timer[3]~latch                                                                                                  ; DAC_BEEP:inst35|timer[3]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.279 ns                   ; 0.492 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.768 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.380 ns                 ;
; -0.689 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; ODOMETRY:inst53|LPOS[8]                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.428 ns                   ; 2.739 ns                 ;
; -0.538 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.085 ns                   ; 1.547 ns                 ;
; -0.533 ns                               ; DAC_BEEP:inst35|step[5]~latch                                                                                                   ; DAC_BEEP:inst35|step[5]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.173 ns                   ; 0.640 ns                 ;
; -0.526 ns                               ; DAC_BEEP:inst35|step[0]~latch                                                                                                   ; DAC_BEEP:inst35|step[0]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.165 ns                   ; 0.639 ns                 ;
; -0.498 ns                               ; SCOMP:inst8|IR[1]                                                                                                               ; DAC_BEEP:inst35|timer[0]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.987 ns                   ; 2.489 ns                 ;
; -0.483 ns                               ; DAC_BEEP:inst35|timer[4]~latch                                                                                                  ; DAC_BEEP:inst35|timer[4]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.249 ns                   ; 0.766 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.442 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.694 ns                   ; 3.252 ns                 ;
; -0.378 ns                               ; DAC_BEEP:inst35|step[1]~latch                                                                                                   ; DAC_BEEP:inst35|step[1]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.175 ns                   ; 0.797 ns                 ;
; -0.378 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.080 ns                   ; 1.702 ns                 ;
; -0.331 ns                               ; DAC_BEEP:inst35|timer[7]~latch                                                                                                  ; DAC_BEEP:inst35|timer[7]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.232 ns                   ; 0.901 ns                 ;
; -0.280 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.953 ns                   ; 0.673 ns                 ;
; -0.247 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.925 ns                   ; 0.678 ns                 ;
; -0.191 ns                               ; DAC_BEEP:inst35|step[3]~latch                                                                                                   ; DAC_BEEP:inst35|step[3]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.234 ns                   ; 1.043 ns                 ;
; -0.177 ns                               ; DAC_BEEP:inst35|step[2]~latch                                                                                                   ; DAC_BEEP:inst35|step[2]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.233 ns                   ; 1.056 ns                 ;
; -0.171 ns                               ; DAC_BEEP:inst35|step[6]~latch                                                                                                   ; DAC_BEEP:inst35|step[6]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.239 ns                   ; 1.068 ns                 ;
; -0.112 ns                               ; DAC_BEEP:inst35|timer[5]~latch                                                                                                  ; DAC_BEEP:inst35|timer[5]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.243 ns                   ; 1.131 ns                 ;
; -0.025 ns                               ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[11]~_emulated                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.318 ns                   ; 1.293 ns                 ;
; -0.024 ns                               ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[12]~_emulated                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.318 ns                   ; 1.294 ns                 ;
; -0.015 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.097 ns                   ; 1.082 ns                 ;
; -0.002 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.080 ns                   ; 2.078 ns                 ;
; 0.005 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.855 ns                   ; 0.860 ns                 ;
; 0.039 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.855 ns                   ; 0.894 ns                 ;
; 0.040 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.855 ns                   ; 0.895 ns                 ;
; 0.043 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.855 ns                   ; 0.898 ns                 ;
; 0.054 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.536 ns                 ;
; 0.054 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.536 ns                 ;
; 0.054 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.536 ns                 ;
; 0.055 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.537 ns                 ;
; 0.055 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.537 ns                 ;
; 0.055 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.537 ns                 ;
; 0.068 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.086 ns                   ; 2.154 ns                 ;
; 0.093 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.443 ns                   ; 0.536 ns                 ;
; 0.094 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[13]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.443 ns                   ; 0.537 ns                 ;
; 0.096 ns                                ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.878 ns                   ; 0.974 ns                 ;
; 0.104 ns                                ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|prev_busy                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.880 ns                   ; 0.984 ns                 ;
; 0.104 ns                                ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.idle                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.880 ns                   ; 0.984 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.165 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.284 ns                   ; 3.449 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.167 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.040 ns                   ; 2.207 ns                 ;
; 0.188 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[13]~_emulated                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.318 ns                   ; 1.506 ns                 ;
; 0.188 ns                                ; DAC_BEEP:inst35|timer[8]~latch                                                                                                  ; DAC_BEEP:inst35|timer[8]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.058 ns                   ; 1.246 ns                 ;
; 0.191 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.482 ns                   ; 0.673 ns                 ;
; 0.196 ns                                ; DAC_BEEP:inst35|timer[6]~latch                                                                                                  ; DAC_BEEP:inst35|timer[6]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.053 ns                   ; 1.249 ns                 ;
; 0.224 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.443 ns                   ; 0.667 ns                 ;
; 0.239 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[10]~_emulated                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.318 ns                   ; 1.557 ns                 ;
; 0.244 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.idle                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.080 ns                   ; 2.324 ns                 ;
; 0.246 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.130 ns                 ;
; 0.247 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[15]~_emulated                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.318 ns                   ; 1.565 ns                 ;
; 0.248 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.132 ns                 ;
; 0.250 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; DAC_BEEP:inst35|timer[1]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.987 ns                   ; 3.237 ns                 ;
; 0.250 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.134 ns                 ;
; 0.251 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[14]~_emulated                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.318 ns                   ; 1.569 ns                 ;
; 0.251 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.489 ns                 ;
; 0.260 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.144 ns                 ;
; 0.260 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.144 ns                 ;
; 0.262 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; DAC_BEEP:inst35|timer[9]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.986 ns                   ; 3.248 ns                 ;
; 0.265 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.149 ns                 ;
; 0.288 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.884 ns                   ; 1.172 ns                 ;
; 0.304 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.097 ns                   ; 1.401 ns                 ;
; 0.305 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.847 ns                   ; 1.152 ns                 ;
; 0.306 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.847 ns                   ; 1.153 ns                 ;
; 0.311 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.847 ns                   ; 1.158 ns                 ;
; 0.318 ns                                ; DAC_BEEP:inst35|step[4]~latch                                                                                                   ; DAC_BEEP:inst35|step[4]~_emulated                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.059 ns                   ; 1.377 ns                 ;
; 0.319 ns                                ; SCOMP:inst8|IR[5]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.958 ns                   ; 3.277 ns                 ;
; 0.335 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[9]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.474 ns                   ; 0.809 ns                 ;
; 0.347 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.474 ns                   ; 0.821 ns                 ;
; 0.361 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[0]                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx1p                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.521 ns                   ; 0.882 ns                 ;
; 0.369 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.443 ns                   ; 0.812 ns                 ;
; 0.386 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; DAC_BEEP:inst35|timer[2]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.987 ns                   ; 3.373 ns                 ;
; 0.390 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.146 ns                   ; 0.536 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; DAC_BEEP:inst35|timer[6]~_emulated                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.986 ns                   ; 3.377 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.146 ns                   ; 0.537 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[6]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst52|I_WARN_INT                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|I_WARN_INT                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_INT                                                                                                          ; SONAR:inst54|SONAR_INT                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                     ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.521 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.531 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.197 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.268 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.268 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.288 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.339 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.355 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.359 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.384 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.386 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.402 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.430 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.473 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.490 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.498 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.501 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.517 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.539 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.555 ns                 ;
; 1.561 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.569 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.585 ns                 ;
; 1.572 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.588 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.596 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.640 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.656 ns                 ;
; 1.643 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.659 ns                 ;
; 1.650 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.666 ns                 ;
; 1.667 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.683 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.724 ns                 ;
; 1.711 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.727 ns                 ;
; 1.714 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.730 ns                 ;
; 1.738 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.754 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.745 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.759 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.774 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.790 ns                 ;
; 1.774 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.790 ns                 ;
; 1.782 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.798 ns                 ;
; 1.785 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.801 ns                 ;
; 1.804 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.818 ns                 ;
; 1.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.825 ns                 ;
; 1.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.826 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.845 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.861 ns                 ;
; 1.845 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.861 ns                 ;
; 1.853 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.869 ns                 ;
; 1.880 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.912 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.926 ns                 ;
; 1.916 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.932 ns                 ;
; 1.924 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.940 ns                 ;
; 1.951 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.967 ns                 ;
; 1.953 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.969 ns                 ;
; 1.959 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.975 ns                 ;
; 1.971 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.985 ns                 ;
; 1.987 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.003 ns                 ;
; 1.995 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.011 ns                 ;
; 2.043 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.059 ns                 ;
; 2.043 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.057 ns                 ;
; 2.058 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.074 ns                 ;
; 2.110 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.126 ns                 ;
; 2.117 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.131 ns                 ;
; 2.131 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.147 ns                 ;
; 2.161 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.177 ns                 ;
; 2.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.203 ns                 ;
; 2.198 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.214 ns                 ;
; 2.235 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.251 ns                 ;
; 2.240 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.254 ns                 ;
; 2.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.271 ns                 ;
; 2.262 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.278 ns                 ;
; 2.277 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.291 ns                 ;
; 2.297 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.311 ns                 ;
; 2.470 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.484 ns                 ;
; 2.495 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.511 ns                 ;
; 5.207 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 2.291 ns                 ;
; 5.269 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 2.327 ns                 ;
; 5.707 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 2.765 ns                 ;
; 5.793 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 2.877 ns                 ;
; 5.811 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 2.869 ns                 ;
; 5.834 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 2.918 ns                 ;
; 5.922 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 2.980 ns                 ;
; 5.940 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 2.998 ns                 ;
; 5.941 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 3.025 ns                 ;
; 6.011 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 3.069 ns                 ;
; 6.011 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 3.069 ns                 ;
; 6.056 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.917 ns                  ; 3.139 ns                 ;
; 6.056 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.917 ns                  ; 3.139 ns                 ;
; 6.112 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.917 ns                  ; 3.195 ns                 ;
; 6.143 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.942 ns                  ; 3.201 ns                 ;
; 6.156 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 3.240 ns                 ;
; 6.156 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.917 ns                  ; 3.239 ns                 ;
; 6.179 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 3.263 ns                 ;
; 6.279 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.948 ns                  ; 3.331 ns                 ;
; 6.353 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.916 ns                  ; 3.437 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                    ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 35.979 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.978 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.976 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.975 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.973 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.973 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.971 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.971 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.971 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.812 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.812 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.807 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.802 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.799 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.784 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.783 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.781 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.777 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.774 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.771 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.771 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.752 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.751 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.751 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.750 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.750 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.743 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.743 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.740 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.650 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.650 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.649 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.648 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.644 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.642 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.642 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.641 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.205 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.203 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.199 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.178 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.171 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.139 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[0]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.138 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.138 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.137 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.137 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.134 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.132 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[1]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.131 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.194 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[31]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 32.892 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[31]                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 27.646 ns  ; KEY[0] ; VEL_CONTROL:inst51|I_WARN_INT                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 27.009 ns  ; KEY[0] ; VEL_CONTROL:inst52|I_WARN_INT                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.692 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.593 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.387 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[30]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.382 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[29]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.220 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[17]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.214 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[26]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.213 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.212 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[28]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.207 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[27]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.207 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[15]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.204 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[12]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.203 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[7]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.203 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[6]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.202 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.201 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[10]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.197 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[4]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.197 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[14]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.197 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[13]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.195 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[9]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.141 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[25]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.141 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[24]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.141 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[21]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.141 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.141 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.140 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[18]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.140 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[19]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.138 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[23]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.109 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[3]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.108 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[2]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.105 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[0]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.979 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[1]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.788 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[27]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.786 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[21]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.786 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[28]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.786 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[19]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.785 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[26]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.784 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[25]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.784 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[22]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.783 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[23]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.783 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[29]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.783 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.782 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[24]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.758 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[5]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.758 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[8]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.603 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[31]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.592 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.590 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[13]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.589 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.589 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[10]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.586 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[12]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.583 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[14]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.581 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[9]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.580 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[4]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.576 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[7]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.574 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.573 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.572 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[17]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.541 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[30]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.539 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[1]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.392 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[31]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.277 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[15]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.276 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[16]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.149 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[18]                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.146 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[5]                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 14.713 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[10]                             ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[2]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[1]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[0]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[3]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[4]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[5]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[6]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[7]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[8]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.682 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[9]                              ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.236 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[29]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.819 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[30]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.475 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[31]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.335 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[10]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.333 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[27]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.254 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[21]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.119 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[28]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.118 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[12]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.947 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[20]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.921 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[19]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.703 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[26]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.668 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[25]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.552 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[24]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.538 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[13]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.331 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[23]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.300 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[16]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.293 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[22]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.222 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[14]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.208 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[8]                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.185 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[7]                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.115 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[29]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.062 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[9]                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.035 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[31]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.035 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[12]~_emulated                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.013 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[30]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.978 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[15]~_emulated                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.973 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[27]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.915 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[11]~_emulated                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.914 ns  ; KEY[0] ; DAC_BEEP:inst35|step[1]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.914 ns  ; KEY[0] ; DAC_BEEP:inst35|step[5]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.914 ns  ; KEY[0] ; DAC_BEEP:inst35|step[0]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.901 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[7]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.865 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[11]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.858 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[4]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.858 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[5]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.844 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[14]~_emulated                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.828 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[28]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.827 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[15]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.811 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[1]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.811 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[2]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.811 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[3]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.720 ns  ; KEY[0] ; SCOMP:inst8|IR[4]                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.720 ns  ; KEY[0] ; SCOMP:inst8|IR[1]                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.720 ns  ; KEY[0] ; SCOMP:inst8|IR[0]                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.720 ns  ; KEY[0] ; SCOMP:inst8|IR[3]                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.667 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[13]~_emulated                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.652 ns  ; KEY[0] ; DAC_BEEP:inst35|step[2]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.652 ns  ; KEY[0] ; DAC_BEEP:inst35|step[3]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.652 ns  ; KEY[0] ; DAC_BEEP:inst35|step[6]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.652 ns  ; KEY[0] ; DAC_BEEP:inst35|step[7]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.633 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[18]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.609 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[26]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.595 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[19]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.581 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[9]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.581 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[8]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.581 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[6]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.568 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[24]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.562 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[17]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.556 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[10]~_emulated                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.548 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[21]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.538 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[2]                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.533 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[25]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.532 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[0]~_emulated                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.489 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[20]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.461 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[18]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.460 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[23]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.453 ns  ; KEY[0] ; DAC_BEEP:inst35|step[4]~_emulated                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.426 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[22]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.389 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb  ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.359 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[16]                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.280 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0] ; CLOCK_27  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                       ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                               ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.334 ns  ; oneshot_i2c:inst18|i2c_master:inst|scl_ena         ; SCL_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.010 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.881 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.844 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.657 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.632 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.566 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.537 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.501 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.470 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.434 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.404 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.402 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.392 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.374 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.357 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.353 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.333 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.294 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.270 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.253 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.213 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.202 ns  ; LEDS:inst58|BLED[2]                                ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.199 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop    ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.185 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.185 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.184 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.183 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.170 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.120 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.094 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.080 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.start   ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.079 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.049 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.038 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.020 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.003 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.997 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int       ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.985 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.979 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.977 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.975 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.969 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.957 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.956 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.955 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.955 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.952 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.947 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.946 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.939 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.933 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.930 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.916 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.914 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.904 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.900 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.893 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.889 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.886 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.883 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.881 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.873 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.867 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.862 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.860 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.844 ns  ; LEDS:inst58|BLED[5]                                ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.815 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.794 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.782 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.773 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.771 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.753 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.741 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.736 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.732 ns  ; LEDS:inst58|BLED[3]                                ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.731 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.727 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.703 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.695 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.695 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.687 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.681 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.681 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.671 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.662 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.659 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.658 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.638 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.635 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.616 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.608 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.605 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.604 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.603 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.600 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.599 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.596 ns  ; LEDS:inst59|BLED[0]                                ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.593 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.590 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.589 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.576 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.568 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.564 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.561 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.553 ns  ; LEDS:inst58|BLED[7]                                ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.532 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.532 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.528 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.501 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.494 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.489 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.480 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.476 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.464 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.459 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.454 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.429 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.423 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.421 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.413 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.389 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.383 ns  ; LEDS:inst59|BLED[3]                                ; LEDG[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.382 ns  ; SAFETY_ENABLE:inst4|inst1                          ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 11.380 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.369 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.365 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.364 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.342 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.338 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.338 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.336 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.335 ns  ; LEDS:inst58|BLED[6]                                ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.331 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.327 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.310 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.310 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.297 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.288 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.279 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.277 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.271 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.265 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.258 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.254 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.251 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.245 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.243 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.231 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.225 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.215 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.210 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.201 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.201 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.195 ns  ; LEDS:inst58|BLED[0]                                ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.192 ns  ; LEDS:inst59|BLED[2]                                ; LEDG[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.191 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.188 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.165 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.132 ns  ; SAFETY_ENABLE:inst4|inst                           ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 11.129 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.122 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.116 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.102 ns  ; LEDS:inst59|BLED[6]                                ; LEDG[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.064 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.044 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.033 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.024 ns  ; SCOMP:inst8|IO_WRITE_INT                           ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.011 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.986 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.982 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.981 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.964 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.942 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.939 ns  ; SCOMP:inst8|IR[4]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.923 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.923 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.909 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.896 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.888 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.876 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.873 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.871 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.858 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.852 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.839 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.834 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.808 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.805 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.798 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.792 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.785 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.783 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.778 ns  ; LEDS:inst58|BLED[1]                                ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.765 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.763 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.753 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.728 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[6]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                    ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 16.541 ns       ; KEY[0]    ; WATCH_ST ;
; N/A   ; None              ; 12.297 ns       ; DI[1]     ; LAA2[0]  ;
; N/A   ; None              ; 11.825 ns       ; DI[0]     ; LAA2[0]  ;
; N/A   ; None              ; 11.475 ns       ; BATT_GOOD ; LEDG[8]  ;
; N/A   ; None              ; 11.256 ns       ; ASLEEP    ; LEDG[8]  ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.673 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.629 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.226 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.196 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.173 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.117 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.115 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.994 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.918 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.913 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.844 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.808 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.802 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.043 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.489 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.491 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.491 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.494 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.495 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.496 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.500 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.500 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.831 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.854 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.856 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.924 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.983 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.023 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.033 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.051 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.060 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.077 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.229 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.231 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.254 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.259 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.329 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.421 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.431 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.488 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.601 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.627 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.638 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.851 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.882 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.906 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.938 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.093 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.100 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|scl_ena                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.119 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.150 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.258 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.264 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.378 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.405 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.414 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.438 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.441 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.484 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.485 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.487 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.487 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.489 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.489 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.490 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.490 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.491 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.508 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.509 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.511 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.512 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.512 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.513 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.514 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.515 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.515 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.516 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.603 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.619 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.646 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.655 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.855 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.962 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.962 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.962 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.962 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.962 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.962 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.969 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.969 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.969 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.999 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.035 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.041 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.041 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.106 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.126 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.174 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.184 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.185 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.187 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.199 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.216 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.283 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.291 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.291 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.297 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.297 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.297 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.297 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.297 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.313 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.321 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.325 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.418 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.454 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|prev_busy                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.644 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.644 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.644 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.644 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.649 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.649 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.650 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.652 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.675 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.675 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.675 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.675 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.675 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.675 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.680 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.685 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.696 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.696 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.696 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.696 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.696 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.714 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.714 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.714 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.714 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.731 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.731 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.731 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.747 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.770 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.770 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.770 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][10]                                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 20 16:18:59 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "VEL_CONTROL:inst52|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "VEL_CONTROL:inst51|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[0]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[9]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[8]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[15]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[6]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 95 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~19" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~20" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "inst70~0" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst1" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst5" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~1" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst7" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17~0" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal27~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst48" as buffer
    Info: Detected gated clock "inst45" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~1" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~2" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.189 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]"
    Info: Fmax is 212.22 MHz (period= 4.712 ns)
    Info: + Largest memory to register requirement is 67.639 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.089 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.729 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.965 ns) + CELL(0.689 ns) = 2.729 ns; Loc. = M4K_X26_Y18; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
                Info: Total cell delay = 0.689 ns ( 25.25 % )
                Info: Total interconnect delay = 2.040 ns ( 74.75 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 4.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[1]'
        Info: 3: + IC(0.937 ns) + CELL(0.438 ns) = 4.366 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector5~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.450 ns; Loc. = LCFF_X25_Y17_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]'
        Info: Total cell delay = 3.513 ns ( 78.94 % )
        Info: Total interconnect delay = 0.937 ns ( 21.06 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 11.057 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[10]" and destination register "DAC_BEEP:inst35|timer[6]~latch"
    Info: + Largest register to register requirement is 18.407 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.367 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 2.485 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 0.552 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 65; REG Node = 'SCOMP:inst8|IR[1]'
                Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.875 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 43; COMB Node = 'DAC_BEEP:inst35|step[0]~20'
                Info: 5: + IC(1.335 ns) + CELL(0.275 ns) = 2.485 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 2; REG Node = 'DAC_BEEP:inst35|timer[6]~latch'
                Info: Total cell delay = 1.385 ns ( 28.60 % )
                Info: Total interconnect delay = 3.458 ns ( 71.40 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.852 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 0.546 ns; Loc. = LCFF_X34_Y2_N25; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.770 ns) + CELL(0.000 ns) = 1.316 ns; Loc. = CLKCTRL_G14; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(0.999 ns) + CELL(0.537 ns) = 2.852 ns; Loc. = LCFF_X35_Y12_N21; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[10]'
                Info: Total cell delay = 1.324 ns ( 25.41 % )
                Info: Total interconnect delay = 3.886 ns ( 74.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.976 ns
    Info: - Longest register to register delay is 7.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N21; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[10]'
        Info: 2: + IC(0.731 ns) + CELL(0.275 ns) = 1.006 ns; Loc. = LCCOMB_X38_Y12_N28; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~20'
        Info: 3: + IC(1.237 ns) + CELL(0.275 ns) = 2.518 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 2; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~21'
        Info: 4: + IC(0.696 ns) + CELL(0.275 ns) = 3.489 ns; Loc. = LCCOMB_X33_Y11_N28; Fanout = 11; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~27'
        Info: 5: + IC(1.082 ns) + CELL(0.485 ns) = 5.056 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 2; COMB Node = 'DAC_BEEP:inst35|Add1~5'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.127 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 2; COMB Node = 'DAC_BEEP:inst35|Add1~7'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 5.537 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 2; COMB Node = 'DAC_BEEP:inst35|Add1~8'
        Info: 8: + IC(1.393 ns) + CELL(0.420 ns) = 7.350 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 2; REG Node = 'DAC_BEEP:inst35|timer[6]~latch'
        Info: Total cell delay = 2.211 ns ( 30.08 % )
        Info: Total interconnect delay = 5.139 ns ( 69.92 % )
Info: Slack time is -6.338 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst51|POSITION_INT[1]" and destination register "VEL_CONTROL:inst51|MOTOR_CMD[12]"
    Info: Fmax is 18.98 MHz (period= 52.676 ns)
    Info: + Largest register to register requirement is 19.752 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.034 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.584 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X31_Y28_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 4.063 ns; Loc. = CLKCTRL_G9; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(0.984 ns) + CELL(0.537 ns) = 5.584 ns; Loc. = LCFF_X34_Y12_N5; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 23.71 % )
                Info: Total interconnect delay = 4.260 ns ( 76.29 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.618 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X31_Y28_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 4.063 ns; Loc. = CLKCTRL_G9; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 5.618 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[1]'
                Info: Total cell delay = 1.324 ns ( 23.57 % )
                Info: Total interconnect delay = 4.294 ns ( 76.43 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 26.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[1]'
        Info: 2: + IC(0.470 ns) + CELL(0.393 ns) = 0.863 ns; Loc. = LCCOMB_X43_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.934 ns; Loc. = LCCOMB_X43_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.005 ns; Loc. = LCCOMB_X43_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.076 ns; Loc. = LCCOMB_X43_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.147 ns; Loc. = LCCOMB_X43_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.218 ns; Loc. = LCCOMB_X43_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~13'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.377 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~15'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.448 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~17'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.519 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~19'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.590 ns; Loc. = LCCOMB_X43_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~21'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.661 ns; Loc. = LCCOMB_X43_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~23'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.732 ns; Loc. = LCCOMB_X43_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~25'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.803 ns; Loc. = LCCOMB_X43_Y17_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~27'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.874 ns; Loc. = LCCOMB_X43_Y17_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~29'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.020 ns; Loc. = LCCOMB_X43_Y17_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~31'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.091 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~33'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.162 ns; Loc. = LCCOMB_X43_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~35'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.233 ns; Loc. = LCCOMB_X43_Y16_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~37'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.304 ns; Loc. = LCCOMB_X43_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~39'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.375 ns; Loc. = LCCOMB_X43_Y16_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~41'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.446 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~43'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.517 ns; Loc. = LCCOMB_X43_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~45'
        Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.676 ns; Loc. = LCCOMB_X43_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~47'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.747 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~49'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.818 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~51'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.889 ns; Loc. = LCCOMB_X43_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~53'
        Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 3.299 ns; Loc. = LCCOMB_X43_Y16_N22; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51|Add3~54'
        Info: 29: + IC(0.690 ns) + CELL(0.393 ns) = 4.382 ns; Loc. = LCCOMB_X42_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~55'
        Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 4.792 ns; Loc. = LCCOMB_X42_Y16_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|Add4~56'
        Info: 31: + IC(0.694 ns) + CELL(0.438 ns) = 5.924 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~7'
        Info: 32: + IC(0.253 ns) + CELL(0.242 ns) = 6.419 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|LessThan4~10'
        Info: 33: + IC(0.280 ns) + CELL(0.393 ns) = 7.092 ns; Loc. = LCCOMB_X41_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~31'
        Info: 34: + IC(0.723 ns) + CELL(0.393 ns) = 8.208 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~1'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.279 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~3'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 8.350 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.421 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.492 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.563 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.634 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 8.793 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.864 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 8.935 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.006 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.077 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.148 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.219 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.290 ns; Loc. = LCCOMB_X41_Y15_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 49: + IC(0.000 ns) + CELL(0.146 ns) = 9.436 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~31'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.507 ns; Loc. = LCCOMB_X41_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~33'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.578 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~35'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.649 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~37'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.720 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~39'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.791 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~41'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.862 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~43'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 9.933 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~45'
        Info: 57: + IC(0.000 ns) + CELL(0.159 ns) = 10.092 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~47'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.163 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~49'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.234 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~51'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.305 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~53'
        Info: 61: + IC(0.000 ns) + CELL(0.410 ns) = 10.715 ns; Loc. = LCCOMB_X41_Y14_N22; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~54'
        Info: 62: + IC(0.710 ns) + CELL(0.438 ns) = 11.863 ns; Loc. = LCCOMB_X42_Y14_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan6~4'
        Info: 63: + IC(0.249 ns) + CELL(0.150 ns) = 12.262 ns; Loc. = LCCOMB_X42_Y14_N14; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|LessThan6~5'
        Info: 64: + IC(0.273 ns) + CELL(0.245 ns) = 12.780 ns; Loc. = LCCOMB_X42_Y14_N30; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~30'
        Info: 65: + IC(1.068 ns) + CELL(0.150 ns) = 13.998 ns; Loc. = LCCOMB_X40_Y13_N12; Fanout = 19; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~34'
        Info: 66: + IC(0.439 ns) + CELL(2.663 ns) = 17.100 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 67: + IC(0.000 ns) + CELL(0.224 ns) = 17.324 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 68: + IC(0.629 ns) + CELL(0.393 ns) = 18.346 ns; Loc. = LCCOMB_X37_Y13_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 18.756 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 70: + IC(0.451 ns) + CELL(0.504 ns) = 19.711 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 20.121 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 72: + IC(0.460 ns) + CELL(0.414 ns) = 20.995 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~49'
        Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 21.405 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~50'
        Info: 74: + IC(0.671 ns) + CELL(0.393 ns) = 22.469 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~51'
        Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 22.879 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~52'
        Info: 76: + IC(0.465 ns) + CELL(0.149 ns) = 23.493 ns; Loc. = LCCOMB_X33_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|LessThan10~9'
        Info: 77: + IC(0.264 ns) + CELL(0.242 ns) = 23.999 ns; Loc. = LCCOMB_X33_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|LessThan10~10'
        Info: 78: + IC(0.275 ns) + CELL(0.413 ns) = 24.687 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|LessThan10~11'
        Info: 79: + IC(0.881 ns) + CELL(0.438 ns) = 26.006 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]~12'
        Info: 80: + IC(0.000 ns) + CELL(0.084 ns) = 26.090 ns; Loc. = LCFF_X34_Y12_N5; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: Total cell delay = 16.145 ns ( 61.88 % )
        Info: Total interconnect delay = 9.945 ns ( 38.12 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1662 path(s). See Report window for details.
Info: Slack time is 915 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[1]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.828 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.958 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.268 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 0.268 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.45 % )
                Info: Total interconnect delay = 2.089 ns ( 79.55 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.226 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 0.534 ns; Loc. = LCFF_X31_Y28_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 1.705 ns; Loc. = CLKCTRL_G9; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(0.984 ns) + CELL(0.537 ns) = 3.226 ns; Loc. = LCFF_X33_Y12_N7; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[1]'
                Info: Total cell delay = 1.324 ns ( 23.71 % )
                Info: Total interconnect delay = 4.260 ns ( 76.29 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N7; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[1]'
        Info: 2: + IC(0.329 ns) + CELL(0.438 ns) = 0.767 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~1'
        Info: 3: + IC(0.768 ns) + CELL(0.420 ns) = 1.955 ns; Loc. = LCCOMB_X34_Y8_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.245 ns) + CELL(0.393 ns) = 2.593 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.664 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.735 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.806 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.877 ns; Loc. = LCCOMB_X34_Y8_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.948 ns; Loc. = LCCOMB_X34_Y8_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.019 ns; Loc. = LCCOMB_X34_Y8_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 3.178 ns; Loc. = LCCOMB_X34_Y8_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.249 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.320 ns; Loc. = LCCOMB_X34_Y8_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~19'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.391 ns; Loc. = LCCOMB_X34_Y8_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~21'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.462 ns; Loc. = LCCOMB_X34_Y8_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add12~23'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 3.872 ns; Loc. = LCCOMB_X34_Y8_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~24'
        Info: 17: + IC(0.270 ns) + CELL(0.438 ns) = 4.580 ns; Loc. = LCCOMB_X34_Y8_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0'
        Info: 18: + IC(0.430 ns) + CELL(0.150 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 19: + IC(0.250 ns) + CELL(0.419 ns) = 5.829 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 5.913 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.621 ns ( 61.24 % )
        Info: Total interconnect delay = 2.292 ns ( 38.76 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst35|phase[7]" and destination memory "DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 1.929 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[7]'
            Info: 2: + IC(1.787 ns) + CELL(0.142 ns) = 1.929 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5'
            Info: Total cell delay = 0.142 ns ( 7.36 % )
            Info: Total interconnect delay = 1.787 ns ( 92.64 % )
        Info: - Smallest clock skew is 0.955 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.343 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.822 ns) + CELL(0.661 ns) = 3.343 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5'
                Info: Total cell delay = 1.521 ns ( 45.50 % )
                Info: Total interconnect delay = 1.822 ns ( 54.50 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.388 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.991 ns) + CELL(0.537 ns) = 2.388 ns; Loc. = LCFF_X2_Y34_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[7]'
                Info: Total cell delay = 1.397 ns ( 58.50 % )
                Info: Total interconnect delay = 0.991 ns ( 41.50 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]" and destination register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]'
            Info: 2: + IC(0.319 ns) + CELL(0.438 ns) = 0.757 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~29'
            Info: 3: + IC(0.682 ns) + CELL(0.149 ns) = 1.588 ns; Loc. = LCCOMB_X1_Y35_N22; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.672 ns; Loc. = LCFF_X1_Y35_N23; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]'
            Info: Total cell delay = 0.671 ns ( 40.13 % )
            Info: Total interconnect delay = 1.001 ns ( 59.87 % )
        Info: - Smallest clock skew is -0.015 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.367 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.960 ns) + CELL(0.537 ns) = 2.367 ns; Loc. = LCFF_X1_Y35_N23; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]'
                Info: Total cell delay = 1.407 ns ( 59.44 % )
                Info: Total interconnect delay = 0.960 ns ( 40.56 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.382 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.975 ns) + CELL(0.537 ns) = 2.382 ns; Loc. = LCFF_X1_Y34_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]'
                Info: Total cell delay = 1.407 ns ( 59.07 % )
                Info: Total interconnect delay = 0.975 ns ( 40.93 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.473 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]"
    Info: + Shortest register to register delay is 1.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y14_N15; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb'
        Info: 2: + IC(1.021 ns) + CELL(0.149 ns) = 1.170 ns; Loc. = LCCOMB_X27_Y14_N10; Fanout = 2; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty'
        Info: 3: + IC(0.246 ns) + CELL(0.149 ns) = 1.565 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.649 ns; Loc. = LCFF_X27_Y14_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 0.382 ns ( 23.17 % )
        Info: Total interconnect delay = 1.267 ns ( 76.83 % )
    Info: - Smallest register to register requirement is 4.122 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.106 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.760 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N7; Fanout = 2; REG Node = 'SCOMP:inst8|STATE.EX_OUT2'
                Info: 4: + IC(0.331 ns) + CELL(0.413 ns) = 3.654 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'IO_DECODER:inst24|SONAR_EN~1'
                Info: 5: + IC(0.453 ns) + CELL(0.438 ns) = 4.545 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 16; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 6: + IC(0.700 ns) + CELL(0.275 ns) = 5.520 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 22; COMB Node = 'UART_INTERFACE:inst1|inst6'
                Info: 7: + IC(0.703 ns) + CELL(0.537 ns) = 6.760 ns; Loc. = LCFF_X27_Y14_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]'
                Info: Total cell delay = 2.450 ns ( 36.24 % )
                Info: Total interconnect delay = 4.310 ns ( 63.76 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.654 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X24_Y14_N15; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.117 ns ( 79.77 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 95 path(s). See Report window for details.
Info: Minimum slack time is -2.194 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]" and destination register "oneshot_i2c:inst18|i2c_master:inst|data_tx[7]"
    Info: + Shortest register to register delay is 1.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y20_N23; Fanout = 3; REG Node = 'oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]'
        Info: 2: + IC(0.726 ns) + CELL(0.366 ns) = 1.092 ns; Loc. = LCFF_X21_Y20_N27; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[7]'
        Info: Total cell delay = 0.366 ns ( 33.52 % )
        Info: Total interconnect delay = 0.726 ns ( 66.48 % )
    Info: - Smallest register to register requirement is 3.286 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.270 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 9.829 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X28_Y20_N23; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(0.978 ns) + CELL(0.787 ns) = 4.684 ns; Loc. = LCFF_X21_Y20_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_clk'
                Info: 5: + IC(4.608 ns) + CELL(0.537 ns) = 9.829 ns; Loc. = LCFF_X21_Y20_N27; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[7]'
                Info: Total cell delay = 2.111 ns ( 21.48 % )
                Info: Total interconnect delay = 7.718 ns ( 78.52 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.559 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X28_Y20_N23; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(2.075 ns) + CELL(0.000 ns) = 4.994 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60|clock_400KHz~clkctrl'
                Info: 5: + IC(1.028 ns) + CELL(0.537 ns) = 6.559 ns; Loc. = LCFF_X18_Y20_N23; Fanout = 3; REG Node = 'oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]'
                Info: Total cell delay = 1.324 ns ( 20.19 % )
                Info: Total interconnect delay = 5.235 ns ( 79.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 78 path(s). See Report window for details.
Info: Minimum slack time is 521 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y27_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X30_Y27_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X30_Y27_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.58 % )
        Info: Total interconnect delay = 0.303 ns ( 56.42 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X30_Y27_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X30_Y27_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "VEL_CONTROL:inst52|MOTOR_CMD[20]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 35.979 ns
    Info: + Longest pin to register delay is 39.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.198 ns) + CELL(0.150 ns) = 7.210 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
        Info: 3: + IC(2.278 ns) + CELL(0.398 ns) = 9.886 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
        Info: 4: + IC(0.269 ns) + CELL(0.275 ns) = 10.430 ns; Loc. = LCCOMB_X34_Y19_N6; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
        Info: 5: + IC(1.004 ns) + CELL(0.275 ns) = 11.709 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL~32'
        Info: 6: + IC(0.743 ns) + CELL(0.438 ns) = 12.890 ns; Loc. = LCCOMB_X38_Y20_N22; Fanout = 30; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL~36'
        Info: 7: + IC(0.819 ns) + CELL(0.150 ns) = 13.859 ns; Loc. = LCCOMB_X37_Y24_N6; Fanout = 25; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL[3]~27'
        Info: 8: + IC(1.541 ns) + CELL(0.414 ns) = 15.814 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~7'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 15.885 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~9'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 15.956 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~11'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 16.027 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~13'
        Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 16.186 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~15'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 16.257 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~17'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 16.328 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~19'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 16.399 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~21'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 16.470 ns; Loc. = LCCOMB_X35_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~23'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 16.541 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~25'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 16.612 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~27'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 16.683 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~29'
        Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 16.829 ns; Loc. = LCCOMB_X35_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~31'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 16.900 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~33'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 16.971 ns; Loc. = LCCOMB_X35_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~35'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 17.042 ns; Loc. = LCCOMB_X35_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~37'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.113 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~39'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.184 ns; Loc. = LCCOMB_X35_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~41'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.255 ns; Loc. = LCCOMB_X35_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~43'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 17.326 ns; Loc. = LCCOMB_X35_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~45'
        Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 17.485 ns; Loc. = LCCOMB_X35_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~47'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 17.556 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~49'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 17.627 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~51'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 17.698 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~53'
        Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 18.108 ns; Loc. = LCCOMB_X35_Y23_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst52|Add4~54'
        Info: 33: + IC(0.723 ns) + CELL(0.438 ns) = 19.269 ns; Loc. = LCCOMB_X36_Y23_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~9'
        Info: 34: + IC(0.255 ns) + CELL(0.149 ns) = 19.673 ns; Loc. = LCCOMB_X36_Y23_N6; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|LessThan4~10'
        Info: 35: + IC(0.880 ns) + CELL(0.275 ns) = 20.828 ns; Loc. = LCCOMB_X36_Y27_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~31'
        Info: 36: + IC(0.434 ns) + CELL(0.393 ns) = 21.655 ns; Loc. = LCCOMB_X37_Y27_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 21.726 ns; Loc. = LCCOMB_X37_Y27_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 21.797 ns; Loc. = LCCOMB_X37_Y27_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 21.868 ns; Loc. = LCCOMB_X37_Y27_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 21.939 ns; Loc. = LCCOMB_X37_Y27_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.010 ns; Loc. = LCCOMB_X37_Y27_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 22.081 ns; Loc. = LCCOMB_X37_Y27_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 43: + IC(0.000 ns) + CELL(0.159 ns) = 22.240 ns; Loc. = LCCOMB_X37_Y27_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 22.311 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 22.382 ns; Loc. = LCCOMB_X37_Y27_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 22.453 ns; Loc. = LCCOMB_X37_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 22.524 ns; Loc. = LCCOMB_X37_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 22.595 ns; Loc. = LCCOMB_X37_Y27_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 22.666 ns; Loc. = LCCOMB_X37_Y27_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 22.737 ns; Loc. = LCCOMB_X37_Y27_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 51: + IC(0.000 ns) + CELL(0.146 ns) = 22.883 ns; Loc. = LCCOMB_X37_Y27_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 22.954 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 23.025 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 23.096 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 23.167 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 23.238 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 23.309 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 23.380 ns; Loc. = LCCOMB_X37_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 23.539 ns; Loc. = LCCOMB_X37_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 23.610 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 23.681 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 23.752 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~53'
        Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 24.162 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add6~54'
        Info: 64: + IC(0.716 ns) + CELL(0.438 ns) = 25.316 ns; Loc. = LCCOMB_X38_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan6~4'
        Info: 65: + IC(0.252 ns) + CELL(0.150 ns) = 25.718 ns; Loc. = LCCOMB_X38_Y26_N30; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|LessThan6~5'
        Info: 66: + IC(0.287 ns) + CELL(0.378 ns) = 26.383 ns; Loc. = LCCOMB_X38_Y26_N16; Fanout = 30; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~29'
        Info: 67: + IC(0.837 ns) + CELL(0.150 ns) = 27.370 ns; Loc. = LCCOMB_X38_Y27_N28; Fanout = 13; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~50'
        Info: 68: + IC(0.726 ns) + CELL(2.663 ns) = 30.759 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT18'
        Info: 69: + IC(0.000 ns) + CELL(0.224 ns) = 30.983 ns; Loc. = DSPOUT_X39_Y26_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out2~DATAOUT18'
        Info: 70: + IC(0.931 ns) + CELL(0.414 ns) = 32.328 ns; Loc. = LCCOMB_X37_Y25_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~1'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 32.399 ns; Loc. = LCCOMB_X37_Y25_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~3'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 32.470 ns; Loc. = LCCOMB_X37_Y25_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~5'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 32.541 ns; Loc. = LCCOMB_X37_Y25_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~7'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 32.612 ns; Loc. = LCCOMB_X37_Y25_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~9'
        Info: 75: + IC(0.000 ns) + CELL(0.159 ns) = 32.771 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~11'
        Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 33.181 ns; Loc. = LCCOMB_X37_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~12'
        Info: 77: + IC(0.453 ns) + CELL(0.504 ns) = 34.138 ns; Loc. = LCCOMB_X36_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~45'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 34.209 ns; Loc. = LCCOMB_X36_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~47'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 34.280 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~49'
        Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 34.690 ns; Loc. = LCCOMB_X36_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~50'
        Info: 81: + IC(0.667 ns) + CELL(0.393 ns) = 35.750 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~51'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 35.821 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~53'
        Info: 83: + IC(0.000 ns) + CELL(0.410 ns) = 36.231 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add11~54'
        Info: 84: + IC(0.762 ns) + CELL(0.393 ns) = 37.386 ns; Loc. = LCCOMB_X34_Y27_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[1]~25'
        Info: 85: + IC(0.246 ns) + CELL(0.150 ns) = 37.782 ns; Loc. = LCCOMB_X34_Y27_N28; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[1]~26'
        Info: 86: + IC(0.259 ns) + CELL(0.419 ns) = 38.460 ns; Loc. = LCCOMB_X34_Y27_N18; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[1]~27'
        Info: 87: + IC(0.530 ns) + CELL(0.150 ns) = 39.140 ns; Loc. = LCCOMB_X35_Y27_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[20]~4'
        Info: 88: + IC(0.000 ns) + CELL(0.084 ns) = 39.224 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[20]'
        Info: Total cell delay = 17.414 ns ( 44.40 % )
        Info: Total interconnect delay = 21.810 ns ( 55.60 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.567 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X31_Y28_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 4.063 ns; Loc. = CLKCTRL_G9; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(0.967 ns) + CELL(0.537 ns) = 5.567 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[20]'
        Info: Total cell delay = 1.324 ns ( 23.78 % )
        Info: Total interconnect delay = 4.243 ns ( 76.22 % )
Info: tco from clock "CLOCK_50" to destination pin "SCL_DE2" through register "oneshot_i2c:inst18|i2c_master:inst|scl_ena" is 13.334 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 9.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X28_Y20_N23; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
        Info: 4: + IC(0.978 ns) + CELL(0.787 ns) = 4.684 ns; Loc. = LCFF_X21_Y20_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_clk'
        Info: 5: + IC(4.540 ns) + CELL(0.537 ns) = 9.761 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 1; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|scl_ena'
        Info: Total cell delay = 2.111 ns ( 21.63 % )
        Info: Total interconnect delay = 7.650 ns ( 78.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 1; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|scl_ena'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y20_N8; Fanout = 1; COMB Node = 'oneshot_i2c:inst18|i2c_master:inst|scl~1'
        Info: 3: + IC(2.522 ns) + CELL(2.836 ns) = 5.681 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'SCL_DE2'
        Info: Total cell delay = 3.159 ns ( 55.61 % )
        Info: Total interconnect delay = 2.522 ns ( 44.39 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "WATCH_ST" is 16.541 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
    Info: 2: + IC(6.198 ns) + CELL(0.150 ns) = 7.210 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
    Info: 3: + IC(2.278 ns) + CELL(0.398 ns) = 9.886 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
    Info: 4: + IC(0.269 ns) + CELL(0.275 ns) = 10.430 ns; Loc. = LCCOMB_X34_Y19_N6; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
    Info: 5: + IC(0.965 ns) + CELL(0.419 ns) = 11.814 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 1; COMB Node = 'inst7~0'
    Info: 6: + IC(2.077 ns) + CELL(2.650 ns) = 16.541 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
    Info: Total cell delay = 4.754 ns ( 28.74 % )
    Info: Total interconnect delay = 11.787 ns ( 71.26 % )
Info: th for register "DIG_IN:inst5|B_DI[5]" (data pin = "SW[5]", clock pin = "CLOCK_50") is 2.673 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 7.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N13; Fanout = 9; REG Node = 'SCOMP:inst8|IR[6]'
        Info: 4: + IC(0.777 ns) + CELL(0.150 ns) = 3.837 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.468 ns) + CELL(0.275 ns) = 4.580 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 6: + IC(0.981 ns) + CELL(0.437 ns) = 5.998 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 33; COMB Node = 'inst77'
        Info: 7: + IC(0.506 ns) + CELL(0.537 ns) = 7.041 ns; Loc. = LCFF_X33_Y15_N31; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[5]'
        Info: Total cell delay = 2.186 ns ( 31.05 % )
        Info: Total interconnect delay = 4.855 ns ( 68.95 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'SW[5]'
        Info: 2: + IC(1.054 ns) + CELL(0.149 ns) = 2.192 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 1; COMB Node = 'DIG_IN:inst5|B_DI[5]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.276 ns; Loc. = LCFF_X33_Y15_N31; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[5]'
        Info: Total cell delay = 1.222 ns ( 53.69 % )
        Info: Total interconnect delay = 1.054 ns ( 46.31 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Mon Mar 20 16:19:02 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


