

================================================================
== Vitis HLS Report for 'EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Tue May 20 14:38:32 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   64|   64|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       64|       64|         3|          1|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    408|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     151|    444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln40_fu_110_p2     |         +|   0|  0|   14|           6|           1|
    |add_ln43_fu_185_p2     |         +|   0|  0|   14|           7|           6|
    |icmp_ln40_fu_104_p2    |      icmp|   0|  0|   14|           6|           2|
    |lshr_ln42_1_fu_161_p2  |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_fu_175_p2    |      lshr|   0|  0|  182|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  408|         148|         139|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_289   |   9|          2|    6|         12|
    |i_fu_42                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_289_reg_203                     |   6|   0|    6|          0|
    |i_289_reg_203_pp0_iter1_reg       |   6|   0|    6|          0|
    |i_fu_42                           |   6|   0|    6|          0|
    |t_i_load_1_reg_229                |  64|   0|   64|          0|
    |t_i_load_reg_224                  |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 151|   0|  151|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|t_i_address0            |  out|    4|   ap_memory|                                                    t_i|         array|
|t_i_ce0                 |  out|    1|   ap_memory|                                                    t_i|         array|
|t_i_q0                  |   in|   64|   ap_memory|                                                    t_i|         array|
|t_i_address1            |  out|    4|   ap_memory|                                                    t_i|         array|
|t_i_ce1                 |  out|    1|   ap_memory|                                                    t_i|         array|
|t_i_q1                  |   in|   64|   ap_memory|                                                    t_i|         array|
|SharedSecretA_address0  |  out|    7|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_ce0       |  out|    1|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_we0       |  out|    1|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_d0        |  out|    8|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_address1  |  out|    7|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_ce1       |  out|    1|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_we1       |  out|    1|   ap_memory|                                          SharedSecretA|         array|
|SharedSecretA_d1        |  out|    8|   ap_memory|                                          SharedSecretA|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

