{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processed code written to ./processed_codes/processed_code_cmov_hamm.asm.\n"
     ]
    }
   ],
   "source": [
    "file_name = \"cmov_hamm\"\n",
    "\n",
    "\n",
    "def preprocess_assembly(file_path):\n",
    "    \"\"\"\n",
    "    Preprocess an assembly file by removing comments and empty lines.\n",
    "\n",
    "    Parameters:\n",
    "    file_path (str): Path to the assembly file.\n",
    "    \n",
    "    Returns:\n",
    "    str: Processed assembly code.\n",
    "    \"\"\"\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "\n",
    "    processed_lines = []\n",
    "    \n",
    "    for line in lines:\n",
    "        # Remove comments (anything after '//') and strip whitespace\n",
    "        clean_line = line.split('//')[0].strip()\n",
    "        \n",
    "        # Only add non-empty lines\n",
    "        if clean_line:\n",
    "            processed_lines.append(clean_line)\n",
    "    \n",
    "    return '\\n'.join(processed_lines)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    input_file = f\"{file_name}.asm\"\n",
    "    output_file = f\"./processed_codes/processed_code_{file_name}.asm\"\n",
    "\n",
    "    processed_code = preprocess_assembly(input_file)\n",
    "    \n",
    "    with open(output_file, 'w') as file:\n",
    "        file.write(processed_code)\n",
    "\n",
    "    print(f\"Processed code written to {output_file}.\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def to_18bit_twos_complement(num):\n",
    "    if num < 0:\n",
    "        num = (1 << 18) + num  # Compute two's complement\n",
    "    return format(num & 0x3FFFF, '018b')  # Mask to 18 bits and format\n",
    "def to_26bit_twos_complement(num):\n",
    "    if num < 0:\n",
    "        num = (1 << 26) + num  # Compute two's complement\n",
    "    return format(num & 0x3FFFFFF, '026b')  # Mask to 26 bits and format\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "statements = []\n",
    "\n",
    "with open(f\"./processed_codes/processed_code_{file_name}.asm\") as file:\n",
    "    statements = file.readlines()\n",
    "\n",
    "opcode = \"\"\n",
    "rs = \"\"\n",
    "rd = \"\"\n",
    "rt = \"\"\n",
    "func = \"\"\n",
    "shift_amount = \"00000\"\n",
    "immediate = \"\"\n",
    "\n",
    "instruction_code = \"\"\n",
    "\n",
    "flag = 0\n",
    "\n",
    "# Dictionary mapping instruction to opcode\n",
    "opcode_dict = {\n",
    "    \"add\":  \"000000\",\n",
    "    \"sub\":  \"000000\",\n",
    "    \"nor\":  \"000000\",\n",
    "    \"and\":  \"000000\",\n",
    "    \"or\":   \"000000\",\n",
    "    \"xor\":  \"000000\",\n",
    "    \"not\":  \"000000\",\n",
    "    \"slt\":  \"000000\",\n",
    "    \"sgt\":  \"000000\",\n",
    "    \"sll\":  \"000000\",\n",
    "    \"slr\":  \"000000\",\n",
    "    \"sar\":  \"000000\",\n",
    "    \"inc\":  \"000000\",\n",
    "    \"dec\":  \"000000\",\n",
    "    \"hamm\":  \"000000\",\n",
    "    \"move\": \"000000\",\n",
    "    \"cmov\": \"000000\",\n",
    "    \"ld\":   \"100100\",\n",
    "    \"lui\":  \"010011\",\n",
    "    \"st\":   \"101000\",\n",
    "    \"br\":   \"100000\",\n",
    "    \"call\": \"110001\",\n",
    "    \"ret\":  \"110010\",\n",
    "    \"halt\": \"110100\",\n",
    "    \"nop\":  \"111000\",\n",
    "    \"addi\": \"010000\",\n",
    "    \"subi\": \"010001\",\n",
    "    \"nori\": \"010010\",\n",
    "    \"andi\": \"010100\",\n",
    "    \"ori\":  \"010101\",\n",
    "    \"xori\": \"010110\",\n",
    "    \"noti\": \"010111\",\n",
    "    \"slri\": \"011011\",\n",
    "    \"sari\": \"011100\",\n",
    "    \"slti\": \"011000\",\n",
    "    \"sgti\": \"011001\",\n",
    "    \"lui\":  \"010011\",\n",
    "    \"hami\": \"011111\",\n",
    "    \"bmi\":  \"100001\",\n",
    "    \"bpl\":  \"100010\",\n",
    "    \"bz\":   \"100011\",\n",
    "    \"slli\": \"011010\"\n",
    "}\n",
    "\n",
    "# Dictionary mapping instruction to function code\n",
    "function_code_dict = {\n",
    "    \"add\":  \"000000000\",\n",
    "    \"sub\":  \"000000001\",\n",
    "    \"nor\":  \"000000010\",\n",
    "    \"and\":  \"000000100\",\n",
    "    \"or\":   \"000000101\",\n",
    "    \"xor\":  \"000000110\",\n",
    "    \"not\":  \"000000111\",\n",
    "    \"slt\":  \"000001000\",\n",
    "    \"sgt\":  \"000001001\",\n",
    "    \"sll\":  \"000001010\",\n",
    "    \"slr\":  \"000001011\",\n",
    "    \"sar\":  \"000001100\",\n",
    "    \"inc\":  \"000001101\",\n",
    "    \"dec\":  \"000001110\",\n",
    "    \"hamm\":  \"000001111\",\n",
    "    \"move\": \"000010000\",\n",
    "    \"cmov\": \"000011000\",\n",
    "}\n",
    "\n",
    "\n",
    "type_1 = [\"add\",\"sub\",\"nor\",\"and\",\"or\",\"xor\",\"slt\",\"sgt\",\"sll\",\"slr\",\"sar\",\"cmov\"] # (rs,rt,rd)\n",
    "type_2 = [\"inc\",\"dec\",\"hamm\",\"move\"] # 2 register (rs,rd) rt = 0000\n",
    "\n",
    "type_3 = [\"ld\",\"st\"] # load and st register + indexed address (rt), (base - rs)\n",
    "type_4 = [\"lui\"] # rs and rt\n",
    "\n",
    "type_5 = [\"br\",\"call\"] # 26 bit immediatie\n",
    "type_6 = [\"ret\"] # 1 register (rs) rest 0\n",
    "type_7 = [\"halt\",\"nop\"] # all zeros 26 bits\n",
    "\n",
    "type_8 = [\"addi\",\"subi\",\"nori\",\"andi\",\"ori\",\"xori\",\"noti\",\"slri\",\"sari\",\"slti\",\"sgti\",\"lui\",\"hami\",\"slli\"] # 2 registers and immediate\n",
    "type_9 = [\"bpl\",\"bmi\",\"bz\"]\n",
    "\n",
    "register_dict = {\n",
    "    \"$0\": \"0000\",\n",
    "    \"$1\": \"0001\",\n",
    "    \"$2\": \"0010\",\n",
    "    \"$3\": \"0011\",\n",
    "    \"$4\": \"0100\",\n",
    "    \"$5\": \"0101\",\n",
    "    \"$6\": \"0110\",\n",
    "    \"$7\": \"0111\",\n",
    "    \"$8\": \"1000\",\n",
    "    \"$9\": \"1001\",\n",
    "    \"$10\": \"1010\",\n",
    "    \"$11\": \"1011\",\n",
    "    \"$12\": \"1100\",\n",
    "    \"$13\": \"1101\",\n",
    "    \"$14\": \"1110\",\n",
    "    \"$15\": \"1111\"\n",
    "}\n",
    "\n",
    "with open(f\"./binary_codes/binary_{file_name}.txt\",\"w\") as file:\n",
    "    file.write(f\"memory_initialization_radix=2;\\nmemory_initialization_vector=\\n\")\n",
    "\n",
    "    for i in range(len(statements)):\n",
    "        try:\n",
    "            end = \"\"\n",
    "            if(i== len(statements)-1):\n",
    "                end = \";\"\n",
    "            else: \n",
    "                end = \",\"\n",
    "            statement = statements[i]\n",
    "            statement = statement.strip()\n",
    "            split = statement.split(\" \",maxsplit=1)\n",
    "            split[0] = split[0].split(\"\\n\")[0].strip()\n",
    "            instruction_type = split[0]\n",
    "            if(len(statement) <= 1):\n",
    "                continue\n",
    "            if(instruction_type in type_1 or instruction_type in type_2):\n",
    "                opcode = opcode_dict[split[0]]\n",
    "                func = function_code_dict[split[0]]\n",
    "            else:\n",
    "                opcode = opcode_dict[split[0]]\n",
    "\n",
    "            if instruction_type in type_7:\n",
    "                imm = format(int(0), '026b')\n",
    "                instruction_code = opcode + imm\n",
    "                file.write(f\"{instruction_code};\\n\")\n",
    "                continue\n",
    "       \n",
    "            arguments = (split[1].split('\\n')[0]).split(\",\")\n",
    "            for i in range(len(arguments)):\n",
    "                arguments[i] = arguments[i].strip()\n",
    "                continue\n",
    "            if instruction_type in type_1:\n",
    "                rd = register_dict[arguments[0]]\n",
    "                rs = register_dict[arguments[1]]\n",
    "                rt = register_dict[arguments[2]]\n",
    "                instruction_code = opcode + rs + rt + rd + shift_amount+ func\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_2:\n",
    "                rd = register_dict[arguments[0]]\n",
    "                rs = register_dict[arguments[1]]\n",
    "                rt = \"0000\"\n",
    "                instruction_code = opcode + rs + rt + rd + shift_amount+ func\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_3 :\n",
    "                rt = register_dict[arguments[0]]    # \"$5\"\n",
    "                imm = to_18bit_twos_complement(int(arguments[1].split('(')[0]))  # \"0\"\n",
    "                rs = register_dict[arguments[1].split('(')[1][:-1]]  # \"$3\"\n",
    "                instruction_code = opcode + rs + rt + imm\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_4:\n",
    "                rs = register_dict[arguments[1]]\n",
    "                rt = register_dict[arguments[0]]\n",
    "                imm = to_18bit_twos_complement(int(0))\n",
    "                instruction_code = opcode + rs + rt + imm\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_5:\n",
    "                imm = to_26bit_twos_complement(int(arguments[0]))\n",
    "                instruction_code = opcode + imm\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_6:\n",
    "                rs = register_dict[arguments[0]]\n",
    "                rt = \"0000\"\n",
    "                imm = to_18bit_twos_complement(int(0))\n",
    "                instruction_code = opcode + rs + rt + imm\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_8:\n",
    "                rs = register_dict[arguments[1]]\n",
    "                rt = register_dict[arguments[0]]\n",
    "                imm = to_18bit_twos_complement(int(arguments[2]))\n",
    "                instruction_code = opcode + rs + rt + imm\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "                continue\n",
    "            elif instruction_type in type_9:\n",
    "                rs = register_dict[arguments[0]]\n",
    "                rt = \"0000\"\n",
    "                imm = to_18bit_twos_complement(int(arguments[1]))\n",
    "                instruction_code = opcode + rs + rt + imm\n",
    "                file.write(f\"{instruction_code}{end}\\n\")\n",
    "            else:\n",
    "                print(f\"else branch: {statement}\")\n",
    "        except:\n",
    "            print(f\"error branch: {statement}\")\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
