---
title: HwAgSnsrls_MDD
linkTitle: HwAgSnsrls_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>HwAgSnsrls</strong></p>
<p><strong>VERSION: 4.0</strong></p>
<p><strong>DATE: 17-Nov-2016</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>TATA ELXSI</strong></p>
<p><strong>CHENNAI, INDIA</strong></p>
<p><strong><br />
</strong></p>
<p><strong><u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 57%" />
<col style="width: 14%" />
<col style="width: 11%" />
<col style="width: 16%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>TATA</td>
<td>1.0</td>
<td>29-Jun-2016</td>
</tr>
<tr class="odd">
<td>Implemented design 1.2.0, 1.3.0 and fixed anomaly 6881</td>
<td>Hari Mattupalli</td>
<td>2.0</td>
<td>22-Sep-2016</td>
</tr>
<tr class="even">
<td>Implemented design 1.4.0 and fixed anomaly 7844</td>
<td>Hari Mattupalli</td>
<td>3.0</td>
<td>21-Oct-2016</td>
</tr>
<tr class="odd">
<td>Updated per design rev. 1.6.0</td>
<td>TATA</td>
<td>4.0</td>
<td>17-Nov-2016</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><u>Table of Contents</u></p>
<p><a href="#introduction">1 Introduction <span>5</span></a></p>
<p><a href="#purpose">1.1 Purpose <span>5</span></a></p>
<p><a href="#hwagsnsrls-high-level-description">2 HwAgSnsrls &amp; High-Level Description <span>6</span></a></p>
<p><a href="#design-details-of-software-module">3 Design details of software module <span>7</span></a></p>
<p><a href="#graphical-representation-of-hwagsnsrls">3.1 Graphical representation of HwAgSnsrls <span>7</span></a></p>
<p><a href="#data-flow-diagram">3.2 Data Flow Diagram <span>8</span></a></p>
<p><a href="#component-level-dfd">3.2.1 Component level DFD <span>8</span></a></p>
<p><a href="#function-level-dfd">3.2.2 Function level DFD <span>8</span></a></p>
<p><a href="#constant-data-dictionary">4 Constant Data Dictionary <span>9</span></a></p>
<p><a href="#program-fixed-constants">4.1 Program (fixed) Constants <span>9</span></a></p>
<p><a href="#embedded-constants">4.1.1 Embedded Constants <span>9</span></a></p>
<p><a href="#software-component-implementation">5 Software Component Implementation <span>10</span></a></p>
<p><a href="#sub-module-functions">5.1 Sub-Module Functions <span>10</span></a></p>
<p><a href="#init-hwagsnsrlsinit1">5.1.1 Init: HwAgSnsrlsInit1 <span>10</span></a></p>
<p><a href="#design-rationale">5.1.1.1 Design Rationale <span>10</span></a></p>
<p><a href="#module-outputs">5.1.1.2 Module Outputs <span>10</span></a></p>
<p><a href="#per-hwagsnsrlsper1">5.1.2 Per: HwAgSnsrlsPer1 <span>10</span></a></p>
<p><a href="#design-rationale-1">5.1.2.1 Design Rationale <span>10</span></a></p>
<p><a href="#store-module-inputs-to-local-copies">5.1.2.2 Store Module Inputs to Local copies <span>10</span></a></p>
<p><a href="#processing-of-function">5.1.2.3 (Processing of function)……… <span>10</span></a></p>
<p><a href="#store-local-copy-of-outputs-into-module-outputs">5.1.2.4 Store Local copy of outputs into Module Outputs <span>10</span></a></p>
<p><a href="#server-runnables">5.2 Server Runnables <span>10</span></a></p>
<p><a href="#fsnsrlshwcentr">5.2.1 FSnsrlsHwCentr <span>10</span></a></p>
<p><a href="#design-rationale-2">5.2.1.1 Design Rationale <span>10</span></a></p>
<p><a href="#processing-of-function-1">5.2.1.2 (Processing of function)……… <span>10</span></a></p>
<p><a href="#rstsnsrlshwcentr">5.2.2 RstSnsrlsHwCentr <span>11</span></a></p>
<p><a href="#design-rationale-3">5.2.2.1 Design Rationale <span>11</span></a></p>
<p><a href="#processing-of-function-2">5.2.2.2 (Processing of function)……… <span>11</span></a></p>
<p><a href="#interrupt-functions">5.3 Interrupt Functions <span>11</span></a></p>
<p><a href="#module-internal-local-functions">5.4 Module Internal (Local) Functions <span>11</span></a></p>
<p><a href="#local-function-1">5.4.1 Local Function #1 <span>11</span></a></p>
<p><a href="#design-rationale-4">5.4.1.1 Design Rationale <span>11</span></a></p>
<p><a href="#processing">5.4.1.2 Processing <span>11</span></a></p>
<p><a href="#local-function-2">5.4.2 Local Function #2 <span>12</span></a></p>
<p><a href="#design-rationale-5">5.4.2.1 Design Rationale <span>12</span></a></p>
<p><a href="#processing-1">5.4.2.2 Processing <span>12</span></a></p>
<p><a href="#local-function-3">5.4.3 Local Function #3 <span>12</span></a></p>
<p><a href="#design-rationale-6">5.4.3.1 Design Rationale <span>12</span></a></p>
<p><a href="#processing-2">5.4.3.2 Processing <span>13</span></a></p>
<p><a href="#local-function-4">5.4.4 Local Function #4 <span>13</span></a></p>
<p><a href="#design-rationale-7">5.4.4.1 Design Rationale <span>13</span></a></p>
<p><a href="#processing-3">5.4.4.2 Processing <span>13</span></a></p>
<p><a href="#known-limitations-with-design">6 Known Limitations with Design <span>14</span></a></p>
<p><a href="#unit-test-consideration">7 UNIT TEST CONSIDERATION <span>15</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>16</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>17</span></a></p>
<p><a href="#references">Appendix C References <span>18</span></a></p>
<h1 id="introduction">Introduction</h1>
<h2 id="purpose">Purpose</h2>
<p>MDD for Handwheel Angle Sensorless.</p>
<h1 id="hwagsnsrls-high-level-description">HwAgSnsrls &amp; High-Level Description</h1>
<p>Please refer FDD.</p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-hwagsnsrls">Graphical representation of HwAgSnsrls</h2>
<p><img src="ElectricPowerSteering_RH850_GM_T1XX_website/static/media/image1.jpeg" style="width:4.22917in;height:5.42708in" alt="E:\Doc\SF042A.JPG" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<h3 id="component-level-dfd">Component level DFD</h3>
<p>Please refer FDD.</p>
<h3 id="function-level-dfd">Function level DFD</h3>
<p>Please refer FDD.</p>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table style="width:100%;">
<colgroup>
<col style="width: 59%" />
<col style="width: 18%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Please refer Data Dictionary .m file</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h2 id="init-hwagsnsrlsinit1">Init: HwAgSnsrlsInit1</h2>
<h2 id="design-rationale">Design Rationale</h2>
<p>None</p>
<h2 id="module-outputs">Module Outputs</h2>
<p>None</p>
<h3 class="unnumbered" id="section"></h3>
<h2 id="per-hwagsnsrlsper1">Per: HwAgSnsrlsPer1</h2>
<h2 id="design-rationale-1">Design Rationale</h2>
<p>None</p>
<h2 id="store-module-inputs-to-local-copies">Store Module Inputs to Local copies</h2>
<p>None</p>
<h2 id="processing-of-function"> (Processing of function)………</h2>
<p>Please refer FDD</p>
<h2 id="store-local-copy-of-outputs-into-module-outputs">Store Local copy of outputs into Module Outputs</h2>
<p>Please refer FDD</p>
<h2 id="server-runnables">Server Runnables </h2>
<h2 id="fsnsrlshwcentr"> FSnsrlsHwCentr</h2>
<h2 id="design-rationale-2">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-1"> (Processing of function)………</h2>
<p>Please see FSnsrlsHwCentr block in FDD</p>
<h2 id="rstsnsrlshwcentr"> RstSnsrlsHwCentr</h2>
<h2 id="design-rationale-3">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-2"> (Processing of function)………</h2>
<p>Please see RstSnsrlsHwCentr block in FDD</p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<p>None</p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h2 id="local-function-1">Local Function #1</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>WhlSpdAutocentr</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>WhlFrqVld_Cnt_T_lgc</td>
<td>boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
<tr class="odd">
<td></td>
<td>WhlLeFrq_Hz_T_f32</td>
<td>float32</td>
<td>0.01F</td>
<td>60.0F</td>
</tr>
<tr class="even">
<td></td>
<td>WhlRiFrq_Hz_T_f32</td>
<td>float32</td>
<td>0.01F</td>
<td>60.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>VehSpd_Kph_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>511.0F</td>
</tr>
<tr class="even">
<td></td>
<td>RelHwAg_HwDeg_T_f32</td>
<td>float32</td>
<td>-1440.0F</td>
<td>1440.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>*WhlSpdHwConf_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-4">Design Rationale</h2>
<p>None.</p>
<h2 id="processing">Processing</h2>
<p>Refer to the “WhlSpdAutocentr” block of the Simulink model of the design.</p>
<h2 id="local-function-2">Local Function #2</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>VehDynAutoCentr</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>MotTqCmdCrf_MotNwtMtr_T_f32</td>
<td>float32</td>
<td>-8.8</td>
<td>8.8</td>
</tr>
<tr class="odd">
<td></td>
<td>HwTq_HwNwtMtr_T_f32</td>
<td>float32</td>
<td>-10.0F</td>
<td>10.0F</td>
</tr>
<tr class="even">
<td></td>
<td>VehYawRate_VehDegPerSec_T_f32</td>
<td>float32</td>
<td>-120.0F</td>
<td>120.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>VehSpd_Kph_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>511.0F</td>
</tr>
<tr class="even">
<td></td>
<td>MotVelCrf_MotRadPerSec_T_f32</td>
<td>float32</td>
<td>-1350.0F</td>
<td>1350.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>VehSpdVld_Cnt_T_logl</td>
<td>Boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
<tr class="even">
<td></td>
<td>RelHwAg_HwDeg_T_f32</td>
<td>float32</td>
<td>-1440.0F</td>
<td>1440.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>*VehDynHwConf_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 class="unnumbered" id="section-1"></h2>
<h2 id="design-rationale-5">Design Rationale</h2>
<p>None.</p>
<h2 id="processing-1">Processing</h2>
<p>Refer to the “VehDynAutoCentr” block of the Simulink model of the design.</p>
<h2 id="local-function-3">Local Function #3</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>PinionTqCalcandLpFilOneEna</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>MotTqCmdCrf_MotNwtMtr_T_f32</td>
<td>float32</td>
<td>-8.8</td>
<td>8.8</td>
</tr>
<tr class="odd">
<td></td>
<td>HwTq_HwNwtMtr_T_f32</td>
<td>float32</td>
<td>-10.0F</td>
<td>10.0F</td>
</tr>
<tr class="even">
<td></td>
<td>VehYawRate_VehDegPerSec_T_f32</td>
<td>float32</td>
<td>-120.0F</td>
<td>120.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>VehSpd_Kph_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>511.0F</td>
</tr>
<tr class="even">
<td></td>
<td>MotVelCrf_MotRadPerSec_T_f32</td>
<td>float32</td>
<td>-1350.0F</td>
<td>1350.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>VehSpdVld_Cnt_T_logl</td>
<td>boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
<tr class="even">
<td></td>
<td>RelHwAg_HwDeg_T_f32</td>
<td>float32</td>
<td>-1440.0F</td>
<td>1440.0F</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>FilOneEna_MilliSec_T_lgc</td>
<td>boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-6">Design Rationale</h2>
<p>None.</p>
<h2 id="processing-2">Processing</h2>
<p>Refer to the “PinionTqCalc” and “LpFilOneEna” blocks of the Simulink model of the design.</p>
<h2 id="local-function-4">Local Function #4</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ArbtrtnSmthng</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>FCentrHwConf_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>VehDynHwConf_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="even">
<td></td>
<td>WhlSpdHwConf_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="odd">
<td></td>
<td>RelHwAg_HwDeg_T_f32</td>
<td>float32</td>
<td>-1440.0F</td>
<td>1440.0F</td>
</tr>
<tr class="even">
<td></td>
<td>*LrndHwConf_Uls_T_f32</td>
<td>float32</td>
<td>0.0F</td>
<td>1.0F</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-7">Design Rationale</h2>
<p>None.</p>
<h2 id="processing-3">Processing</h2>
<p>Please refer to the “Arbitration” and “Smoothing” blocks of the Simulink model of the design.</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None.</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>None.</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:<a href="http://www.autosar.org/download/R4.0/AUTOSAR_SWS_MemoryMapping.pdf">AUTOSAR_SWS_MemoryMapping.pdf</a>)</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.00.00</td>
</tr>
<tr class="odd">
<td>3</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>1.0</td>
</tr>
<tr class="even">
<td>4</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Coding Standards.doc</a></td>
<td>2.1</td>
</tr>
<tr class="odd">
<td>5</td>
<td>FDD : SF042A_HwAgSnsrls_Design</td>
<td>See Synergy Sub-project version</td>
</tr>
</tbody>
</table>
