version 3
E:/Programs/VHDL/Seq_CKT_MANO_Pg234/SOURCE.vhd
SOURCE
VHDL
VHDL
TBW.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
10000000
10000000
5000000
5000000
0
DUAL
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
O
CLK
X
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
O_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
X
O
SIGNAL_ORDER_END
-X-X-X-

