// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_81 (
        ap_clk,
        ap_rst,
        x_1_val,
        x_3_val,
        x_4_val,
        x_6_val,
        x_9_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_6_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_298_p2;
reg   [0:0] icmp_ln86_reg_1286;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1286_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1286_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1286_pp0_iter3_reg;
wire   [0:0] icmp_ln86_528_fu_304_p2;
reg   [0:0] icmp_ln86_528_reg_1297;
wire   [0:0] icmp_ln86_529_fu_310_p2;
reg   [0:0] icmp_ln86_529_reg_1302;
reg   [0:0] icmp_ln86_529_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_529_reg_1302_pp0_iter2_reg;
wire   [0:0] icmp_ln86_530_fu_316_p2;
reg   [0:0] icmp_ln86_530_reg_1308;
wire   [0:0] icmp_ln86_531_fu_322_p2;
reg   [0:0] icmp_ln86_531_reg_1314;
reg   [0:0] icmp_ln86_531_reg_1314_pp0_iter1_reg;
wire   [0:0] icmp_ln86_532_fu_328_p2;
reg   [0:0] icmp_ln86_532_reg_1320;
reg   [0:0] icmp_ln86_532_reg_1320_pp0_iter1_reg;
reg   [0:0] icmp_ln86_532_reg_1320_pp0_iter2_reg;
reg   [0:0] icmp_ln86_532_reg_1320_pp0_iter3_reg;
wire   [0:0] icmp_ln86_533_fu_334_p2;
reg   [0:0] icmp_ln86_533_reg_1326;
reg   [0:0] icmp_ln86_533_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_533_reg_1326_pp0_iter2_reg;
reg   [0:0] icmp_ln86_533_reg_1326_pp0_iter3_reg;
wire   [0:0] icmp_ln86_534_fu_340_p2;
reg   [0:0] icmp_ln86_534_reg_1332;
wire   [0:0] icmp_ln86_535_fu_346_p2;
reg   [0:0] icmp_ln86_535_reg_1338;
reg   [0:0] icmp_ln86_535_reg_1338_pp0_iter1_reg;
wire   [0:0] icmp_ln86_536_fu_352_p2;
reg   [0:0] icmp_ln86_536_reg_1344;
reg   [0:0] icmp_ln86_536_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_536_reg_1344_pp0_iter2_reg;
wire   [0:0] icmp_ln86_537_fu_358_p2;
reg   [0:0] icmp_ln86_537_reg_1350;
reg   [0:0] icmp_ln86_537_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_537_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_537_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_538_fu_364_p2;
reg   [0:0] icmp_ln86_538_reg_1356;
reg   [0:0] icmp_ln86_538_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_538_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_538_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_539_fu_370_p2;
reg   [0:0] icmp_ln86_539_reg_1362;
reg   [0:0] icmp_ln86_539_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_539_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_539_reg_1362_pp0_iter3_reg;
reg   [0:0] icmp_ln86_539_reg_1362_pp0_iter4_reg;
wire   [0:0] icmp_ln86_540_fu_376_p2;
reg   [0:0] icmp_ln86_540_reg_1368;
reg   [0:0] icmp_ln86_540_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_540_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_540_reg_1368_pp0_iter3_reg;
reg   [0:0] icmp_ln86_540_reg_1368_pp0_iter4_reg;
reg   [0:0] icmp_ln86_540_reg_1368_pp0_iter5_reg;
wire   [0:0] icmp_ln86_541_fu_382_p2;
reg   [0:0] icmp_ln86_541_reg_1374;
reg   [0:0] icmp_ln86_541_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_541_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_541_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_541_reg_1374_pp0_iter4_reg;
reg   [0:0] icmp_ln86_541_reg_1374_pp0_iter5_reg;
reg   [0:0] icmp_ln86_541_reg_1374_pp0_iter6_reg;
wire   [0:0] icmp_ln86_542_fu_388_p2;
reg   [0:0] icmp_ln86_542_reg_1380;
reg   [0:0] icmp_ln86_542_reg_1380_pp0_iter1_reg;
wire   [0:0] icmp_ln86_543_fu_394_p2;
reg   [0:0] icmp_ln86_543_reg_1385;
wire   [0:0] icmp_ln86_544_fu_400_p2;
reg   [0:0] icmp_ln86_544_reg_1390;
reg   [0:0] icmp_ln86_544_reg_1390_pp0_iter1_reg;
wire   [0:0] icmp_ln86_545_fu_406_p2;
reg   [0:0] icmp_ln86_545_reg_1395;
reg   [0:0] icmp_ln86_545_reg_1395_pp0_iter1_reg;
wire   [0:0] icmp_ln86_546_fu_412_p2;
reg   [0:0] icmp_ln86_546_reg_1400;
reg   [0:0] icmp_ln86_546_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_546_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_547_fu_418_p2;
reg   [0:0] icmp_ln86_547_reg_1405;
reg   [0:0] icmp_ln86_547_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_547_reg_1405_pp0_iter2_reg;
wire   [0:0] icmp_ln86_548_fu_424_p2;
reg   [0:0] icmp_ln86_548_reg_1410;
reg   [0:0] icmp_ln86_548_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_548_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_549_fu_430_p2;
reg   [0:0] icmp_ln86_549_reg_1415;
reg   [0:0] icmp_ln86_549_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_549_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_549_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_550_fu_436_p2;
reg   [0:0] icmp_ln86_550_reg_1420;
reg   [0:0] icmp_ln86_550_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_550_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_550_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_551_fu_442_p2;
reg   [0:0] icmp_ln86_551_reg_1425;
reg   [0:0] icmp_ln86_551_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_551_reg_1425_pp0_iter2_reg;
reg   [0:0] icmp_ln86_551_reg_1425_pp0_iter3_reg;
wire   [0:0] icmp_ln86_552_fu_448_p2;
reg   [0:0] icmp_ln86_552_reg_1430;
reg   [0:0] icmp_ln86_552_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_552_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_552_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_552_reg_1430_pp0_iter4_reg;
wire   [0:0] icmp_ln86_553_fu_454_p2;
reg   [0:0] icmp_ln86_553_reg_1435;
reg   [0:0] icmp_ln86_553_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_553_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_553_reg_1435_pp0_iter3_reg;
reg   [0:0] icmp_ln86_553_reg_1435_pp0_iter4_reg;
wire   [0:0] icmp_ln86_554_fu_460_p2;
reg   [0:0] icmp_ln86_554_reg_1440;
reg   [0:0] icmp_ln86_554_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_554_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_554_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_554_reg_1440_pp0_iter4_reg;
wire   [0:0] icmp_ln86_555_fu_466_p2;
reg   [0:0] icmp_ln86_555_reg_1445;
reg   [0:0] icmp_ln86_555_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_555_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_555_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_555_reg_1445_pp0_iter4_reg;
reg   [0:0] icmp_ln86_555_reg_1445_pp0_iter5_reg;
wire   [0:0] icmp_ln86_556_fu_472_p2;
reg   [0:0] icmp_ln86_556_reg_1450;
reg   [0:0] icmp_ln86_556_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_556_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_556_reg_1450_pp0_iter3_reg;
reg   [0:0] icmp_ln86_556_reg_1450_pp0_iter4_reg;
reg   [0:0] icmp_ln86_556_reg_1450_pp0_iter5_reg;
wire   [0:0] icmp_ln86_557_fu_478_p2;
reg   [0:0] icmp_ln86_557_reg_1455;
reg   [0:0] icmp_ln86_557_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_557_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_557_reg_1455_pp0_iter3_reg;
reg   [0:0] icmp_ln86_557_reg_1455_pp0_iter4_reg;
reg   [0:0] icmp_ln86_557_reg_1455_pp0_iter5_reg;
reg   [0:0] icmp_ln86_557_reg_1455_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_484_p2;
reg   [0:0] and_ln102_reg_1460;
reg   [0:0] and_ln102_reg_1460_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1460_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_495_p2;
reg   [0:0] and_ln104_reg_1470;
wire   [0:0] and_ln102_654_fu_500_p2;
reg   [0:0] and_ln102_654_reg_1476;
wire   [0:0] and_ln104_100_fu_509_p2;
reg   [0:0] and_ln104_100_reg_1483;
wire   [0:0] and_ln102_658_fu_514_p2;
reg   [0:0] and_ln102_658_reg_1488;
wire   [0:0] and_ln102_659_fu_524_p2;
reg   [0:0] and_ln102_659_reg_1494;
wire   [0:0] or_ln117_fu_540_p2;
reg   [0:0] or_ln117_reg_1500;
wire   [0:0] xor_ln104_fu_546_p2;
reg   [0:0] xor_ln104_reg_1505;
wire   [0:0] and_ln102_655_fu_551_p2;
reg   [0:0] and_ln102_655_reg_1511;
wire   [0:0] and_ln104_101_fu_560_p2;
reg   [0:0] and_ln104_101_reg_1517;
reg   [0:0] and_ln104_101_reg_1517_pp0_iter3_reg;
wire   [0:0] and_ln102_660_fu_570_p2;
reg   [0:0] and_ln102_660_reg_1523;
wire   [3:0] select_ln117_521_fu_671_p3;
reg   [3:0] select_ln117_521_reg_1528;
wire   [0:0] or_ln117_474_fu_678_p2;
reg   [0:0] or_ln117_474_reg_1533;
wire   [0:0] and_ln102_653_fu_683_p2;
reg   [0:0] and_ln102_653_reg_1539;
wire   [0:0] and_ln104_99_fu_692_p2;
reg   [0:0] and_ln104_99_reg_1545;
wire   [0:0] and_ln102_656_fu_697_p2;
reg   [0:0] and_ln102_656_reg_1551;
wire   [0:0] and_ln102_662_fu_711_p2;
reg   [0:0] and_ln102_662_reg_1557;
wire   [0:0] or_ln117_478_fu_785_p2;
reg   [0:0] or_ln117_478_reg_1563;
wire   [3:0] select_ln117_527_fu_799_p3;
reg   [3:0] select_ln117_527_reg_1568;
wire   [0:0] and_ln104_102_fu_812_p2;
reg   [0:0] and_ln104_102_reg_1573;
wire   [0:0] and_ln102_657_fu_817_p2;
reg   [0:0] and_ln102_657_reg_1578;
reg   [0:0] and_ln102_657_reg_1578_pp0_iter5_reg;
wire   [0:0] and_ln104_103_fu_826_p2;
reg   [0:0] and_ln104_103_reg_1585;
reg   [0:0] and_ln104_103_reg_1585_pp0_iter5_reg;
reg   [0:0] and_ln104_103_reg_1585_pp0_iter6_reg;
wire   [0:0] and_ln102_663_fu_841_p2;
reg   [0:0] and_ln102_663_reg_1591;
wire   [0:0] or_ln117_483_fu_924_p2;
reg   [0:0] or_ln117_483_reg_1596;
wire   [4:0] select_ln117_533_fu_936_p3;
reg   [4:0] select_ln117_533_reg_1601;
wire   [0:0] or_ln117_485_fu_944_p2;
reg   [0:0] or_ln117_485_reg_1606;
wire   [0:0] or_ln117_487_fu_950_p2;
reg   [0:0] or_ln117_487_reg_1612;
reg   [0:0] or_ln117_487_reg_1612_pp0_iter5_reg;
wire   [0:0] or_ln117_489_fu_1026_p2;
reg   [0:0] or_ln117_489_reg_1620;
wire   [4:0] select_ln117_539_fu_1039_p3;
reg   [4:0] select_ln117_539_reg_1625;
wire   [0:0] or_ln117_493_fu_1101_p2;
reg   [0:0] or_ln117_493_reg_1630;
wire   [4:0] select_ln117_543_fu_1115_p3;
reg   [4:0] select_ln117_543_reg_1635;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_250_fu_490_p2;
wire   [0:0] xor_ln104_252_fu_504_p2;
wire   [0:0] xor_ln104_256_fu_519_p2;
wire   [0:0] and_ln102_667_fu_529_p2;
wire   [0:0] and_ln102_668_fu_534_p2;
wire   [0:0] xor_ln104_253_fu_555_p2;
wire   [0:0] xor_ln104_257_fu_565_p2;
wire   [0:0] and_ln102_670_fu_583_p2;
wire   [0:0] and_ln102_666_fu_575_p2;
wire   [0:0] xor_ln117_fu_593_p2;
wire   [1:0] zext_ln117_fu_599_p1;
wire   [1:0] select_ln117_fu_603_p3;
wire   [1:0] select_ln117_516_fu_610_p3;
wire   [0:0] and_ln102_669_fu_579_p2;
wire   [2:0] zext_ln117_55_fu_617_p1;
wire   [0:0] or_ln117_470_fu_621_p2;
wire   [2:0] select_ln117_517_fu_626_p3;
wire   [0:0] or_ln117_471_fu_633_p2;
wire   [0:0] and_ln102_671_fu_588_p2;
wire   [2:0] select_ln117_518_fu_637_p3;
wire   [0:0] or_ln117_472_fu_645_p2;
wire   [2:0] select_ln117_519_fu_651_p3;
wire   [2:0] select_ln117_520_fu_659_p3;
wire   [3:0] zext_ln117_56_fu_667_p1;
wire   [0:0] xor_ln104_251_fu_687_p2;
wire   [0:0] xor_ln104_258_fu_702_p2;
wire   [0:0] and_ln102_673_fu_720_p2;
wire   [0:0] and_ln102_661_fu_707_p2;
wire   [0:0] and_ln102_672_fu_716_p2;
wire   [0:0] or_ln117_473_fu_735_p2;
wire   [0:0] and_ln102_674_fu_725_p2;
wire   [3:0] select_ln117_522_fu_740_p3;
wire   [0:0] or_ln117_475_fu_747_p2;
wire   [3:0] select_ln117_523_fu_752_p3;
wire   [0:0] or_ln117_476_fu_759_p2;
wire   [0:0] and_ln102_675_fu_730_p2;
wire   [3:0] select_ln117_524_fu_763_p3;
wire   [0:0] or_ln117_477_fu_771_p2;
wire   [3:0] select_ln117_525_fu_777_p3;
wire   [3:0] select_ln117_526_fu_791_p3;
wire   [0:0] xor_ln104_254_fu_807_p2;
wire   [0:0] xor_ln104_255_fu_821_p2;
wire   [0:0] xor_ln104_259_fu_831_p2;
wire   [0:0] and_ln102_676_fu_846_p2;
wire   [0:0] xor_ln104_260_fu_836_p2;
wire   [0:0] and_ln102_679_fu_860_p2;
wire   [0:0] and_ln102_677_fu_851_p2;
wire   [0:0] or_ln117_479_fu_870_p2;
wire   [3:0] select_ln117_528_fu_875_p3;
wire   [0:0] and_ln102_678_fu_856_p2;
wire   [4:0] zext_ln117_57_fu_882_p1;
wire   [0:0] or_ln117_480_fu_886_p2;
wire   [4:0] select_ln117_529_fu_891_p3;
wire   [0:0] or_ln117_481_fu_898_p2;
wire   [0:0] and_ln102_680_fu_865_p2;
wire   [4:0] select_ln117_530_fu_902_p3;
wire   [0:0] or_ln117_482_fu_910_p2;
wire   [4:0] select_ln117_531_fu_916_p3;
wire   [4:0] select_ln117_532_fu_928_p3;
wire   [0:0] xor_ln104_261_fu_954_p2;
wire   [0:0] and_ln102_682_fu_967_p2;
wire   [0:0] and_ln102_664_fu_959_p2;
wire   [0:0] and_ln102_681_fu_963_p2;
wire   [0:0] or_ln117_484_fu_982_p2;
wire   [0:0] and_ln102_683_fu_972_p2;
wire   [4:0] select_ln117_534_fu_987_p3;
wire   [0:0] or_ln117_486_fu_994_p2;
wire   [4:0] select_ln117_535_fu_999_p3;
wire   [0:0] and_ln102_684_fu_977_p2;
wire   [4:0] select_ln117_536_fu_1006_p3;
wire   [0:0] or_ln117_488_fu_1014_p2;
wire   [4:0] select_ln117_537_fu_1019_p3;
wire   [4:0] select_ln117_538_fu_1031_p3;
wire   [0:0] xor_ln104_262_fu_1047_p2;
wire   [0:0] and_ln102_685_fu_1056_p2;
wire   [0:0] and_ln102_665_fu_1052_p2;
wire   [0:0] and_ln102_686_fu_1061_p2;
wire   [0:0] or_ln117_490_fu_1071_p2;
wire   [0:0] or_ln117_491_fu_1076_p2;
wire   [0:0] and_ln102_687_fu_1066_p2;
wire   [4:0] select_ln117_540_fu_1080_p3;
wire   [0:0] or_ln117_492_fu_1087_p2;
wire   [4:0] select_ln117_541_fu_1093_p3;
wire   [4:0] select_ln117_542_fu_1107_p3;
wire   [0:0] xor_ln104_263_fu_1123_p2;
wire   [0:0] and_ln102_688_fu_1128_p2;
wire   [0:0] and_ln102_689_fu_1133_p2;
wire   [0:0] or_ln117_494_fu_1138_p2;
wire   [11:0] agg_result_fu_1150_p65;
wire   [4:0] agg_result_fu_1150_p66;
wire   [11:0] agg_result_fu_1150_p67;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1150_p1;
wire   [4:0] agg_result_fu_1150_p3;
wire   [4:0] agg_result_fu_1150_p5;
wire   [4:0] agg_result_fu_1150_p7;
wire   [4:0] agg_result_fu_1150_p9;
wire   [4:0] agg_result_fu_1150_p11;
wire   [4:0] agg_result_fu_1150_p13;
wire   [4:0] agg_result_fu_1150_p15;
wire   [4:0] agg_result_fu_1150_p17;
wire   [4:0] agg_result_fu_1150_p19;
wire   [4:0] agg_result_fu_1150_p21;
wire   [4:0] agg_result_fu_1150_p23;
wire   [4:0] agg_result_fu_1150_p25;
wire   [4:0] agg_result_fu_1150_p27;
wire   [4:0] agg_result_fu_1150_p29;
wire   [4:0] agg_result_fu_1150_p31;
wire  signed [4:0] agg_result_fu_1150_p33;
wire  signed [4:0] agg_result_fu_1150_p35;
wire  signed [4:0] agg_result_fu_1150_p37;
wire  signed [4:0] agg_result_fu_1150_p39;
wire  signed [4:0] agg_result_fu_1150_p41;
wire  signed [4:0] agg_result_fu_1150_p43;
wire  signed [4:0] agg_result_fu_1150_p45;
wire  signed [4:0] agg_result_fu_1150_p47;
wire  signed [4:0] agg_result_fu_1150_p49;
wire  signed [4:0] agg_result_fu_1150_p51;
wire  signed [4:0] agg_result_fu_1150_p53;
wire  signed [4:0] agg_result_fu_1150_p55;
wire  signed [4:0] agg_result_fu_1150_p57;
wire  signed [4:0] agg_result_fu_1150_p59;
wire  signed [4:0] agg_result_fu_1150_p61;
wire  signed [4:0] agg_result_fu_1150_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x6_U276(
    .din0(12'd4093),
    .din1(12'd537),
    .din2(12'd776),
    .din3(12'd3936),
    .din4(12'd3843),
    .din5(12'd349),
    .din6(12'd3974),
    .din7(12'd390),
    .din8(12'd542),
    .din9(12'd3942),
    .din10(12'd724),
    .din11(12'd298),
    .din12(12'd3797),
    .din13(12'd270),
    .din14(12'd185),
    .din15(12'd4012),
    .din16(12'd100),
    .din17(12'd306),
    .din18(12'd599),
    .din19(12'd267),
    .din20(12'd627),
    .din21(12'd85),
    .din22(12'd3573),
    .din23(12'd436),
    .din24(12'd3995),
    .din25(12'd1548),
    .din26(12'd586),
    .din27(12'd151),
    .din28(12'd4001),
    .din29(12'd387),
    .din30(12'd44),
    .din31(12'd190),
    .def(agg_result_fu_1150_p65),
    .sel(agg_result_fu_1150_p66),
    .dout(agg_result_fu_1150_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_653_reg_1539 <= and_ln102_653_fu_683_p2;
        and_ln102_654_reg_1476 <= and_ln102_654_fu_500_p2;
        and_ln102_655_reg_1511 <= and_ln102_655_fu_551_p2;
        and_ln102_656_reg_1551 <= and_ln102_656_fu_697_p2;
        and_ln102_657_reg_1578 <= and_ln102_657_fu_817_p2;
        and_ln102_657_reg_1578_pp0_iter5_reg <= and_ln102_657_reg_1578;
        and_ln102_658_reg_1488 <= and_ln102_658_fu_514_p2;
        and_ln102_659_reg_1494 <= and_ln102_659_fu_524_p2;
        and_ln102_660_reg_1523 <= and_ln102_660_fu_570_p2;
        and_ln102_662_reg_1557 <= and_ln102_662_fu_711_p2;
        and_ln102_663_reg_1591 <= and_ln102_663_fu_841_p2;
        and_ln102_reg_1460 <= and_ln102_fu_484_p2;
        and_ln102_reg_1460_pp0_iter1_reg <= and_ln102_reg_1460;
        and_ln102_reg_1460_pp0_iter2_reg <= and_ln102_reg_1460_pp0_iter1_reg;
        and_ln104_100_reg_1483 <= and_ln104_100_fu_509_p2;
        and_ln104_101_reg_1517 <= and_ln104_101_fu_560_p2;
        and_ln104_101_reg_1517_pp0_iter3_reg <= and_ln104_101_reg_1517;
        and_ln104_102_reg_1573 <= and_ln104_102_fu_812_p2;
        and_ln104_103_reg_1585 <= and_ln104_103_fu_826_p2;
        and_ln104_103_reg_1585_pp0_iter5_reg <= and_ln104_103_reg_1585;
        and_ln104_103_reg_1585_pp0_iter6_reg <= and_ln104_103_reg_1585_pp0_iter5_reg;
        and_ln104_99_reg_1545 <= and_ln104_99_fu_692_p2;
        and_ln104_reg_1470 <= and_ln104_fu_495_p2;
        icmp_ln86_528_reg_1297 <= icmp_ln86_528_fu_304_p2;
        icmp_ln86_529_reg_1302 <= icmp_ln86_529_fu_310_p2;
        icmp_ln86_529_reg_1302_pp0_iter1_reg <= icmp_ln86_529_reg_1302;
        icmp_ln86_529_reg_1302_pp0_iter2_reg <= icmp_ln86_529_reg_1302_pp0_iter1_reg;
        icmp_ln86_530_reg_1308 <= icmp_ln86_530_fu_316_p2;
        icmp_ln86_531_reg_1314 <= icmp_ln86_531_fu_322_p2;
        icmp_ln86_531_reg_1314_pp0_iter1_reg <= icmp_ln86_531_reg_1314;
        icmp_ln86_532_reg_1320 <= icmp_ln86_532_fu_328_p2;
        icmp_ln86_532_reg_1320_pp0_iter1_reg <= icmp_ln86_532_reg_1320;
        icmp_ln86_532_reg_1320_pp0_iter2_reg <= icmp_ln86_532_reg_1320_pp0_iter1_reg;
        icmp_ln86_532_reg_1320_pp0_iter3_reg <= icmp_ln86_532_reg_1320_pp0_iter2_reg;
        icmp_ln86_533_reg_1326 <= icmp_ln86_533_fu_334_p2;
        icmp_ln86_533_reg_1326_pp0_iter1_reg <= icmp_ln86_533_reg_1326;
        icmp_ln86_533_reg_1326_pp0_iter2_reg <= icmp_ln86_533_reg_1326_pp0_iter1_reg;
        icmp_ln86_533_reg_1326_pp0_iter3_reg <= icmp_ln86_533_reg_1326_pp0_iter2_reg;
        icmp_ln86_534_reg_1332 <= icmp_ln86_534_fu_340_p2;
        icmp_ln86_535_reg_1338 <= icmp_ln86_535_fu_346_p2;
        icmp_ln86_535_reg_1338_pp0_iter1_reg <= icmp_ln86_535_reg_1338;
        icmp_ln86_536_reg_1344 <= icmp_ln86_536_fu_352_p2;
        icmp_ln86_536_reg_1344_pp0_iter1_reg <= icmp_ln86_536_reg_1344;
        icmp_ln86_536_reg_1344_pp0_iter2_reg <= icmp_ln86_536_reg_1344_pp0_iter1_reg;
        icmp_ln86_537_reg_1350 <= icmp_ln86_537_fu_358_p2;
        icmp_ln86_537_reg_1350_pp0_iter1_reg <= icmp_ln86_537_reg_1350;
        icmp_ln86_537_reg_1350_pp0_iter2_reg <= icmp_ln86_537_reg_1350_pp0_iter1_reg;
        icmp_ln86_537_reg_1350_pp0_iter3_reg <= icmp_ln86_537_reg_1350_pp0_iter2_reg;
        icmp_ln86_538_reg_1356 <= icmp_ln86_538_fu_364_p2;
        icmp_ln86_538_reg_1356_pp0_iter1_reg <= icmp_ln86_538_reg_1356;
        icmp_ln86_538_reg_1356_pp0_iter2_reg <= icmp_ln86_538_reg_1356_pp0_iter1_reg;
        icmp_ln86_538_reg_1356_pp0_iter3_reg <= icmp_ln86_538_reg_1356_pp0_iter2_reg;
        icmp_ln86_539_reg_1362 <= icmp_ln86_539_fu_370_p2;
        icmp_ln86_539_reg_1362_pp0_iter1_reg <= icmp_ln86_539_reg_1362;
        icmp_ln86_539_reg_1362_pp0_iter2_reg <= icmp_ln86_539_reg_1362_pp0_iter1_reg;
        icmp_ln86_539_reg_1362_pp0_iter3_reg <= icmp_ln86_539_reg_1362_pp0_iter2_reg;
        icmp_ln86_539_reg_1362_pp0_iter4_reg <= icmp_ln86_539_reg_1362_pp0_iter3_reg;
        icmp_ln86_540_reg_1368 <= icmp_ln86_540_fu_376_p2;
        icmp_ln86_540_reg_1368_pp0_iter1_reg <= icmp_ln86_540_reg_1368;
        icmp_ln86_540_reg_1368_pp0_iter2_reg <= icmp_ln86_540_reg_1368_pp0_iter1_reg;
        icmp_ln86_540_reg_1368_pp0_iter3_reg <= icmp_ln86_540_reg_1368_pp0_iter2_reg;
        icmp_ln86_540_reg_1368_pp0_iter4_reg <= icmp_ln86_540_reg_1368_pp0_iter3_reg;
        icmp_ln86_540_reg_1368_pp0_iter5_reg <= icmp_ln86_540_reg_1368_pp0_iter4_reg;
        icmp_ln86_541_reg_1374 <= icmp_ln86_541_fu_382_p2;
        icmp_ln86_541_reg_1374_pp0_iter1_reg <= icmp_ln86_541_reg_1374;
        icmp_ln86_541_reg_1374_pp0_iter2_reg <= icmp_ln86_541_reg_1374_pp0_iter1_reg;
        icmp_ln86_541_reg_1374_pp0_iter3_reg <= icmp_ln86_541_reg_1374_pp0_iter2_reg;
        icmp_ln86_541_reg_1374_pp0_iter4_reg <= icmp_ln86_541_reg_1374_pp0_iter3_reg;
        icmp_ln86_541_reg_1374_pp0_iter5_reg <= icmp_ln86_541_reg_1374_pp0_iter4_reg;
        icmp_ln86_541_reg_1374_pp0_iter6_reg <= icmp_ln86_541_reg_1374_pp0_iter5_reg;
        icmp_ln86_542_reg_1380 <= icmp_ln86_542_fu_388_p2;
        icmp_ln86_542_reg_1380_pp0_iter1_reg <= icmp_ln86_542_reg_1380;
        icmp_ln86_543_reg_1385 <= icmp_ln86_543_fu_394_p2;
        icmp_ln86_544_reg_1390 <= icmp_ln86_544_fu_400_p2;
        icmp_ln86_544_reg_1390_pp0_iter1_reg <= icmp_ln86_544_reg_1390;
        icmp_ln86_545_reg_1395 <= icmp_ln86_545_fu_406_p2;
        icmp_ln86_545_reg_1395_pp0_iter1_reg <= icmp_ln86_545_reg_1395;
        icmp_ln86_546_reg_1400 <= icmp_ln86_546_fu_412_p2;
        icmp_ln86_546_reg_1400_pp0_iter1_reg <= icmp_ln86_546_reg_1400;
        icmp_ln86_546_reg_1400_pp0_iter2_reg <= icmp_ln86_546_reg_1400_pp0_iter1_reg;
        icmp_ln86_547_reg_1405 <= icmp_ln86_547_fu_418_p2;
        icmp_ln86_547_reg_1405_pp0_iter1_reg <= icmp_ln86_547_reg_1405;
        icmp_ln86_547_reg_1405_pp0_iter2_reg <= icmp_ln86_547_reg_1405_pp0_iter1_reg;
        icmp_ln86_548_reg_1410 <= icmp_ln86_548_fu_424_p2;
        icmp_ln86_548_reg_1410_pp0_iter1_reg <= icmp_ln86_548_reg_1410;
        icmp_ln86_548_reg_1410_pp0_iter2_reg <= icmp_ln86_548_reg_1410_pp0_iter1_reg;
        icmp_ln86_549_reg_1415 <= icmp_ln86_549_fu_430_p2;
        icmp_ln86_549_reg_1415_pp0_iter1_reg <= icmp_ln86_549_reg_1415;
        icmp_ln86_549_reg_1415_pp0_iter2_reg <= icmp_ln86_549_reg_1415_pp0_iter1_reg;
        icmp_ln86_549_reg_1415_pp0_iter3_reg <= icmp_ln86_549_reg_1415_pp0_iter2_reg;
        icmp_ln86_550_reg_1420 <= icmp_ln86_550_fu_436_p2;
        icmp_ln86_550_reg_1420_pp0_iter1_reg <= icmp_ln86_550_reg_1420;
        icmp_ln86_550_reg_1420_pp0_iter2_reg <= icmp_ln86_550_reg_1420_pp0_iter1_reg;
        icmp_ln86_550_reg_1420_pp0_iter3_reg <= icmp_ln86_550_reg_1420_pp0_iter2_reg;
        icmp_ln86_551_reg_1425 <= icmp_ln86_551_fu_442_p2;
        icmp_ln86_551_reg_1425_pp0_iter1_reg <= icmp_ln86_551_reg_1425;
        icmp_ln86_551_reg_1425_pp0_iter2_reg <= icmp_ln86_551_reg_1425_pp0_iter1_reg;
        icmp_ln86_551_reg_1425_pp0_iter3_reg <= icmp_ln86_551_reg_1425_pp0_iter2_reg;
        icmp_ln86_552_reg_1430 <= icmp_ln86_552_fu_448_p2;
        icmp_ln86_552_reg_1430_pp0_iter1_reg <= icmp_ln86_552_reg_1430;
        icmp_ln86_552_reg_1430_pp0_iter2_reg <= icmp_ln86_552_reg_1430_pp0_iter1_reg;
        icmp_ln86_552_reg_1430_pp0_iter3_reg <= icmp_ln86_552_reg_1430_pp0_iter2_reg;
        icmp_ln86_552_reg_1430_pp0_iter4_reg <= icmp_ln86_552_reg_1430_pp0_iter3_reg;
        icmp_ln86_553_reg_1435 <= icmp_ln86_553_fu_454_p2;
        icmp_ln86_553_reg_1435_pp0_iter1_reg <= icmp_ln86_553_reg_1435;
        icmp_ln86_553_reg_1435_pp0_iter2_reg <= icmp_ln86_553_reg_1435_pp0_iter1_reg;
        icmp_ln86_553_reg_1435_pp0_iter3_reg <= icmp_ln86_553_reg_1435_pp0_iter2_reg;
        icmp_ln86_553_reg_1435_pp0_iter4_reg <= icmp_ln86_553_reg_1435_pp0_iter3_reg;
        icmp_ln86_554_reg_1440 <= icmp_ln86_554_fu_460_p2;
        icmp_ln86_554_reg_1440_pp0_iter1_reg <= icmp_ln86_554_reg_1440;
        icmp_ln86_554_reg_1440_pp0_iter2_reg <= icmp_ln86_554_reg_1440_pp0_iter1_reg;
        icmp_ln86_554_reg_1440_pp0_iter3_reg <= icmp_ln86_554_reg_1440_pp0_iter2_reg;
        icmp_ln86_554_reg_1440_pp0_iter4_reg <= icmp_ln86_554_reg_1440_pp0_iter3_reg;
        icmp_ln86_555_reg_1445 <= icmp_ln86_555_fu_466_p2;
        icmp_ln86_555_reg_1445_pp0_iter1_reg <= icmp_ln86_555_reg_1445;
        icmp_ln86_555_reg_1445_pp0_iter2_reg <= icmp_ln86_555_reg_1445_pp0_iter1_reg;
        icmp_ln86_555_reg_1445_pp0_iter3_reg <= icmp_ln86_555_reg_1445_pp0_iter2_reg;
        icmp_ln86_555_reg_1445_pp0_iter4_reg <= icmp_ln86_555_reg_1445_pp0_iter3_reg;
        icmp_ln86_555_reg_1445_pp0_iter5_reg <= icmp_ln86_555_reg_1445_pp0_iter4_reg;
        icmp_ln86_556_reg_1450 <= icmp_ln86_556_fu_472_p2;
        icmp_ln86_556_reg_1450_pp0_iter1_reg <= icmp_ln86_556_reg_1450;
        icmp_ln86_556_reg_1450_pp0_iter2_reg <= icmp_ln86_556_reg_1450_pp0_iter1_reg;
        icmp_ln86_556_reg_1450_pp0_iter3_reg <= icmp_ln86_556_reg_1450_pp0_iter2_reg;
        icmp_ln86_556_reg_1450_pp0_iter4_reg <= icmp_ln86_556_reg_1450_pp0_iter3_reg;
        icmp_ln86_556_reg_1450_pp0_iter5_reg <= icmp_ln86_556_reg_1450_pp0_iter4_reg;
        icmp_ln86_557_reg_1455 <= icmp_ln86_557_fu_478_p2;
        icmp_ln86_557_reg_1455_pp0_iter1_reg <= icmp_ln86_557_reg_1455;
        icmp_ln86_557_reg_1455_pp0_iter2_reg <= icmp_ln86_557_reg_1455_pp0_iter1_reg;
        icmp_ln86_557_reg_1455_pp0_iter3_reg <= icmp_ln86_557_reg_1455_pp0_iter2_reg;
        icmp_ln86_557_reg_1455_pp0_iter4_reg <= icmp_ln86_557_reg_1455_pp0_iter3_reg;
        icmp_ln86_557_reg_1455_pp0_iter5_reg <= icmp_ln86_557_reg_1455_pp0_iter4_reg;
        icmp_ln86_557_reg_1455_pp0_iter6_reg <= icmp_ln86_557_reg_1455_pp0_iter5_reg;
        icmp_ln86_reg_1286 <= icmp_ln86_fu_298_p2;
        icmp_ln86_reg_1286_pp0_iter1_reg <= icmp_ln86_reg_1286;
        icmp_ln86_reg_1286_pp0_iter2_reg <= icmp_ln86_reg_1286_pp0_iter1_reg;
        icmp_ln86_reg_1286_pp0_iter3_reg <= icmp_ln86_reg_1286_pp0_iter2_reg;
        or_ln117_474_reg_1533 <= or_ln117_474_fu_678_p2;
        or_ln117_478_reg_1563 <= or_ln117_478_fu_785_p2;
        or_ln117_483_reg_1596 <= or_ln117_483_fu_924_p2;
        or_ln117_485_reg_1606 <= or_ln117_485_fu_944_p2;
        or_ln117_487_reg_1612 <= or_ln117_487_fu_950_p2;
        or_ln117_487_reg_1612_pp0_iter5_reg <= or_ln117_487_reg_1612;
        or_ln117_489_reg_1620 <= or_ln117_489_fu_1026_p2;
        or_ln117_493_reg_1630 <= or_ln117_493_fu_1101_p2;
        or_ln117_reg_1500 <= or_ln117_fu_540_p2;
        select_ln117_521_reg_1528 <= select_ln117_521_fu_671_p3;
        select_ln117_527_reg_1568 <= select_ln117_527_fu_799_p3;
        select_ln117_533_reg_1601 <= select_ln117_533_fu_936_p3;
        select_ln117_539_reg_1625 <= select_ln117_539_fu_1039_p3;
        select_ln117_543_reg_1635 <= select_ln117_543_fu_1115_p3;
        xor_ln104_reg_1505 <= xor_ln104_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_6_val_int_reg <= x_6_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1150_p65 = 'bx;

assign agg_result_fu_1150_p66 = ((or_ln117_494_fu_1138_p2[0:0] == 1'b1) ? select_ln117_543_reg_1635 : 5'd31);

assign and_ln102_653_fu_683_p2 = (xor_ln104_reg_1505 & icmp_ln86_529_reg_1302_pp0_iter2_reg);

assign and_ln102_654_fu_500_p2 = (icmp_ln86_530_reg_1308 & and_ln102_reg_1460);

assign and_ln102_655_fu_551_p2 = (icmp_ln86_531_reg_1314_pp0_iter1_reg & and_ln104_reg_1470);

assign and_ln102_656_fu_697_p2 = (icmp_ln86_532_reg_1320_pp0_iter2_reg & and_ln102_653_fu_683_p2);

assign and_ln102_657_fu_817_p2 = (icmp_ln86_533_reg_1326_pp0_iter3_reg & and_ln104_99_reg_1545);

assign and_ln102_658_fu_514_p2 = (icmp_ln86_534_reg_1332 & and_ln102_654_fu_500_p2);

assign and_ln102_659_fu_524_p2 = (icmp_ln86_535_reg_1338 & and_ln104_100_fu_509_p2);

assign and_ln102_660_fu_570_p2 = (icmp_ln86_536_reg_1344_pp0_iter1_reg & and_ln102_655_fu_551_p2);

assign and_ln102_661_fu_707_p2 = (icmp_ln86_537_reg_1350_pp0_iter2_reg & and_ln104_101_reg_1517);

assign and_ln102_662_fu_711_p2 = (icmp_ln86_538_reg_1356_pp0_iter2_reg & and_ln102_656_fu_697_p2);

assign and_ln102_663_fu_841_p2 = (icmp_ln86_539_reg_1362_pp0_iter3_reg & and_ln104_102_fu_812_p2);

assign and_ln102_664_fu_959_p2 = (icmp_ln86_540_reg_1368_pp0_iter4_reg & and_ln102_657_reg_1578);

assign and_ln102_665_fu_1052_p2 = (icmp_ln86_541_reg_1374_pp0_iter5_reg & and_ln104_103_reg_1585_pp0_iter5_reg);

assign and_ln102_666_fu_575_p2 = (icmp_ln86_542_reg_1380_pp0_iter1_reg & and_ln102_658_reg_1488);

assign and_ln102_667_fu_529_p2 = (xor_ln104_256_fu_519_p2 & icmp_ln86_543_reg_1385);

assign and_ln102_668_fu_534_p2 = (and_ln102_667_fu_529_p2 & and_ln102_654_fu_500_p2);

assign and_ln102_669_fu_579_p2 = (icmp_ln86_544_reg_1390_pp0_iter1_reg & and_ln102_659_reg_1494);

assign and_ln102_670_fu_583_p2 = (xor_ln104_257_fu_565_p2 & icmp_ln86_545_reg_1395_pp0_iter1_reg);

assign and_ln102_671_fu_588_p2 = (and_ln104_100_reg_1483 & and_ln102_670_fu_583_p2);

assign and_ln102_672_fu_716_p2 = (icmp_ln86_546_reg_1400_pp0_iter2_reg & and_ln102_660_reg_1523);

assign and_ln102_673_fu_720_p2 = (xor_ln104_258_fu_702_p2 & icmp_ln86_547_reg_1405_pp0_iter2_reg);

assign and_ln102_674_fu_725_p2 = (and_ln102_673_fu_720_p2 & and_ln102_655_reg_1511);

assign and_ln102_675_fu_730_p2 = (icmp_ln86_548_reg_1410_pp0_iter2_reg & and_ln102_661_fu_707_p2);

assign and_ln102_676_fu_846_p2 = (xor_ln104_259_fu_831_p2 & icmp_ln86_549_reg_1415_pp0_iter3_reg);

assign and_ln102_677_fu_851_p2 = (and_ln104_101_reg_1517_pp0_iter3_reg & and_ln102_676_fu_846_p2);

assign and_ln102_678_fu_856_p2 = (icmp_ln86_550_reg_1420_pp0_iter3_reg & and_ln102_662_reg_1557);

assign and_ln102_679_fu_860_p2 = (xor_ln104_260_fu_836_p2 & icmp_ln86_551_reg_1425_pp0_iter3_reg);

assign and_ln102_680_fu_865_p2 = (and_ln102_679_fu_860_p2 & and_ln102_656_reg_1551);

assign and_ln102_681_fu_963_p2 = (icmp_ln86_552_reg_1430_pp0_iter4_reg & and_ln102_663_reg_1591);

assign and_ln102_682_fu_967_p2 = (xor_ln104_261_fu_954_p2 & icmp_ln86_553_reg_1435_pp0_iter4_reg);

assign and_ln102_683_fu_972_p2 = (and_ln104_102_reg_1573 & and_ln102_682_fu_967_p2);

assign and_ln102_684_fu_977_p2 = (icmp_ln86_554_reg_1440_pp0_iter4_reg & and_ln102_664_fu_959_p2);

assign and_ln102_685_fu_1056_p2 = (xor_ln104_262_fu_1047_p2 & icmp_ln86_555_reg_1445_pp0_iter5_reg);

assign and_ln102_686_fu_1061_p2 = (and_ln102_685_fu_1056_p2 & and_ln102_657_reg_1578_pp0_iter5_reg);

assign and_ln102_687_fu_1066_p2 = (icmp_ln86_556_reg_1450_pp0_iter5_reg & and_ln102_665_fu_1052_p2);

assign and_ln102_688_fu_1128_p2 = (xor_ln104_263_fu_1123_p2 & icmp_ln86_557_reg_1455_pp0_iter6_reg);

assign and_ln102_689_fu_1133_p2 = (and_ln104_103_reg_1585_pp0_iter6_reg & and_ln102_688_fu_1128_p2);

assign and_ln102_fu_484_p2 = (icmp_ln86_fu_298_p2 & icmp_ln86_528_fu_304_p2);

assign and_ln104_100_fu_509_p2 = (xor_ln104_252_fu_504_p2 & and_ln102_reg_1460);

assign and_ln104_101_fu_560_p2 = (xor_ln104_253_fu_555_p2 & and_ln104_reg_1470);

assign and_ln104_102_fu_812_p2 = (xor_ln104_254_fu_807_p2 & and_ln102_653_reg_1539);

assign and_ln104_103_fu_826_p2 = (xor_ln104_255_fu_821_p2 & and_ln104_99_reg_1545);

assign and_ln104_99_fu_692_p2 = (xor_ln104_reg_1505 & xor_ln104_251_fu_687_p2);

assign and_ln104_fu_495_p2 = (xor_ln104_250_fu_490_p2 & icmp_ln86_reg_1286);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1150_p67;

assign icmp_ln86_528_fu_304_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261873)) ? 1'b1 : 1'b0);

assign icmp_ln86_529_fu_310_p2 = (($signed(x_3_val_int_reg) < $signed(18'd724)) ? 1'b1 : 1'b0);

assign icmp_ln86_530_fu_316_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262122)) ? 1'b1 : 1'b0);

assign icmp_ln86_531_fu_322_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262104)) ? 1'b1 : 1'b0);

assign icmp_ln86_532_fu_328_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1687)) ? 1'b1 : 1'b0);

assign icmp_ln86_533_fu_334_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261550)) ? 1'b1 : 1'b0);

assign icmp_ln86_534_fu_340_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261669)) ? 1'b1 : 1'b0);

assign icmp_ln86_535_fu_346_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261827)) ? 1'b1 : 1'b0);

assign icmp_ln86_536_fu_352_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261917)) ? 1'b1 : 1'b0);

assign icmp_ln86_537_fu_358_p2 = (($signed(x_14_val_int_reg) < $signed(18'd158)) ? 1'b1 : 1'b0);

assign icmp_ln86_538_fu_364_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1175)) ? 1'b1 : 1'b0);

assign icmp_ln86_539_fu_370_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261883)) ? 1'b1 : 1'b0);

assign icmp_ln86_540_fu_376_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1377)) ? 1'b1 : 1'b0);

assign icmp_ln86_541_fu_382_p2 = (($signed(x_1_val_int_reg) < $signed(18'd885)) ? 1'b1 : 1'b0);

assign icmp_ln86_542_fu_388_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261899)) ? 1'b1 : 1'b0);

assign icmp_ln86_543_fu_394_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261663)) ? 1'b1 : 1'b0);

assign icmp_ln86_544_fu_400_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign icmp_ln86_545_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd107)) ? 1'b1 : 1'b0);

assign icmp_ln86_546_fu_412_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261833)) ? 1'b1 : 1'b0);

assign icmp_ln86_547_fu_418_p2 = (($signed(x_15_val_int_reg) < $signed(18'd973)) ? 1'b1 : 1'b0);

assign icmp_ln86_548_fu_424_p2 = (($signed(x_4_val_int_reg) < $signed(18'd936)) ? 1'b1 : 1'b0);

assign icmp_ln86_549_fu_430_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262047)) ? 1'b1 : 1'b0);

assign icmp_ln86_550_fu_436_p2 = (($signed(x_6_val_int_reg) < $signed(18'd261454)) ? 1'b1 : 1'b0);

assign icmp_ln86_551_fu_442_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261346)) ? 1'b1 : 1'b0);

assign icmp_ln86_552_fu_448_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261388)) ? 1'b1 : 1'b0);

assign icmp_ln86_553_fu_454_p2 = (($signed(x_15_val_int_reg) < $signed(18'd3193)) ? 1'b1 : 1'b0);

assign icmp_ln86_554_fu_460_p2 = (($signed(x_3_val_int_reg) < $signed(18'd1978)) ? 1'b1 : 1'b0);

assign icmp_ln86_555_fu_466_p2 = (($signed(x_3_val_int_reg) < $signed(18'd1579)) ? 1'b1 : 1'b0);

assign icmp_ln86_556_fu_472_p2 = (($signed(x_14_val_int_reg) < $signed(18'd3137)) ? 1'b1 : 1'b0);

assign icmp_ln86_557_fu_478_p2 = (($signed(x_15_val_int_reg) < $signed(18'd2626)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_298_p2 = (($signed(x_14_val_int_reg) < $signed(18'd855)) ? 1'b1 : 1'b0);

assign or_ln117_470_fu_621_p2 = (and_ln102_669_fu_579_p2 | and_ln102_654_reg_1476);

assign or_ln117_471_fu_633_p2 = (and_ln102_659_reg_1494 | and_ln102_654_reg_1476);

assign or_ln117_472_fu_645_p2 = (or_ln117_471_fu_633_p2 | and_ln102_671_fu_588_p2);

assign or_ln117_473_fu_735_p2 = (and_ln102_reg_1460_pp0_iter2_reg | and_ln102_672_fu_716_p2);

assign or_ln117_474_fu_678_p2 = (and_ln102_reg_1460_pp0_iter1_reg | and_ln102_660_fu_570_p2);

assign or_ln117_475_fu_747_p2 = (or_ln117_474_reg_1533 | and_ln102_674_fu_725_p2);

assign or_ln117_476_fu_759_p2 = (and_ln102_reg_1460_pp0_iter2_reg | and_ln102_655_reg_1511);

assign or_ln117_477_fu_771_p2 = (or_ln117_476_fu_759_p2 | and_ln102_675_fu_730_p2);

assign or_ln117_478_fu_785_p2 = (or_ln117_476_fu_759_p2 | and_ln102_661_fu_707_p2);

assign or_ln117_479_fu_870_p2 = (or_ln117_478_reg_1563 | and_ln102_677_fu_851_p2);

assign or_ln117_480_fu_886_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_678_fu_856_p2);

assign or_ln117_481_fu_898_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_662_reg_1557);

assign or_ln117_482_fu_910_p2 = (or_ln117_481_fu_898_p2 | and_ln102_680_fu_865_p2);

assign or_ln117_483_fu_924_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_656_reg_1551);

assign or_ln117_484_fu_982_p2 = (or_ln117_483_reg_1596 | and_ln102_681_fu_963_p2);

assign or_ln117_485_fu_944_p2 = (or_ln117_483_fu_924_p2 | and_ln102_663_fu_841_p2);

assign or_ln117_486_fu_994_p2 = (or_ln117_485_reg_1606 | and_ln102_683_fu_972_p2);

assign or_ln117_487_fu_950_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_653_reg_1539);

assign or_ln117_488_fu_1014_p2 = (or_ln117_487_reg_1612 | and_ln102_684_fu_977_p2);

assign or_ln117_489_fu_1026_p2 = (or_ln117_487_reg_1612 | and_ln102_664_fu_959_p2);

assign or_ln117_490_fu_1071_p2 = (or_ln117_489_reg_1620 | and_ln102_686_fu_1061_p2);

assign or_ln117_491_fu_1076_p2 = (or_ln117_487_reg_1612_pp0_iter5_reg | and_ln102_657_reg_1578_pp0_iter5_reg);

assign or_ln117_492_fu_1087_p2 = (or_ln117_491_fu_1076_p2 | and_ln102_687_fu_1066_p2);

assign or_ln117_493_fu_1101_p2 = (or_ln117_491_fu_1076_p2 | and_ln102_665_fu_1052_p2);

assign or_ln117_494_fu_1138_p2 = (or_ln117_493_reg_1630 | and_ln102_689_fu_1133_p2);

assign or_ln117_fu_540_p2 = (and_ln102_668_fu_534_p2 | and_ln102_658_fu_514_p2);

assign select_ln117_516_fu_610_p3 = ((or_ln117_reg_1500[0:0] == 1'b1) ? select_ln117_fu_603_p3 : 2'd3);

assign select_ln117_517_fu_626_p3 = ((and_ln102_654_reg_1476[0:0] == 1'b1) ? zext_ln117_55_fu_617_p1 : 3'd4);

assign select_ln117_518_fu_637_p3 = ((or_ln117_470_fu_621_p2[0:0] == 1'b1) ? select_ln117_517_fu_626_p3 : 3'd5);

assign select_ln117_519_fu_651_p3 = ((or_ln117_471_fu_633_p2[0:0] == 1'b1) ? select_ln117_518_fu_637_p3 : 3'd6);

assign select_ln117_520_fu_659_p3 = ((or_ln117_472_fu_645_p2[0:0] == 1'b1) ? select_ln117_519_fu_651_p3 : 3'd7);

assign select_ln117_521_fu_671_p3 = ((and_ln102_reg_1460_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_56_fu_667_p1 : 4'd8);

assign select_ln117_522_fu_740_p3 = ((or_ln117_473_fu_735_p2[0:0] == 1'b1) ? select_ln117_521_reg_1528 : 4'd9);

assign select_ln117_523_fu_752_p3 = ((or_ln117_474_reg_1533[0:0] == 1'b1) ? select_ln117_522_fu_740_p3 : 4'd10);

assign select_ln117_524_fu_763_p3 = ((or_ln117_475_fu_747_p2[0:0] == 1'b1) ? select_ln117_523_fu_752_p3 : 4'd11);

assign select_ln117_525_fu_777_p3 = ((or_ln117_476_fu_759_p2[0:0] == 1'b1) ? select_ln117_524_fu_763_p3 : 4'd12);

assign select_ln117_526_fu_791_p3 = ((or_ln117_477_fu_771_p2[0:0] == 1'b1) ? select_ln117_525_fu_777_p3 : 4'd13);

assign select_ln117_527_fu_799_p3 = ((or_ln117_478_fu_785_p2[0:0] == 1'b1) ? select_ln117_526_fu_791_p3 : 4'd14);

assign select_ln117_528_fu_875_p3 = ((or_ln117_479_fu_870_p2[0:0] == 1'b1) ? select_ln117_527_reg_1568 : 4'd15);

assign select_ln117_529_fu_891_p3 = ((icmp_ln86_reg_1286_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_57_fu_882_p1 : 5'd16);

assign select_ln117_530_fu_902_p3 = ((or_ln117_480_fu_886_p2[0:0] == 1'b1) ? select_ln117_529_fu_891_p3 : 5'd17);

assign select_ln117_531_fu_916_p3 = ((or_ln117_481_fu_898_p2[0:0] == 1'b1) ? select_ln117_530_fu_902_p3 : 5'd18);

assign select_ln117_532_fu_928_p3 = ((or_ln117_482_fu_910_p2[0:0] == 1'b1) ? select_ln117_531_fu_916_p3 : 5'd19);

assign select_ln117_533_fu_936_p3 = ((or_ln117_483_fu_924_p2[0:0] == 1'b1) ? select_ln117_532_fu_928_p3 : 5'd20);

assign select_ln117_534_fu_987_p3 = ((or_ln117_484_fu_982_p2[0:0] == 1'b1) ? select_ln117_533_reg_1601 : 5'd21);

assign select_ln117_535_fu_999_p3 = ((or_ln117_485_reg_1606[0:0] == 1'b1) ? select_ln117_534_fu_987_p3 : 5'd22);

assign select_ln117_536_fu_1006_p3 = ((or_ln117_486_fu_994_p2[0:0] == 1'b1) ? select_ln117_535_fu_999_p3 : 5'd23);

assign select_ln117_537_fu_1019_p3 = ((or_ln117_487_reg_1612[0:0] == 1'b1) ? select_ln117_536_fu_1006_p3 : 5'd24);

assign select_ln117_538_fu_1031_p3 = ((or_ln117_488_fu_1014_p2[0:0] == 1'b1) ? select_ln117_537_fu_1019_p3 : 5'd25);

assign select_ln117_539_fu_1039_p3 = ((or_ln117_489_fu_1026_p2[0:0] == 1'b1) ? select_ln117_538_fu_1031_p3 : 5'd26);

assign select_ln117_540_fu_1080_p3 = ((or_ln117_490_fu_1071_p2[0:0] == 1'b1) ? select_ln117_539_reg_1625 : 5'd27);

assign select_ln117_541_fu_1093_p3 = ((or_ln117_491_fu_1076_p2[0:0] == 1'b1) ? select_ln117_540_fu_1080_p3 : 5'd28);

assign select_ln117_542_fu_1107_p3 = ((or_ln117_492_fu_1087_p2[0:0] == 1'b1) ? select_ln117_541_fu_1093_p3 : 5'd29);

assign select_ln117_543_fu_1115_p3 = ((or_ln117_493_fu_1101_p2[0:0] == 1'b1) ? select_ln117_542_fu_1107_p3 : 5'd30);

assign select_ln117_fu_603_p3 = ((and_ln102_658_reg_1488[0:0] == 1'b1) ? zext_ln117_fu_599_p1 : 2'd2);

assign xor_ln104_250_fu_490_p2 = (icmp_ln86_528_reg_1297 ^ 1'd1);

assign xor_ln104_251_fu_687_p2 = (icmp_ln86_529_reg_1302_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_252_fu_504_p2 = (icmp_ln86_530_reg_1308 ^ 1'd1);

assign xor_ln104_253_fu_555_p2 = (icmp_ln86_531_reg_1314_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_254_fu_807_p2 = (icmp_ln86_532_reg_1320_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_255_fu_821_p2 = (icmp_ln86_533_reg_1326_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_256_fu_519_p2 = (icmp_ln86_534_reg_1332 ^ 1'd1);

assign xor_ln104_257_fu_565_p2 = (icmp_ln86_535_reg_1338_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_258_fu_702_p2 = (icmp_ln86_536_reg_1344_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_259_fu_831_p2 = (icmp_ln86_537_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_260_fu_836_p2 = (icmp_ln86_538_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_261_fu_954_p2 = (icmp_ln86_539_reg_1362_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_262_fu_1047_p2 = (icmp_ln86_540_reg_1368_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_263_fu_1123_p2 = (icmp_ln86_541_reg_1374_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_546_p2 = (icmp_ln86_reg_1286_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_593_p2 = (1'd1 ^ and_ln102_666_fu_575_p2);

assign zext_ln117_55_fu_617_p1 = select_ln117_516_fu_610_p3;

assign zext_ln117_56_fu_667_p1 = select_ln117_520_fu_659_p3;

assign zext_ln117_57_fu_882_p1 = select_ln117_528_fu_875_p3;

assign zext_ln117_fu_599_p1 = xor_ln117_fu_593_p2;

endmodule //my_prj_decision_function_81
