

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_3'
================================================================
* Date:           Fri Jun  5 20:52:00 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     2769|     3023| 8.307 us | 9.069 us |  1914|  2168| dataflow |
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------+
        |karastuba_mul_MUL_st_U0  |karastuba_mul_MUL_st  |     1913|     2167| 5.739 us | 6.501 us |  1913|  2167|   none  |
        |karastuba_mul_ADD_SU_U0  |karastuba_mul_ADD_SU  |      855|      855| 2.565 us | 2.565 us |   855|   855|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      30|    -|
|FIFO             |        0|      -|       15|     132|    -|
|Instance         |      356|    117|    99523|  106618|    0|
|Memory           |       10|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|      54|    -|
|Register         |        -|      -|        6|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      366|    117|    99544|  106834|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       10|     15|        9|      19|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |karastuba_mul_ADD_SU_U0  |karastuba_mul_ADD_SU  |        6|      0|   1618|    1956|    0|
    |karastuba_mul_MUL_st_U0  |karastuba_mul_MUL_st  |      350|    117|  97905|  104662|    0|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |Total                    |                      |      356|    117|  99523|  106618|    0|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |z0_digits_data_V_U      |karastuba_mul_tem9j0  |        2|  0|   0|    0|    64|   64|     2|         8192|
    |z2_digits_data_V_U      |karastuba_mul_tem9j0  |        2|  0|   0|    0|    64|   64|     2|         8192|
    |cross_mul_digits_dat_U  |karastuba_mul_tem9j0  |        2|  0|   0|    0|    64|   64|     2|         8192|
    |inter_lhs_digits_dat_U  |karastuba_mul_tembck  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |inter_rhs_digits_dat_U  |karastuba_mul_tembck  |        2|  0|   0|    0|    64|   64|     1|         4096|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|     8|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+---+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+-----+------+-----+---------+
    |cross_mul_tmp_bits_U  |        0|  5|   0|    -|     2|   32|       64|
    |z0_tmp_bits_U         |        0|  5|   0|    -|     2|   32|       64|
    |z2_tmp_bits_U         |        0|  5|   0|    -|     2|   32|       64|
    +----------------------+---------+---+----+-----+------+-----+---------+
    |Total                 |        0| 15|   0|    0|     6|   96|      192|
    +----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_cross_mul_digits_dat        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_cross_mul_tmp_bits          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z0_digits_data_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z0_tmp_bits                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z2_digits_data_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_z2_tmp_bits                 |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |karastuba_mul_ADD_SU_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |karastuba_mul_MUL_st_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cross_mul_digits_dat  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cross_mul_tmp_bits    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z0_digits_data_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z0_tmp_bits           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z2_digits_data_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_z2_tmp_bits           |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  30|          15|          15|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_cross_mul_digits_dat  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cross_mul_tmp_bits    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z0_digits_data_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z0_tmp_bits           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z2_digits_data_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_z2_tmp_bits           |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  54|         12|    6|         12|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_cross_mul_digits_dat  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cross_mul_tmp_bits    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z0_digits_data_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z0_tmp_bits           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z2_digits_data_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_z2_tmp_bits           |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  6|   0|    6|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_empty_n   |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_read      | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|rhs_digits_data_V_empty_n   |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|rhs_digits_data_V_read      | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|res_digits_data_V_full_n    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|res_digits_data_V_write     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_address0  | out |    6|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_d0        | out |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0        |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_we0       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_address1  | out |    6|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce1       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_d1        | out |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q1        |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_we1       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_digits_data_V_address0  | out |    6|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_d0        | out |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0        |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_we0       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_address1  | out |    6|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce1       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_d1        | out |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q1        |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_we1       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|res_digits_data_V_address0  | out |    7|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d0        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q0        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_address1  | out |    7|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d1        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q1        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
+----------------------------+-----+-----+------------+------------------------+--------------+

