// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

// DATE "02/13/2015 13:42:23"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module carry_lookahead (
	Clk,
	Reset,
	Load_B,
	Run,
	Switches,
	Overflow,
	Ahex0,
	Ahex1,
	Ahex2,
	Ahex3,
	Bhex0,
	Bhex1,
	Bhex2,
	Bhex3,
	Sum);
input 	reg Clk ;
input 	reg Reset ;
input 	reg Load_B ;
input 	reg Run ;
input 	logic [15:0] Switches ;
output 	logic Overflow ;
output 	logic [6:0] Ahex0 ;
output 	logic [6:0] Ahex1 ;
output 	logic [6:0] Ahex2 ;
output 	logic [6:0] Ahex3 ;
output 	logic [6:0] Bhex0 ;
output 	logic [6:0] Bhex1 ;
output 	logic [6:0] Bhex2 ;
output 	logic [6:0] Bhex3 ;
output 	logic [15:0] Sum ;

// Design Ports Information
// Overflow	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Load_B	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("carry_lookahead_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Overflow~output_o ;
wire \Ahex0[0]~output_o ;
wire \Ahex0[1]~output_o ;
wire \Ahex0[2]~output_o ;
wire \Ahex0[3]~output_o ;
wire \Ahex0[4]~output_o ;
wire \Ahex0[5]~output_o ;
wire \Ahex0[6]~output_o ;
wire \Ahex1[0]~output_o ;
wire \Ahex1[1]~output_o ;
wire \Ahex1[2]~output_o ;
wire \Ahex1[3]~output_o ;
wire \Ahex1[4]~output_o ;
wire \Ahex1[5]~output_o ;
wire \Ahex1[6]~output_o ;
wire \Ahex2[0]~output_o ;
wire \Ahex2[1]~output_o ;
wire \Ahex2[2]~output_o ;
wire \Ahex2[3]~output_o ;
wire \Ahex2[4]~output_o ;
wire \Ahex2[5]~output_o ;
wire \Ahex2[6]~output_o ;
wire \Ahex3[0]~output_o ;
wire \Ahex3[1]~output_o ;
wire \Ahex3[2]~output_o ;
wire \Ahex3[3]~output_o ;
wire \Ahex3[4]~output_o ;
wire \Ahex3[5]~output_o ;
wire \Ahex3[6]~output_o ;
wire \Bhex0[0]~output_o ;
wire \Bhex0[1]~output_o ;
wire \Bhex0[2]~output_o ;
wire \Bhex0[3]~output_o ;
wire \Bhex0[4]~output_o ;
wire \Bhex0[5]~output_o ;
wire \Bhex0[6]~output_o ;
wire \Bhex1[0]~output_o ;
wire \Bhex1[1]~output_o ;
wire \Bhex1[2]~output_o ;
wire \Bhex1[3]~output_o ;
wire \Bhex1[4]~output_o ;
wire \Bhex1[5]~output_o ;
wire \Bhex1[6]~output_o ;
wire \Bhex2[0]~output_o ;
wire \Bhex2[1]~output_o ;
wire \Bhex2[2]~output_o ;
wire \Bhex2[3]~output_o ;
wire \Bhex2[4]~output_o ;
wire \Bhex2[5]~output_o ;
wire \Bhex2[6]~output_o ;
wire \Bhex3[0]~output_o ;
wire \Bhex3[1]~output_o ;
wire \Bhex3[2]~output_o ;
wire \Bhex3[3]~output_o ;
wire \Bhex3[4]~output_o ;
wire \Bhex3[5]~output_o ;
wire \Bhex3[6]~output_o ;
wire \Sum[0]~output_o ;
wire \Sum[1]~output_o ;
wire \Sum[2]~output_o ;
wire \Sum[3]~output_o ;
wire \Sum[4]~output_o ;
wire \Sum[5]~output_o ;
wire \Sum[6]~output_o ;
wire \Sum[7]~output_o ;
wire \Sum[8]~output_o ;
wire \Sum[9]~output_o ;
wire \Sum[10]~output_o ;
wire \Sum[11]~output_o ;
wire \Sum[12]~output_o ;
wire \Sum[13]~output_o ;
wire \Sum[14]~output_o ;
wire \Sum[15]~output_o ;
wire \Switches[1]~input_o ;
wire \Switches[2]~input_o ;
wire \Switches[3]~input_o ;
wire \Switches[0]~input_o ;
wire \HexA0|WideOr6~0_combout ;
wire \HexA0|WideOr5~0_combout ;
wire \HexA0|WideOr4~0_combout ;
wire \HexA0|WideOr3~0_combout ;
wire \HexA0|WideOr2~0_combout ;
wire \HexA0|WideOr1~0_combout ;
wire \HexA0|WideOr0~0_combout ;
wire \Switches[5]~input_o ;
wire \Switches[7]~input_o ;
wire \Switches[6]~input_o ;
wire \Switches[4]~input_o ;
wire \HexA1|WideOr6~0_combout ;
wire \HexA1|WideOr5~0_combout ;
wire \HexA1|WideOr4~0_combout ;
wire \HexA1|WideOr3~0_combout ;
wire \HexA1|WideOr2~0_combout ;
wire \HexA1|WideOr1~0_combout ;
wire \HexA1|WideOr0~0_combout ;
wire \Switches[9]~input_o ;
wire \Switches[8]~input_o ;
wire \Switches[11]~input_o ;
wire \Switches[10]~input_o ;
wire \HexA2|WideOr6~0_combout ;
wire \HexA2|WideOr5~0_combout ;
wire \HexA2|WideOr4~0_combout ;
wire \HexA2|WideOr3~0_combout ;
wire \HexA2|WideOr2~0_combout ;
wire \HexA2|WideOr1~0_combout ;
wire \HexA2|WideOr0~0_combout ;
wire \Switches[15]~input_o ;
wire \Switches[13]~input_o ;
wire \Switches[14]~input_o ;
wire \Switches[12]~input_o ;
wire \HexA3|WideOr6~0_combout ;
wire \HexA3|WideOr5~0_combout ;
wire \HexA3|WideOr4~0_combout ;
wire \HexA3|WideOr3~0_combout ;
wire \HexA3|WideOr2~0_combout ;
wire \HexA3|WideOr1~0_combout ;
wire \HexA3|WideOr0~0_combout ;
wire \Reset~input_o ;
wire \Clk~input_o ;
wire \Load_B~input_o ;
wire \Run~input_o ;
wire \Ctrl|next_state.A~0_combout ;
wire \Ctrl|curr_state.A~q ;
wire \Ctrl|next_state.C~0_combout ;
wire \Ctrl|curr_state.C~q ;
wire \Reg|Data_Out[15]~99_combout ;
wire \Reg|Data_Out[15]~99clkctrl_outclk ;
wire \Reg|Data_Out[0]~1_combout ;
wire \Reg|Data_Out[0]~4_combout ;
wire \Reg|Data_Out[0]~0_combout ;
wire \Reg|Data_Out[0]~_emulated_q ;
wire \Reg|Data_Out[0]~3_combout ;
wire \Reg|Data_Out[0]~2_combout ;
wire \Reg|Data_Out[2]~11_combout ;
wire \Reg|Data_Out[1]~6_combout ;
wire \Reg|Data_Out[1]~9_combout ;
wire \Reg|Data_Out[1]~_emulated_q ;
wire \Reg|Data_Out[1]~8_combout ;
wire \Reg|Data_Out[1]~7_combout ;
wire \CLA|c[2]~0_combout ;
wire \Reg|Data_Out[2]~14_combout ;
wire \Reg|Data_Out[2]~_emulated_q ;
wire \Reg|Data_Out[2]~13_combout ;
wire \Reg|Data_Out[2]~12_combout ;
wire \Reg|Data_Out[3]~16_combout ;
wire \CLA|c[3]~1_combout ;
wire \Reg|Data_Out[3]~19_combout ;
wire \Reg|Data_Out[3]~_emulated_q ;
wire \Reg|Data_Out[3]~18_combout ;
wire \Reg|Data_Out[3]~17_combout ;
wire \HexB0|WideOr6~0_combout ;
wire \HexB0|WideOr5~0_combout ;
wire \HexB0|WideOr4~0_combout ;
wire \HexB0|WideOr3~0_combout ;
wire \HexB0|WideOr2~0_combout ;
wire \HexB0|WideOr1~0_combout ;
wire \HexB0|WideOr0~0_combout ;
wire \Reg|Data_Out[7]~36_combout ;
wire \Reg|Data_Out[7]~_emulated_q ;
wire \Reg|Data_Out[7]~38_combout ;
wire \Reg|Data_Out[7]~37_combout ;
wire \Reg|Data_Out[5]~26_combout ;
wire \Reg|Data_Out[5]~_emulated_q ;
wire \Reg|Data_Out[5]~28_combout ;
wire \Reg|Data_Out[5]~27_combout ;
wire \Reg|Data_Out[4]~21_combout ;
wire \Reg|Data_Out[4]~_emulated_q ;
wire \Reg|Data_Out[4]~23_combout ;
wire \Reg|Data_Out[4]~22_combout ;
wire \Reg|Data_Out[6]~31_combout ;
wire \Reg|Data_Out[6]~_emulated_q ;
wire \Reg|Data_Out[6]~33_combout ;
wire \Reg|Data_Out[6]~32_combout ;
wire \HexB1|WideOr6~0_combout ;
wire \HexB1|WideOr5~0_combout ;
wire \HexB1|WideOr4~0_combout ;
wire \HexB1|WideOr3~0_combout ;
wire \HexB1|WideOr2~0_combout ;
wire \HexB1|WideOr1~0_combout ;
wire \HexB1|WideOr0~0_combout ;
wire \Reg|Data_Out[10]~51_combout ;
wire \Reg|Data_Out[10]~_emulated_q ;
wire \Reg|Data_Out[10]~53_combout ;
wire \Reg|Data_Out[10]~52_combout ;
wire \Reg|Data_Out[11]~56_combout ;
wire \Reg|Data_Out[11]~_emulated_q ;
wire \Reg|Data_Out[11]~58_combout ;
wire \Reg|Data_Out[11]~57_combout ;
wire \Reg|Data_Out[8]~41_combout ;
wire \Reg|Data_Out[8]~_emulated_q ;
wire \Reg|Data_Out[8]~43_combout ;
wire \Reg|Data_Out[8]~42_combout ;
wire \Reg|Data_Out[9]~46_combout ;
wire \Reg|Data_Out[9]~_emulated_q ;
wire \Reg|Data_Out[9]~48_combout ;
wire \Reg|Data_Out[9]~47_combout ;
wire \HexB2|WideOr6~0_combout ;
wire \HexB2|WideOr5~0_combout ;
wire \HexB2|WideOr4~0_combout ;
wire \HexB2|WideOr3~0_combout ;
wire \HexB2|WideOr2~0_combout ;
wire \HexB2|WideOr1~0_combout ;
wire \HexB2|WideOr0~0_combout ;
wire \Reg|Data_Out[15]~76_combout ;
wire \Reg|Data_Out[15]~_emulated_q ;
wire \Reg|Data_Out[15]~78_combout ;
wire \Reg|Data_Out[15]~77_combout ;
wire \Reg|Data_Out[13]~66_combout ;
wire \Reg|Data_Out[13]~_emulated_q ;
wire \Reg|Data_Out[13]~68_combout ;
wire \Reg|Data_Out[13]~67_combout ;
wire \Reg|Data_Out[12]~61_combout ;
wire \Reg|Data_Out[12]~_emulated_q ;
wire \Reg|Data_Out[12]~63_combout ;
wire \Reg|Data_Out[12]~62_combout ;
wire \Reg|Data_Out[14]~71_combout ;
wire \Reg|Data_Out[14]~_emulated_q ;
wire \Reg|Data_Out[14]~73_combout ;
wire \Reg|Data_Out[14]~72_combout ;
wire \HexB3|WideOr6~0_combout ;
wire \HexB3|WideOr5~0_combout ;
wire \HexB3|WideOr4~0_combout ;
wire \HexB3|WideOr3~0_combout ;
wire \HexB3|WideOr2~0_combout ;
wire \HexB3|WideOr1~0_combout ;
wire \HexB3|WideOr0~0_combout ;
wire [3:0] \CLA|g ;


// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Overflow~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \Overflow~output .bus_hold = "false";
defparam \Overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Ahex0[0]~output (
	.i(\HexA0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[0]~output .bus_hold = "false";
defparam \Ahex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \Ahex0[1]~output (
	.i(\HexA0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[1]~output .bus_hold = "false";
defparam \Ahex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Ahex0[2]~output (
	.i(\HexA0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[2]~output .bus_hold = "false";
defparam \Ahex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \Ahex0[3]~output (
	.i(\HexA0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[3]~output .bus_hold = "false";
defparam \Ahex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \Ahex0[4]~output (
	.i(\HexA0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[4]~output .bus_hold = "false";
defparam \Ahex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \Ahex0[5]~output (
	.i(\HexA0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[5]~output .bus_hold = "false";
defparam \Ahex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \Ahex0[6]~output (
	.i(!\HexA0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[6]~output .bus_hold = "false";
defparam \Ahex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Ahex1[0]~output (
	.i(\HexA1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[0]~output .bus_hold = "false";
defparam \Ahex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Ahex1[1]~output (
	.i(\HexA1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[1]~output .bus_hold = "false";
defparam \Ahex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \Ahex1[2]~output (
	.i(\HexA1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[2]~output .bus_hold = "false";
defparam \Ahex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \Ahex1[3]~output (
	.i(\HexA1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[3]~output .bus_hold = "false";
defparam \Ahex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \Ahex1[4]~output (
	.i(\HexA1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[4]~output .bus_hold = "false";
defparam \Ahex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \Ahex1[5]~output (
	.i(\HexA1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[5]~output .bus_hold = "false";
defparam \Ahex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Ahex1[6]~output (
	.i(!\HexA1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[6]~output .bus_hold = "false";
defparam \Ahex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \Ahex2[0]~output (
	.i(\HexA2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[0]~output .bus_hold = "false";
defparam \Ahex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \Ahex2[1]~output (
	.i(\HexA2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[1]~output .bus_hold = "false";
defparam \Ahex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \Ahex2[2]~output (
	.i(\HexA2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[2]~output .bus_hold = "false";
defparam \Ahex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \Ahex2[3]~output (
	.i(\HexA2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[3]~output .bus_hold = "false";
defparam \Ahex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Ahex2[4]~output (
	.i(\HexA2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[4]~output .bus_hold = "false";
defparam \Ahex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \Ahex2[5]~output (
	.i(\HexA2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[5]~output .bus_hold = "false";
defparam \Ahex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Ahex2[6]~output (
	.i(!\HexA2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[6]~output .bus_hold = "false";
defparam \Ahex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Ahex3[0]~output (
	.i(\HexA3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[0]~output .bus_hold = "false";
defparam \Ahex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \Ahex3[1]~output (
	.i(\HexA3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[1]~output .bus_hold = "false";
defparam \Ahex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \Ahex3[2]~output (
	.i(\HexA3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[2]~output .bus_hold = "false";
defparam \Ahex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \Ahex3[3]~output (
	.i(\HexA3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[3]~output .bus_hold = "false";
defparam \Ahex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \Ahex3[4]~output (
	.i(\HexA3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[4]~output .bus_hold = "false";
defparam \Ahex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \Ahex3[5]~output (
	.i(\HexA3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[5]~output .bus_hold = "false";
defparam \Ahex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \Ahex3[6]~output (
	.i(!\HexA3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[6]~output .bus_hold = "false";
defparam \Ahex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \Bhex0[0]~output (
	.i(\HexB0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[0]~output .bus_hold = "false";
defparam \Bhex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \Bhex0[1]~output (
	.i(\HexB0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[1]~output .bus_hold = "false";
defparam \Bhex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \Bhex0[2]~output (
	.i(\HexB0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[2]~output .bus_hold = "false";
defparam \Bhex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Bhex0[3]~output (
	.i(\HexB0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[3]~output .bus_hold = "false";
defparam \Bhex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Bhex0[4]~output (
	.i(\HexB0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[4]~output .bus_hold = "false";
defparam \Bhex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Bhex0[5]~output (
	.i(\HexB0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[5]~output .bus_hold = "false";
defparam \Bhex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \Bhex0[6]~output (
	.i(!\HexB0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[6]~output .bus_hold = "false";
defparam \Bhex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \Bhex1[0]~output (
	.i(\HexB1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[0]~output .bus_hold = "false";
defparam \Bhex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \Bhex1[1]~output (
	.i(\HexB1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[1]~output .bus_hold = "false";
defparam \Bhex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \Bhex1[2]~output (
	.i(\HexB1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[2]~output .bus_hold = "false";
defparam \Bhex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \Bhex1[3]~output (
	.i(\HexB1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[3]~output .bus_hold = "false";
defparam \Bhex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \Bhex1[4]~output (
	.i(\HexB1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[4]~output .bus_hold = "false";
defparam \Bhex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \Bhex1[5]~output (
	.i(\HexB1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[5]~output .bus_hold = "false";
defparam \Bhex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \Bhex1[6]~output (
	.i(!\HexB1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[6]~output .bus_hold = "false";
defparam \Bhex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \Bhex2[0]~output (
	.i(\HexB2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[0]~output .bus_hold = "false";
defparam \Bhex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \Bhex2[1]~output (
	.i(\HexB2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[1]~output .bus_hold = "false";
defparam \Bhex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \Bhex2[2]~output (
	.i(\HexB2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[2]~output .bus_hold = "false";
defparam \Bhex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \Bhex2[3]~output (
	.i(\HexB2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[3]~output .bus_hold = "false";
defparam \Bhex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Bhex2[4]~output (
	.i(\HexB2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[4]~output .bus_hold = "false";
defparam \Bhex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \Bhex2[5]~output (
	.i(\HexB2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[5]~output .bus_hold = "false";
defparam \Bhex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \Bhex2[6]~output (
	.i(!\HexB2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[6]~output .bus_hold = "false";
defparam \Bhex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \Bhex3[0]~output (
	.i(\HexB3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[0]~output .bus_hold = "false";
defparam \Bhex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \Bhex3[1]~output (
	.i(\HexB3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[1]~output .bus_hold = "false";
defparam \Bhex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Bhex3[2]~output (
	.i(\HexB3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[2]~output .bus_hold = "false";
defparam \Bhex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \Bhex3[3]~output (
	.i(\HexB3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[3]~output .bus_hold = "false";
defparam \Bhex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Bhex3[4]~output (
	.i(\HexB3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[4]~output .bus_hold = "false";
defparam \Bhex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \Bhex3[5]~output (
	.i(\HexB3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[5]~output .bus_hold = "false";
defparam \Bhex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Bhex3[6]~output (
	.i(!\HexB3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[6]~output .bus_hold = "false";
defparam \Bhex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Sum[0]~output (
	.i(\Reg|Data_Out[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[0]~output .bus_hold = "false";
defparam \Sum[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Sum[1]~output (
	.i(\Reg|Data_Out[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[1]~output .bus_hold = "false";
defparam \Sum[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Sum[2]~output (
	.i(\Reg|Data_Out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[2]~output .bus_hold = "false";
defparam \Sum[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Sum[3]~output (
	.i(\Reg|Data_Out[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[3]~output .bus_hold = "false";
defparam \Sum[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Sum[4]~output (
	.i(\Reg|Data_Out[4]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[4]~output .bus_hold = "false";
defparam \Sum[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Sum[5]~output (
	.i(\Reg|Data_Out[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[5]~output .bus_hold = "false";
defparam \Sum[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Sum[6]~output (
	.i(\Reg|Data_Out[6]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[6]~output .bus_hold = "false";
defparam \Sum[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Sum[7]~output (
	.i(\Reg|Data_Out[7]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[7]~output .bus_hold = "false";
defparam \Sum[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Sum[8]~output (
	.i(\Reg|Data_Out[8]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[8]~output .bus_hold = "false";
defparam \Sum[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Sum[9]~output (
	.i(\Reg|Data_Out[9]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[9]~output .bus_hold = "false";
defparam \Sum[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Sum[10]~output (
	.i(\Reg|Data_Out[10]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[10]~output .bus_hold = "false";
defparam \Sum[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Sum[11]~output (
	.i(\Reg|Data_Out[11]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[11]~output .bus_hold = "false";
defparam \Sum[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Sum[12]~output (
	.i(\Reg|Data_Out[12]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[12]~output .bus_hold = "false";
defparam \Sum[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Sum[13]~output (
	.i(\Reg|Data_Out[13]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[13]~output .bus_hold = "false";
defparam \Sum[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Sum[14]~output (
	.i(\Reg|Data_Out[14]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[14]~output .bus_hold = "false";
defparam \Sum[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Sum[15]~output (
	.i(\Reg|Data_Out[15]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[15]~output .bus_hold = "false";
defparam \Sum[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \Switches[1]~input (
	.i(Switches[1]),
	.ibar(gnd),
	.o(\Switches[1]~input_o ));
// synopsys translate_off
defparam \Switches[1]~input .bus_hold = "false";
defparam \Switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \Switches[2]~input (
	.i(Switches[2]),
	.ibar(gnd),
	.o(\Switches[2]~input_o ));
// synopsys translate_off
defparam \Switches[2]~input .bus_hold = "false";
defparam \Switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \Switches[3]~input (
	.i(Switches[3]),
	.ibar(gnd),
	.o(\Switches[3]~input_o ));
// synopsys translate_off
defparam \Switches[3]~input .bus_hold = "false";
defparam \Switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \Switches[0]~input (
	.i(Switches[0]),
	.ibar(gnd),
	.o(\Switches[0]~input_o ));
// synopsys translate_off
defparam \Switches[0]~input .bus_hold = "false";
defparam \Switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N8
cycloneive_lcell_comb \HexA0|WideOr6~0 (
// Equation(s):
// \HexA0|WideOr6~0_combout  = (\Switches[2]~input_o  & (!\Switches[1]~input_o  & (\Switches[3]~input_o  $ (!\Switches[0]~input_o )))) # (!\Switches[2]~input_o  & (\Switches[0]~input_o  & (\Switches[1]~input_o  $ (!\Switches[3]~input_o ))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexA0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N26
cycloneive_lcell_comb \HexA0|WideOr5~0 (
// Equation(s):
// \HexA0|WideOr5~0_combout  = (\Switches[1]~input_o  & ((\Switches[0]~input_o  & ((\Switches[3]~input_o ))) # (!\Switches[0]~input_o  & (\Switches[2]~input_o )))) # (!\Switches[1]~input_o  & (\Switches[2]~input_o  & (\Switches[3]~input_o  $ 
// (\Switches[0]~input_o ))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexA0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N12
cycloneive_lcell_comb \HexA0|WideOr4~0 (
// Equation(s):
// \HexA0|WideOr4~0_combout  = (\Switches[2]~input_o  & (\Switches[3]~input_o  & ((\Switches[1]~input_o ) # (!\Switches[0]~input_o )))) # (!\Switches[2]~input_o  & (\Switches[1]~input_o  & (!\Switches[3]~input_o  & !\Switches[0]~input_o )))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexA0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N14
cycloneive_lcell_comb \HexA0|WideOr3~0 (
// Equation(s):
// \HexA0|WideOr3~0_combout  = (\Switches[1]~input_o  & ((\Switches[2]~input_o  & ((\Switches[0]~input_o ))) # (!\Switches[2]~input_o  & (\Switches[3]~input_o  & !\Switches[0]~input_o )))) # (!\Switches[1]~input_o  & (!\Switches[3]~input_o  & 
// (\Switches[2]~input_o  $ (\Switches[0]~input_o ))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexA0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N16
cycloneive_lcell_comb \HexA0|WideOr2~0 (
// Equation(s):
// \HexA0|WideOr2~0_combout  = (\Switches[1]~input_o  & (((!\Switches[3]~input_o  & \Switches[0]~input_o )))) # (!\Switches[1]~input_o  & ((\Switches[2]~input_o  & (!\Switches[3]~input_o )) # (!\Switches[2]~input_o  & ((\Switches[0]~input_o )))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HexA0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N22
cycloneive_lcell_comb \HexA0|WideOr1~0 (
// Equation(s):
// \HexA0|WideOr1~0_combout  = (\Switches[1]~input_o  & (!\Switches[3]~input_o  & ((\Switches[0]~input_o ) # (!\Switches[2]~input_o )))) # (!\Switches[1]~input_o  & (\Switches[0]~input_o  & (\Switches[2]~input_o  $ (!\Switches[3]~input_o ))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexA0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N20
cycloneive_lcell_comb \HexA0|WideOr0~0 (
// Equation(s):
// \HexA0|WideOr0~0_combout  = (\Switches[0]~input_o  & ((\Switches[3]~input_o ) # (\Switches[1]~input_o  $ (\Switches[2]~input_o )))) # (!\Switches[0]~input_o  & ((\Switches[1]~input_o ) # (\Switches[2]~input_o  $ (\Switches[3]~input_o ))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Switches[2]~input_o ),
	.datac(\Switches[3]~input_o ),
	.datad(\Switches[0]~input_o ),
	.cin(gnd),
	.combout(\HexA0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexA0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \Switches[5]~input (
	.i(Switches[5]),
	.ibar(gnd),
	.o(\Switches[5]~input_o ));
// synopsys translate_off
defparam \Switches[5]~input .bus_hold = "false";
defparam \Switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \Switches[7]~input (
	.i(Switches[7]),
	.ibar(gnd),
	.o(\Switches[7]~input_o ));
// synopsys translate_off
defparam \Switches[7]~input .bus_hold = "false";
defparam \Switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \Switches[6]~input (
	.i(Switches[6]),
	.ibar(gnd),
	.o(\Switches[6]~input_o ));
// synopsys translate_off
defparam \Switches[6]~input .bus_hold = "false";
defparam \Switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \Switches[4]~input (
	.i(Switches[4]),
	.ibar(gnd),
	.o(\Switches[4]~input_o ));
// synopsys translate_off
defparam \Switches[4]~input .bus_hold = "false";
defparam \Switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N0
cycloneive_lcell_comb \HexA1|WideOr6~0 (
// Equation(s):
// \HexA1|WideOr6~0_combout  = (\Switches[7]~input_o  & (\Switches[4]~input_o  & (\Switches[5]~input_o  $ (\Switches[6]~input_o )))) # (!\Switches[7]~input_o  & (!\Switches[5]~input_o  & (\Switches[6]~input_o  $ (\Switches[4]~input_o ))))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr6~0 .lut_mask = 16'h4910;
defparam \HexA1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N30
cycloneive_lcell_comb \HexA1|WideOr5~0 (
// Equation(s):
// \HexA1|WideOr5~0_combout  = (\Switches[5]~input_o  & ((\Switches[4]~input_o  & (\Switches[7]~input_o )) # (!\Switches[4]~input_o  & ((\Switches[6]~input_o ))))) # (!\Switches[5]~input_o  & (\Switches[6]~input_o  & (\Switches[7]~input_o  $ 
// (\Switches[4]~input_o ))))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr5~0 .lut_mask = 16'h98E0;
defparam \HexA1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N20
cycloneive_lcell_comb \HexA1|WideOr4~0 (
// Equation(s):
// \HexA1|WideOr4~0_combout  = (\Switches[7]~input_o  & (\Switches[6]~input_o  & ((\Switches[5]~input_o ) # (!\Switches[4]~input_o )))) # (!\Switches[7]~input_o  & (\Switches[5]~input_o  & (!\Switches[6]~input_o  & !\Switches[4]~input_o )))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexA1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N14
cycloneive_lcell_comb \HexA1|WideOr3~0 (
// Equation(s):
// \HexA1|WideOr3~0_combout  = (\Switches[5]~input_o  & ((\Switches[6]~input_o  & ((\Switches[4]~input_o ))) # (!\Switches[6]~input_o  & (\Switches[7]~input_o  & !\Switches[4]~input_o )))) # (!\Switches[5]~input_o  & (!\Switches[7]~input_o  & 
// (\Switches[6]~input_o  $ (\Switches[4]~input_o ))))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr3~0 .lut_mask = 16'hA118;
defparam \HexA1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N24
cycloneive_lcell_comb \HexA1|WideOr2~0 (
// Equation(s):
// \HexA1|WideOr2~0_combout  = (\Switches[5]~input_o  & (!\Switches[7]~input_o  & ((\Switches[4]~input_o )))) # (!\Switches[5]~input_o  & ((\Switches[6]~input_o  & (!\Switches[7]~input_o )) # (!\Switches[6]~input_o  & ((\Switches[4]~input_o )))))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr2~0 .lut_mask = 16'h3710;
defparam \HexA1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N6
cycloneive_lcell_comb \HexA1|WideOr1~0 (
// Equation(s):
// \HexA1|WideOr1~0_combout  = (\Switches[5]~input_o  & (!\Switches[7]~input_o  & ((\Switches[4]~input_o ) # (!\Switches[6]~input_o )))) # (!\Switches[5]~input_o  & (\Switches[4]~input_o  & (\Switches[7]~input_o  $ (!\Switches[6]~input_o ))))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr1~0 .lut_mask = 16'h6302;
defparam \HexA1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N16
cycloneive_lcell_comb \HexA1|WideOr0~0 (
// Equation(s):
// \HexA1|WideOr0~0_combout  = (\Switches[4]~input_o  & ((\Switches[7]~input_o ) # (\Switches[5]~input_o  $ (\Switches[6]~input_o )))) # (!\Switches[4]~input_o  & ((\Switches[5]~input_o ) # (\Switches[7]~input_o  $ (\Switches[6]~input_o ))))

	.dataa(\Switches[5]~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Switches[6]~input_o ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\HexA1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA1|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \HexA1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \Switches[9]~input (
	.i(Switches[9]),
	.ibar(gnd),
	.o(\Switches[9]~input_o ));
// synopsys translate_off
defparam \Switches[9]~input .bus_hold = "false";
defparam \Switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \Switches[8]~input (
	.i(Switches[8]),
	.ibar(gnd),
	.o(\Switches[8]~input_o ));
// synopsys translate_off
defparam \Switches[8]~input .bus_hold = "false";
defparam \Switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \Switches[11]~input (
	.i(Switches[11]),
	.ibar(gnd),
	.o(\Switches[11]~input_o ));
// synopsys translate_off
defparam \Switches[11]~input .bus_hold = "false";
defparam \Switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \Switches[10]~input (
	.i(Switches[10]),
	.ibar(gnd),
	.o(\Switches[10]~input_o ));
// synopsys translate_off
defparam \Switches[10]~input .bus_hold = "false";
defparam \Switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N8
cycloneive_lcell_comb \HexA2|WideOr6~0 (
// Equation(s):
// \HexA2|WideOr6~0_combout  = (\Switches[11]~input_o  & (\Switches[8]~input_o  & (\Switches[9]~input_o  $ (\Switches[10]~input_o )))) # (!\Switches[11]~input_o  & (!\Switches[9]~input_o  & (\Switches[8]~input_o  $ (\Switches[10]~input_o ))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr6~0 .lut_mask = 16'h4184;
defparam \HexA2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N14
cycloneive_lcell_comb \HexA2|WideOr5~0 (
// Equation(s):
// \HexA2|WideOr5~0_combout  = (\Switches[9]~input_o  & ((\Switches[8]~input_o  & (\Switches[11]~input_o )) # (!\Switches[8]~input_o  & ((\Switches[10]~input_o ))))) # (!\Switches[9]~input_o  & (\Switches[10]~input_o  & (\Switches[8]~input_o  $ 
// (\Switches[11]~input_o ))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr5~0 .lut_mask = 16'hB680;
defparam \HexA2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N28
cycloneive_lcell_comb \HexA2|WideOr4~0 (
// Equation(s):
// \HexA2|WideOr4~0_combout  = (\Switches[11]~input_o  & (\Switches[10]~input_o  & ((\Switches[9]~input_o ) # (!\Switches[8]~input_o )))) # (!\Switches[11]~input_o  & (\Switches[9]~input_o  & (!\Switches[8]~input_o  & !\Switches[10]~input_o )))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr4~0 .lut_mask = 16'hB002;
defparam \HexA2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N6
cycloneive_lcell_comb \HexA2|WideOr3~0 (
// Equation(s):
// \HexA2|WideOr3~0_combout  = (\Switches[9]~input_o  & ((\Switches[8]~input_o  & ((\Switches[10]~input_o ))) # (!\Switches[8]~input_o  & (\Switches[11]~input_o  & !\Switches[10]~input_o )))) # (!\Switches[9]~input_o  & (!\Switches[11]~input_o  & 
// (\Switches[8]~input_o  $ (\Switches[10]~input_o ))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexA2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N24
cycloneive_lcell_comb \HexA2|WideOr2~0 (
// Equation(s):
// \HexA2|WideOr2~0_combout  = (\Switches[9]~input_o  & (\Switches[8]~input_o  & (!\Switches[11]~input_o ))) # (!\Switches[9]~input_o  & ((\Switches[10]~input_o  & ((!\Switches[11]~input_o ))) # (!\Switches[10]~input_o  & (\Switches[8]~input_o ))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \HexA2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N10
cycloneive_lcell_comb \HexA2|WideOr1~0 (
// Equation(s):
// \HexA2|WideOr1~0_combout  = (\Switches[9]~input_o  & (!\Switches[11]~input_o  & ((\Switches[8]~input_o ) # (!\Switches[10]~input_o )))) # (!\Switches[9]~input_o  & (\Switches[8]~input_o  & (\Switches[11]~input_o  $ (!\Switches[10]~input_o ))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr1~0 .lut_mask = 16'h480E;
defparam \HexA2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N0
cycloneive_lcell_comb \HexA2|WideOr0~0 (
// Equation(s):
// \HexA2|WideOr0~0_combout  = (\Switches[8]~input_o  & ((\Switches[11]~input_o ) # (\Switches[9]~input_o  $ (\Switches[10]~input_o )))) # (!\Switches[8]~input_o  & ((\Switches[9]~input_o ) # (\Switches[11]~input_o  $ (\Switches[10]~input_o ))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Switches[8]~input_o ),
	.datac(\Switches[11]~input_o ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\HexA2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA2|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \HexA2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \Switches[15]~input (
	.i(Switches[15]),
	.ibar(gnd),
	.o(\Switches[15]~input_o ));
// synopsys translate_off
defparam \Switches[15]~input .bus_hold = "false";
defparam \Switches[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \Switches[13]~input (
	.i(Switches[13]),
	.ibar(gnd),
	.o(\Switches[13]~input_o ));
// synopsys translate_off
defparam \Switches[13]~input .bus_hold = "false";
defparam \Switches[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \Switches[14]~input (
	.i(Switches[14]),
	.ibar(gnd),
	.o(\Switches[14]~input_o ));
// synopsys translate_off
defparam \Switches[14]~input .bus_hold = "false";
defparam \Switches[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \Switches[12]~input (
	.i(Switches[12]),
	.ibar(gnd),
	.o(\Switches[12]~input_o ));
// synopsys translate_off
defparam \Switches[12]~input .bus_hold = "false";
defparam \Switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N24
cycloneive_lcell_comb \HexA3|WideOr6~0 (
// Equation(s):
// \HexA3|WideOr6~0_combout  = (\Switches[15]~input_o  & (\Switches[12]~input_o  & (\Switches[13]~input_o  $ (\Switches[14]~input_o )))) # (!\Switches[15]~input_o  & (!\Switches[13]~input_o  & (\Switches[14]~input_o  $ (\Switches[12]~input_o ))))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr6~0 .lut_mask = 16'h2910;
defparam \HexA3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N10
cycloneive_lcell_comb \HexA3|WideOr5~0 (
// Equation(s):
// \HexA3|WideOr5~0_combout  = (\Switches[15]~input_o  & ((\Switches[12]~input_o  & (\Switches[13]~input_o )) # (!\Switches[12]~input_o  & ((\Switches[14]~input_o ))))) # (!\Switches[15]~input_o  & (\Switches[14]~input_o  & (\Switches[13]~input_o  $ 
// (\Switches[12]~input_o ))))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr5~0 .lut_mask = 16'h98E0;
defparam \HexA3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N4
cycloneive_lcell_comb \HexA3|WideOr4~0 (
// Equation(s):
// \HexA3|WideOr4~0_combout  = (\Switches[15]~input_o  & (\Switches[14]~input_o  & ((\Switches[13]~input_o ) # (!\Switches[12]~input_o )))) # (!\Switches[15]~input_o  & (\Switches[13]~input_o  & (!\Switches[14]~input_o  & !\Switches[12]~input_o )))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr4~0 .lut_mask = 16'h80A4;
defparam \HexA3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N18
cycloneive_lcell_comb \HexA3|WideOr3~0 (
// Equation(s):
// \HexA3|WideOr3~0_combout  = (\Switches[13]~input_o  & ((\Switches[14]~input_o  & ((\Switches[12]~input_o ))) # (!\Switches[14]~input_o  & (\Switches[15]~input_o  & !\Switches[12]~input_o )))) # (!\Switches[13]~input_o  & (!\Switches[15]~input_o  & 
// (\Switches[14]~input_o  $ (\Switches[12]~input_o ))))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexA3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N20
cycloneive_lcell_comb \HexA3|WideOr2~0 (
// Equation(s):
// \HexA3|WideOr2~0_combout  = (\Switches[13]~input_o  & (!\Switches[15]~input_o  & ((\Switches[12]~input_o )))) # (!\Switches[13]~input_o  & ((\Switches[14]~input_o  & (!\Switches[15]~input_o )) # (!\Switches[14]~input_o  & ((\Switches[12]~input_o )))))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr2~0 .lut_mask = 16'h5710;
defparam \HexA3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N6
cycloneive_lcell_comb \HexA3|WideOr1~0 (
// Equation(s):
// \HexA3|WideOr1~0_combout  = (\Switches[13]~input_o  & (!\Switches[15]~input_o  & ((\Switches[12]~input_o ) # (!\Switches[14]~input_o )))) # (!\Switches[13]~input_o  & (\Switches[12]~input_o  & (\Switches[15]~input_o  $ (!\Switches[14]~input_o ))))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr1~0 .lut_mask = 16'h6504;
defparam \HexA3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N28
cycloneive_lcell_comb \HexA3|WideOr0~0 (
// Equation(s):
// \HexA3|WideOr0~0_combout  = (\Switches[12]~input_o  & ((\Switches[15]~input_o ) # (\Switches[13]~input_o  $ (\Switches[14]~input_o )))) # (!\Switches[12]~input_o  & ((\Switches[13]~input_o ) # (\Switches[15]~input_o  $ (\Switches[14]~input_o ))))

	.dataa(\Switches[15]~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Switches[14]~input_o ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\HexA3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexA3|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \HexA3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Load_B~input (
	.i(Load_B),
	.ibar(gnd),
	.o(\Load_B~input_o ));
// synopsys translate_off
defparam \Load_B~input .bus_hold = "false";
defparam \Load_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N18
cycloneive_lcell_comb \Ctrl|next_state.A~0 (
// Equation(s):
// \Ctrl|next_state.A~0_combout  = (!\Ctrl|curr_state.A~q  & ((!\Load_B~input_o ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(\Ctrl|curr_state.A~q ),
	.datad(\Load_B~input_o ),
	.cin(gnd),
	.combout(\Ctrl|next_state.A~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|next_state.A~0 .lut_mask = 16'h050F;
defparam \Ctrl|next_state.A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N19
dffeas \Ctrl|curr_state.A (
	.clk(\Clk~input_o ),
	.d(\Ctrl|next_state.A~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.A .is_wysiwyg = "true";
defparam \Ctrl|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N6
cycloneive_lcell_comb \Ctrl|next_state.C~0 (
// Equation(s):
// \Ctrl|next_state.C~0_combout  = (!\Load_B~input_o  & (\Run~input_o  & !\Ctrl|curr_state.A~q ))

	.dataa(gnd),
	.datab(\Load_B~input_o ),
	.datac(\Run~input_o ),
	.datad(\Ctrl|curr_state.A~q ),
	.cin(gnd),
	.combout(\Ctrl|next_state.C~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|next_state.C~0 .lut_mask = 16'h0030;
defparam \Ctrl|next_state.C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N7
dffeas \Ctrl|curr_state.C (
	.clk(\Clk~input_o ),
	.d(\Ctrl|next_state.C~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.C .is_wysiwyg = "true";
defparam \Ctrl|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N10
cycloneive_lcell_comb \Reg|Data_Out[15]~99 (
// Equation(s):
// \Reg|Data_Out[15]~99_combout  = (\Reset~input_o  & \Ctrl|curr_state.C~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Ctrl|curr_state.C~q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[15]~99 .lut_mask = 16'hF000;
defparam \Reg|Data_Out[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \Reg|Data_Out[15]~99clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reg|Data_Out[15]~99_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reg|Data_Out[15]~99clkctrl_outclk ));
// synopsys translate_off
defparam \Reg|Data_Out[15]~99clkctrl .clock_type = "global clock";
defparam \Reg|Data_Out[15]~99clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N30
cycloneive_lcell_comb \Reg|Data_Out[0]~1 (
// Equation(s):
// \Reg|Data_Out[0]~1_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Switches[0]~input_o ))) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Reg|Data_Out[0]~1_combout ))))

	.dataa(\Reg|Data_Out[0]~1_combout ),
	.datab(\Switches[0]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[0]~1 .lut_mask = 16'hC0A0;
defparam \Reg|Data_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N28
cycloneive_lcell_comb \Reg|Data_Out[0]~4 (
// Equation(s):
// \Reg|Data_Out[0]~4_combout  = \Switches[0]~input_o  $ (\Reg|Data_Out[0]~1_combout  $ (\Reg|Data_Out[0]~2_combout ))

	.dataa(gnd),
	.datab(\Switches[0]~input_o ),
	.datac(\Reg|Data_Out[0]~1_combout ),
	.datad(\Reg|Data_Out[0]~2_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[0]~4 .lut_mask = 16'hC33C;
defparam \Reg|Data_Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N2
cycloneive_lcell_comb \Reg|Data_Out[0]~0 (
// Equation(s):
// \Reg|Data_Out[0]~0_combout  = (\Reg|Data_Out[15]~99_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[0]~0 .lut_mask = 16'hFF0F;
defparam \Reg|Data_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y27_N29
dffeas \Reg|Data_Out[0]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[0]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N14
cycloneive_lcell_comb \Reg|Data_Out[0]~3 (
// Equation(s):
// \Reg|Data_Out[0]~3_combout  = \Reg|Data_Out[0]~1_combout  $ (\Reg|Data_Out[0]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[0]~1_combout ),
	.datad(\Reg|Data_Out[0]~_emulated_q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[0]~3 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N8
cycloneive_lcell_comb \Reg|Data_Out[0]~2 (
// Equation(s):
// \Reg|Data_Out[0]~2_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & (\Switches[0]~input_o )) # (!\Reg|Data_Out[15]~99_combout  & ((\Reg|Data_Out[0]~3_combout )))))

	.dataa(\Switches[0]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\Reg|Data_Out[15]~99_combout ),
	.datad(\Reg|Data_Out[0]~3_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[0]~2 .lut_mask = 16'h8C80;
defparam \Reg|Data_Out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N20
cycloneive_lcell_comb \Reg|Data_Out[2]~11 (
// Equation(s):
// \Reg|Data_Out[2]~11_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[2]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[2]~11_combout )))))

	.dataa(\Switches[2]~input_o ),
	.datab(\Reg|Data_Out[2]~11_combout ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[2]~11 .lut_mask = 16'hA0C0;
defparam \Reg|Data_Out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N22
cycloneive_lcell_comb \Reg|Data_Out[1]~6 (
// Equation(s):
// \Reg|Data_Out[1]~6_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Switches[1]~input_o ))) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Reg|Data_Out[1]~6_combout ))))

	.dataa(\Reg|Data_Out[1]~6_combout ),
	.datab(\Switches[1]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[1]~6 .lut_mask = 16'hC0A0;
defparam \Reg|Data_Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N4
cycloneive_lcell_comb \CLA|g[0] (
// Equation(s):
// \CLA|g [0] = (\Switches[0]~input_o  & \Reg|Data_Out[0]~2_combout )

	.dataa(\Switches[0]~input_o ),
	.datab(gnd),
	.datac(\Reg|Data_Out[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLA|g [0]),
	.cout());
// synopsys translate_off
defparam \CLA|g[0] .lut_mask = 16'hA0A0;
defparam \CLA|g[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N18
cycloneive_lcell_comb \Reg|Data_Out[1]~9 (
// Equation(s):
// \Reg|Data_Out[1]~9_combout  = \Reg|Data_Out[1]~6_combout  $ (\Reg|Data_Out[1]~7_combout  $ (\CLA|g [0] $ (\Switches[1]~input_o )))

	.dataa(\Reg|Data_Out[1]~6_combout ),
	.datab(\Reg|Data_Out[1]~7_combout ),
	.datac(\CLA|g [0]),
	.datad(\Switches[1]~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[1]~9 .lut_mask = 16'h6996;
defparam \Reg|Data_Out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y27_N19
dffeas \Reg|Data_Out[1]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[1]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N20
cycloneive_lcell_comb \Reg|Data_Out[1]~8 (
// Equation(s):
// \Reg|Data_Out[1]~8_combout  = \Reg|Data_Out[1]~6_combout  $ (\Reg|Data_Out[1]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[1]~6_combout ),
	.datad(\Reg|Data_Out[1]~_emulated_q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[1]~8 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N10
cycloneive_lcell_comb \Reg|Data_Out[1]~7 (
// Equation(s):
// \Reg|Data_Out[1]~7_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & (\Switches[1]~input_o )) # (!\Reg|Data_Out[15]~99_combout  & ((\Reg|Data_Out[1]~8_combout )))))

	.dataa(\Switches[1]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\Reg|Data_Out[15]~99_combout ),
	.datad(\Reg|Data_Out[1]~8_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[1]~7 .lut_mask = 16'h8C80;
defparam \Reg|Data_Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N6
cycloneive_lcell_comb \CLA|c[2]~0 (
// Equation(s):
// \CLA|c[2]~0_combout  = (\Switches[1]~input_o  & ((\Reg|Data_Out[1]~7_combout ) # ((\Switches[0]~input_o  & \Reg|Data_Out[0]~2_combout )))) # (!\Switches[1]~input_o  & (\Switches[0]~input_o  & (\Reg|Data_Out[0]~2_combout  & \Reg|Data_Out[1]~7_combout )))

	.dataa(\Switches[0]~input_o ),
	.datab(\Switches[1]~input_o ),
	.datac(\Reg|Data_Out[0]~2_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\CLA|c[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLA|c[2]~0 .lut_mask = 16'hEC80;
defparam \CLA|c[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N4
cycloneive_lcell_comb \Reg|Data_Out[2]~14 (
// Equation(s):
// \Reg|Data_Out[2]~14_combout  = \Switches[2]~input_o  $ (\Reg|Data_Out[2]~11_combout  $ (\Reg|Data_Out[2]~12_combout  $ (\CLA|c[2]~0_combout )))

	.dataa(\Switches[2]~input_o ),
	.datab(\Reg|Data_Out[2]~11_combout ),
	.datac(\Reg|Data_Out[2]~12_combout ),
	.datad(\CLA|c[2]~0_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[2]~14 .lut_mask = 16'h6996;
defparam \Reg|Data_Out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y27_N5
dffeas \Reg|Data_Out[2]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[2]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N22
cycloneive_lcell_comb \Reg|Data_Out[2]~13 (
// Equation(s):
// \Reg|Data_Out[2]~13_combout  = \Reg|Data_Out[2]~_emulated_q  $ (\Reg|Data_Out[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[2]~_emulated_q ),
	.datad(\Reg|Data_Out[2]~11_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[2]~13 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N16
cycloneive_lcell_comb \Reg|Data_Out[2]~12 (
// Equation(s):
// \Reg|Data_Out[2]~12_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & (\Switches[2]~input_o )) # (!\Reg|Data_Out[15]~99_combout  & ((\Reg|Data_Out[2]~13_combout )))))

	.dataa(\Switches[2]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\Reg|Data_Out[2]~13_combout ),
	.datad(\Reg|Data_Out[15]~99_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[2]~12 .lut_mask = 16'h88C0;
defparam \Reg|Data_Out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N26
cycloneive_lcell_comb \Reg|Data_Out[3]~16 (
// Equation(s):
// \Reg|Data_Out[3]~16_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Switches[3]~input_o ))) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Reg|Data_Out[3]~16_combout ))))

	.dataa(\Reg|Data_Out[3]~16_combout ),
	.datab(\Switches[3]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[3]~16 .lut_mask = 16'hC0A0;
defparam \Reg|Data_Out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N0
cycloneive_lcell_comb \CLA|c[3]~1 (
// Equation(s):
// \CLA|c[3]~1_combout  = (\Switches[2]~input_o  & ((\Reg|Data_Out[2]~12_combout ) # (\CLA|c[2]~0_combout ))) # (!\Switches[2]~input_o  & (\Reg|Data_Out[2]~12_combout  & \CLA|c[2]~0_combout ))

	.dataa(\Switches[2]~input_o ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(gnd),
	.datad(\CLA|c[2]~0_combout ),
	.cin(gnd),
	.combout(\CLA|c[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLA|c[3]~1 .lut_mask = 16'hEE88;
defparam \CLA|c[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N18
cycloneive_lcell_comb \Reg|Data_Out[3]~19 (
// Equation(s):
// \Reg|Data_Out[3]~19_combout  = \Switches[3]~input_o  $ (\Reg|Data_Out[3]~16_combout  $ (\Reg|Data_Out[3]~17_combout  $ (\CLA|c[3]~1_combout )))

	.dataa(\Switches[3]~input_o ),
	.datab(\Reg|Data_Out[3]~16_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\CLA|c[3]~1_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[3]~19 .lut_mask = 16'h6996;
defparam \Reg|Data_Out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y27_N19
dffeas \Reg|Data_Out[3]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[3]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N12
cycloneive_lcell_comb \Reg|Data_Out[3]~18 (
// Equation(s):
// \Reg|Data_Out[3]~18_combout  = \Reg|Data_Out[3]~16_combout  $ (\Reg|Data_Out[3]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[3]~16_combout ),
	.datad(\Reg|Data_Out[3]~_emulated_q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[3]~18 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N2
cycloneive_lcell_comb \Reg|Data_Out[3]~17 (
// Equation(s):
// \Reg|Data_Out[3]~17_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & (\Switches[3]~input_o )) # (!\Reg|Data_Out[15]~99_combout  & ((\Reg|Data_Out[3]~18_combout )))))

	.dataa(\Switches[3]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\Reg|Data_Out[15]~99_combout ),
	.datad(\Reg|Data_Out[3]~18_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[3]~17 .lut_mask = 16'h8C80;
defparam \Reg|Data_Out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N18
cycloneive_lcell_comb \HexB0|WideOr6~0 (
// Equation(s):
// \HexB0|WideOr6~0_combout  = (\Reg|Data_Out[2]~12_combout  & (!\Reg|Data_Out[1]~7_combout  & (\Reg|Data_Out[0]~2_combout  $ (!\Reg|Data_Out[3]~17_combout )))) # (!\Reg|Data_Out[2]~12_combout  & (\Reg|Data_Out[0]~2_combout  & (\Reg|Data_Out[3]~17_combout  $ 
// (!\Reg|Data_Out[1]~7_combout ))))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr6~0 .lut_mask = 16'h2086;
defparam \HexB0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N0
cycloneive_lcell_comb \HexB0|WideOr5~0 (
// Equation(s):
// \HexB0|WideOr5~0_combout  = (\Reg|Data_Out[3]~17_combout  & ((\Reg|Data_Out[0]~2_combout  & ((\Reg|Data_Out[1]~7_combout ))) # (!\Reg|Data_Out[0]~2_combout  & (\Reg|Data_Out[2]~12_combout )))) # (!\Reg|Data_Out[3]~17_combout  & 
// (\Reg|Data_Out[2]~12_combout  & (\Reg|Data_Out[0]~2_combout  $ (\Reg|Data_Out[1]~7_combout ))))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr5~0 .lut_mask = 16'hE448;
defparam \HexB0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N2
cycloneive_lcell_comb \HexB0|WideOr4~0 (
// Equation(s):
// \HexB0|WideOr4~0_combout  = (\Reg|Data_Out[2]~12_combout  & (\Reg|Data_Out[3]~17_combout  & ((\Reg|Data_Out[1]~7_combout ) # (!\Reg|Data_Out[0]~2_combout )))) # (!\Reg|Data_Out[2]~12_combout  & (!\Reg|Data_Out[0]~2_combout  & (!\Reg|Data_Out[3]~17_combout 
//  & \Reg|Data_Out[1]~7_combout )))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr4~0 .lut_mask = 16'hC140;
defparam \HexB0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N24
cycloneive_lcell_comb \HexB0|WideOr3~0 (
// Equation(s):
// \HexB0|WideOr3~0_combout  = (\Reg|Data_Out[1]~7_combout  & ((\Reg|Data_Out[0]~2_combout  & (\Reg|Data_Out[2]~12_combout )) # (!\Reg|Data_Out[0]~2_combout  & (!\Reg|Data_Out[2]~12_combout  & \Reg|Data_Out[3]~17_combout )))) # (!\Reg|Data_Out[1]~7_combout  
// & (!\Reg|Data_Out[3]~17_combout  & (\Reg|Data_Out[0]~2_combout  $ (\Reg|Data_Out[2]~12_combout ))))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr3~0 .lut_mask = 16'h9806;
defparam \HexB0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N30
cycloneive_lcell_comb \HexB0|WideOr2~0 (
// Equation(s):
// \HexB0|WideOr2~0_combout  = (\Reg|Data_Out[1]~7_combout  & (\Reg|Data_Out[0]~2_combout  & ((!\Reg|Data_Out[3]~17_combout )))) # (!\Reg|Data_Out[1]~7_combout  & ((\Reg|Data_Out[2]~12_combout  & ((!\Reg|Data_Out[3]~17_combout ))) # 
// (!\Reg|Data_Out[2]~12_combout  & (\Reg|Data_Out[0]~2_combout ))))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \HexB0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N28
cycloneive_lcell_comb \HexB0|WideOr1~0 (
// Equation(s):
// \HexB0|WideOr1~0_combout  = (\Reg|Data_Out[0]~2_combout  & (\Reg|Data_Out[3]~17_combout  $ (((\Reg|Data_Out[1]~7_combout ) # (!\Reg|Data_Out[2]~12_combout ))))) # (!\Reg|Data_Out[0]~2_combout  & (!\Reg|Data_Out[2]~12_combout  & 
// (!\Reg|Data_Out[3]~17_combout  & \Reg|Data_Out[1]~7_combout )))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr1~0 .lut_mask = 16'h0B82;
defparam \HexB0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y27_N10
cycloneive_lcell_comb \HexB0|WideOr0~0 (
// Equation(s):
// \HexB0|WideOr0~0_combout  = (\Reg|Data_Out[0]~2_combout  & ((\Reg|Data_Out[3]~17_combout ) # (\Reg|Data_Out[2]~12_combout  $ (\Reg|Data_Out[1]~7_combout )))) # (!\Reg|Data_Out[0]~2_combout  & ((\Reg|Data_Out[1]~7_combout ) # (\Reg|Data_Out[2]~12_combout  
// $ (\Reg|Data_Out[3]~17_combout ))))

	.dataa(\Reg|Data_Out[0]~2_combout ),
	.datab(\Reg|Data_Out[2]~12_combout ),
	.datac(\Reg|Data_Out[3]~17_combout ),
	.datad(\Reg|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexB0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB0|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \HexB0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N22
cycloneive_lcell_comb \Reg|Data_Out[7]~36 (
// Equation(s):
// \Reg|Data_Out[7]~36_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[7]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[7]~36_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Switches[7]~input_o ),
	.datac(\Reg|Data_Out[7]~36_combout ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[7]~36 .lut_mask = 16'h88A0;
defparam \Reg|Data_Out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y27_N23
dffeas \Reg|Data_Out[7]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[7]~36_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[7]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N28
cycloneive_lcell_comb \Reg|Data_Out[7]~38 (
// Equation(s):
// \Reg|Data_Out[7]~38_combout  = \Reg|Data_Out[7]~36_combout  $ (\Reg|Data_Out[7]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[7]~36_combout ),
	.datad(\Reg|Data_Out[7]~_emulated_q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[7]~38 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N2
cycloneive_lcell_comb \Reg|Data_Out[7]~37 (
// Equation(s):
// \Reg|Data_Out[7]~37_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[7]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[7]~38_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[7]~38_combout ),
	.datac(\Switches[7]~input_o ),
	.datad(\Reg|Data_Out[15]~99_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[7]~37 .lut_mask = 16'hA088;
defparam \Reg|Data_Out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N26
cycloneive_lcell_comb \Reg|Data_Out[5]~26 (
// Equation(s):
// \Reg|Data_Out[5]~26_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[5]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[5]~26_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Switches[5]~input_o ),
	.datac(\Reg|Data_Out[5]~26_combout ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[5]~26 .lut_mask = 16'h88A0;
defparam \Reg|Data_Out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y27_N27
dffeas \Reg|Data_Out[5]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[5]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N4
cycloneive_lcell_comb \Reg|Data_Out[5]~28 (
// Equation(s):
// \Reg|Data_Out[5]~28_combout  = \Reg|Data_Out[5]~_emulated_q  $ (\Reg|Data_Out[5]~26_combout )

	.dataa(\Reg|Data_Out[5]~_emulated_q ),
	.datab(gnd),
	.datac(\Reg|Data_Out[5]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reg|Data_Out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[5]~28 .lut_mask = 16'h5A5A;
defparam \Reg|Data_Out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N10
cycloneive_lcell_comb \Reg|Data_Out[5]~27 (
// Equation(s):
// \Reg|Data_Out[5]~27_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[5]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[5]~28_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[5]~28_combout ),
	.datac(\Switches[5]~input_o ),
	.datad(\Reg|Data_Out[15]~99_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[5]~27 .lut_mask = 16'hA088;
defparam \Reg|Data_Out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N12
cycloneive_lcell_comb \Reg|Data_Out[4]~21 (
// Equation(s):
// \Reg|Data_Out[4]~21_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Switches[4]~input_o ))) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Reg|Data_Out[4]~21_combout ))))

	.dataa(\Reg|Data_Out[4]~21_combout ),
	.datab(\Switches[4]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[4]~21 .lut_mask = 16'hC0A0;
defparam \Reg|Data_Out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N13
dffeas \Reg|Data_Out[4]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[4]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N30
cycloneive_lcell_comb \Reg|Data_Out[4]~23 (
// Equation(s):
// \Reg|Data_Out[4]~23_combout  = \Reg|Data_Out[4]~_emulated_q  $ (\Reg|Data_Out[4]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[4]~_emulated_q ),
	.datad(\Reg|Data_Out[4]~21_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[4]~23 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N14
cycloneive_lcell_comb \Reg|Data_Out[4]~22 (
// Equation(s):
// \Reg|Data_Out[4]~22_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[4]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[4]~23_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[4]~23_combout ),
	.datac(\Reg|Data_Out[15]~99_combout ),
	.datad(\Switches[4]~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[4]~22 .lut_mask = 16'hA808;
defparam \Reg|Data_Out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N8
cycloneive_lcell_comb \Reg|Data_Out[6]~31 (
// Equation(s):
// \Reg|Data_Out[6]~31_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[6]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[6]~31_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Switches[6]~input_o ),
	.datac(\Reg|Data_Out[6]~31_combout ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[6]~31 .lut_mask = 16'h88A0;
defparam \Reg|Data_Out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y27_N9
dffeas \Reg|Data_Out[6]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[6]~31_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[6]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N18
cycloneive_lcell_comb \Reg|Data_Out[6]~33 (
// Equation(s):
// \Reg|Data_Out[6]~33_combout  = \Reg|Data_Out[6]~31_combout  $ (\Reg|Data_Out[6]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[6]~31_combout ),
	.datad(\Reg|Data_Out[6]~_emulated_q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[6]~33 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N12
cycloneive_lcell_comb \Reg|Data_Out[6]~32 (
// Equation(s):
// \Reg|Data_Out[6]~32_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[6]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[6]~33_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[6]~33_combout ),
	.datac(\Switches[6]~input_o ),
	.datad(\Reg|Data_Out[15]~99_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[6]~32 .lut_mask = 16'hA088;
defparam \Reg|Data_Out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N28
cycloneive_lcell_comb \HexB1|WideOr6~0 (
// Equation(s):
// \HexB1|WideOr6~0_combout  = (\Reg|Data_Out[7]~37_combout  & (\Reg|Data_Out[4]~22_combout  & (\Reg|Data_Out[5]~27_combout  $ (\Reg|Data_Out[6]~32_combout )))) # (!\Reg|Data_Out[7]~37_combout  & (!\Reg|Data_Out[5]~27_combout  & (\Reg|Data_Out[4]~22_combout  
// $ (\Reg|Data_Out[6]~32_combout ))))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr6~0 .lut_mask = 16'h2190;
defparam \HexB1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N26
cycloneive_lcell_comb \HexB1|WideOr5~0 (
// Equation(s):
// \HexB1|WideOr5~0_combout  = (\Reg|Data_Out[7]~37_combout  & ((\Reg|Data_Out[4]~22_combout  & (\Reg|Data_Out[5]~27_combout )) # (!\Reg|Data_Out[4]~22_combout  & ((\Reg|Data_Out[6]~32_combout ))))) # (!\Reg|Data_Out[7]~37_combout  & 
// (\Reg|Data_Out[6]~32_combout  & (\Reg|Data_Out[5]~27_combout  $ (\Reg|Data_Out[4]~22_combout ))))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexB1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N0
cycloneive_lcell_comb \HexB1|WideOr4~0 (
// Equation(s):
// \HexB1|WideOr4~0_combout  = (\Reg|Data_Out[7]~37_combout  & (\Reg|Data_Out[6]~32_combout  & ((\Reg|Data_Out[5]~27_combout ) # (!\Reg|Data_Out[4]~22_combout )))) # (!\Reg|Data_Out[7]~37_combout  & (\Reg|Data_Out[5]~27_combout  & 
// (!\Reg|Data_Out[4]~22_combout  & !\Reg|Data_Out[6]~32_combout )))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \HexB1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N22
cycloneive_lcell_comb \HexB1|WideOr3~0 (
// Equation(s):
// \HexB1|WideOr3~0_combout  = (\Reg|Data_Out[5]~27_combout  & ((\Reg|Data_Out[4]~22_combout  & ((\Reg|Data_Out[6]~32_combout ))) # (!\Reg|Data_Out[4]~22_combout  & (\Reg|Data_Out[7]~37_combout  & !\Reg|Data_Out[6]~32_combout )))) # 
// (!\Reg|Data_Out[5]~27_combout  & (!\Reg|Data_Out[7]~37_combout  & (\Reg|Data_Out[4]~22_combout  $ (\Reg|Data_Out[6]~32_combout ))))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexB1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N12
cycloneive_lcell_comb \HexB1|WideOr2~0 (
// Equation(s):
// \HexB1|WideOr2~0_combout  = (\Reg|Data_Out[5]~27_combout  & (!\Reg|Data_Out[7]~37_combout  & (\Reg|Data_Out[4]~22_combout ))) # (!\Reg|Data_Out[5]~27_combout  & ((\Reg|Data_Out[6]~32_combout  & (!\Reg|Data_Out[7]~37_combout )) # 
// (!\Reg|Data_Out[6]~32_combout  & ((\Reg|Data_Out[4]~22_combout )))))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr2~0 .lut_mask = 16'h5170;
defparam \HexB1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N2
cycloneive_lcell_comb \HexB1|WideOr1~0 (
// Equation(s):
// \HexB1|WideOr1~0_combout  = (\Reg|Data_Out[5]~27_combout  & (!\Reg|Data_Out[7]~37_combout  & ((\Reg|Data_Out[4]~22_combout ) # (!\Reg|Data_Out[6]~32_combout )))) # (!\Reg|Data_Out[5]~27_combout  & (\Reg|Data_Out[4]~22_combout  & 
// (\Reg|Data_Out[7]~37_combout  $ (!\Reg|Data_Out[6]~32_combout ))))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr1~0 .lut_mask = 16'h6054;
defparam \HexB1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y1_N24
cycloneive_lcell_comb \HexB1|WideOr0~0 (
// Equation(s):
// \HexB1|WideOr0~0_combout  = (\Reg|Data_Out[4]~22_combout  & ((\Reg|Data_Out[7]~37_combout ) # (\Reg|Data_Out[5]~27_combout  $ (\Reg|Data_Out[6]~32_combout )))) # (!\Reg|Data_Out[4]~22_combout  & ((\Reg|Data_Out[5]~27_combout ) # 
// (\Reg|Data_Out[7]~37_combout  $ (\Reg|Data_Out[6]~32_combout ))))

	.dataa(\Reg|Data_Out[7]~37_combout ),
	.datab(\Reg|Data_Out[5]~27_combout ),
	.datac(\Reg|Data_Out[4]~22_combout ),
	.datad(\Reg|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\HexB1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB1|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \HexB1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N24
cycloneive_lcell_comb \Reg|Data_Out[10]~51 (
// Equation(s):
// \Reg|Data_Out[10]~51_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[10]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[10]~51_combout )))))

	.dataa(\Switches[10]~input_o ),
	.datab(\Reg|Data_Out[10]~51_combout ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[10]~51 .lut_mask = 16'hA0C0;
defparam \Reg|Data_Out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N25
dffeas \Reg|Data_Out[10]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[10]~51_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[10]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[10]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N16
cycloneive_lcell_comb \Reg|Data_Out[10]~53 (
// Equation(s):
// \Reg|Data_Out[10]~53_combout  = \Reg|Data_Out[10]~_emulated_q  $ (\Reg|Data_Out[10]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[10]~_emulated_q ),
	.datad(\Reg|Data_Out[10]~51_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[10]~53 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N2
cycloneive_lcell_comb \Reg|Data_Out[10]~52 (
// Equation(s):
// \Reg|Data_Out[10]~52_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[10]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[10]~53_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[10]~53_combout ),
	.datac(\Reg|Data_Out[15]~99_combout ),
	.datad(\Switches[10]~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[10]~52 .lut_mask = 16'hA808;
defparam \Reg|Data_Out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N16
cycloneive_lcell_comb \Reg|Data_Out[11]~56 (
// Equation(s):
// \Reg|Data_Out[11]~56_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[11]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[11]~56_combout )))))

	.dataa(\Switches[11]~input_o ),
	.datab(\Reg|Data_Out[11]~56_combout ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[11]~56 .lut_mask = 16'hA0C0;
defparam \Reg|Data_Out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N17
dffeas \Reg|Data_Out[11]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[11]~56_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[11]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[11]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[11]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N12
cycloneive_lcell_comb \Reg|Data_Out[11]~58 (
// Equation(s):
// \Reg|Data_Out[11]~58_combout  = \Reg|Data_Out[11]~_emulated_q  $ (\Reg|Data_Out[11]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[11]~_emulated_q ),
	.datad(\Reg|Data_Out[11]~56_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[11]~58 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N30
cycloneive_lcell_comb \Reg|Data_Out[11]~57 (
// Equation(s):
// \Reg|Data_Out[11]~57_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[11]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[11]~58_combout ))))

	.dataa(\Reg|Data_Out[11]~58_combout ),
	.datab(\Reg|Data_Out[15]~99_combout ),
	.datac(\Switches[11]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[11]~57 .lut_mask = 16'hE200;
defparam \Reg|Data_Out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N8
cycloneive_lcell_comb \Reg|Data_Out[8]~41 (
// Equation(s):
// \Reg|Data_Out[8]~41_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[8]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[8]~41_combout )))))

	.dataa(\Switches[8]~input_o ),
	.datab(\Reg|Data_Out[8]~41_combout ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[8]~41 .lut_mask = 16'hA0C0;
defparam \Reg|Data_Out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N9
dffeas \Reg|Data_Out[8]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[8]~41_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[8]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[8]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y27_N24
cycloneive_lcell_comb \Reg|Data_Out[8]~43 (
// Equation(s):
// \Reg|Data_Out[8]~43_combout  = \Reg|Data_Out[8]~_emulated_q  $ (\Reg|Data_Out[8]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[8]~_emulated_q ),
	.datad(\Reg|Data_Out[8]~41_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[8]~43 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y27_N26
cycloneive_lcell_comb \Reg|Data_Out[8]~42 (
// Equation(s):
// \Reg|Data_Out[8]~42_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[8]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[8]~43_combout ))))

	.dataa(\Reg|Data_Out[15]~99_combout ),
	.datab(\Reg|Data_Out[8]~43_combout ),
	.datac(\Switches[8]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[8]~42 .lut_mask = 16'hE400;
defparam \Reg|Data_Out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N4
cycloneive_lcell_comb \Reg|Data_Out[9]~46 (
// Equation(s):
// \Reg|Data_Out[9]~46_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[9]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[9]~46_combout )))))

	.dataa(\Switches[9]~input_o ),
	.datab(\Reg|Data_Out[9]~46_combout ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[9]~46 .lut_mask = 16'hA0C0;
defparam \Reg|Data_Out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N5
dffeas \Reg|Data_Out[9]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[9]~46_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[9]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[9]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[9]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N28
cycloneive_lcell_comb \Reg|Data_Out[9]~48 (
// Equation(s):
// \Reg|Data_Out[9]~48_combout  = \Reg|Data_Out[9]~46_combout  $ (\Reg|Data_Out[9]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[9]~46_combout ),
	.datad(\Reg|Data_Out[9]~_emulated_q ),
	.cin(gnd),
	.combout(\Reg|Data_Out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[9]~48 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N26
cycloneive_lcell_comb \Reg|Data_Out[9]~47 (
// Equation(s):
// \Reg|Data_Out[9]~47_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[9]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[9]~48_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[15]~99_combout ),
	.datac(\Reg|Data_Out[9]~48_combout ),
	.datad(\Switches[9]~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[9]~47 .lut_mask = 16'hA820;
defparam \Reg|Data_Out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \HexB2|WideOr6~0 (
// Equation(s):
// \HexB2|WideOr6~0_combout  = (\Reg|Data_Out[10]~52_combout  & (!\Reg|Data_Out[9]~47_combout  & (\Reg|Data_Out[11]~57_combout  $ (!\Reg|Data_Out[8]~42_combout )))) # (!\Reg|Data_Out[10]~52_combout  & (\Reg|Data_Out[8]~42_combout  & 
// (\Reg|Data_Out[11]~57_combout  $ (!\Reg|Data_Out[9]~47_combout ))))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr6~0 .lut_mask = 16'h4092;
defparam \HexB2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \HexB2|WideOr5~0 (
// Equation(s):
// \HexB2|WideOr5~0_combout  = (\Reg|Data_Out[11]~57_combout  & ((\Reg|Data_Out[8]~42_combout  & ((\Reg|Data_Out[9]~47_combout ))) # (!\Reg|Data_Out[8]~42_combout  & (\Reg|Data_Out[10]~52_combout )))) # (!\Reg|Data_Out[11]~57_combout  & 
// (\Reg|Data_Out[10]~52_combout  & (\Reg|Data_Out[8]~42_combout  $ (\Reg|Data_Out[9]~47_combout ))))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \HexB2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \HexB2|WideOr4~0 (
// Equation(s):
// \HexB2|WideOr4~0_combout  = (\Reg|Data_Out[10]~52_combout  & (\Reg|Data_Out[11]~57_combout  & ((\Reg|Data_Out[9]~47_combout ) # (!\Reg|Data_Out[8]~42_combout )))) # (!\Reg|Data_Out[10]~52_combout  & (!\Reg|Data_Out[11]~57_combout  & 
// (!\Reg|Data_Out[8]~42_combout  & \Reg|Data_Out[9]~47_combout )))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexB2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \HexB2|WideOr3~0 (
// Equation(s):
// \HexB2|WideOr3~0_combout  = (\Reg|Data_Out[9]~47_combout  & ((\Reg|Data_Out[10]~52_combout  & ((\Reg|Data_Out[8]~42_combout ))) # (!\Reg|Data_Out[10]~52_combout  & (\Reg|Data_Out[11]~57_combout  & !\Reg|Data_Out[8]~42_combout )))) # 
// (!\Reg|Data_Out[9]~47_combout  & (!\Reg|Data_Out[11]~57_combout  & (\Reg|Data_Out[10]~52_combout  $ (\Reg|Data_Out[8]~42_combout ))))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexB2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \HexB2|WideOr2~0 (
// Equation(s):
// \HexB2|WideOr2~0_combout  = (\Reg|Data_Out[9]~47_combout  & (((!\Reg|Data_Out[11]~57_combout  & \Reg|Data_Out[8]~42_combout )))) # (!\Reg|Data_Out[9]~47_combout  & ((\Reg|Data_Out[10]~52_combout  & (!\Reg|Data_Out[11]~57_combout )) # 
// (!\Reg|Data_Out[10]~52_combout  & ((\Reg|Data_Out[8]~42_combout )))))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr2~0 .lut_mask = 16'h3072;
defparam \HexB2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \HexB2|WideOr1~0 (
// Equation(s):
// \HexB2|WideOr1~0_combout  = (\Reg|Data_Out[10]~52_combout  & (\Reg|Data_Out[8]~42_combout  & (\Reg|Data_Out[11]~57_combout  $ (\Reg|Data_Out[9]~47_combout )))) # (!\Reg|Data_Out[10]~52_combout  & (!\Reg|Data_Out[11]~57_combout  & 
// ((\Reg|Data_Out[8]~42_combout ) # (\Reg|Data_Out[9]~47_combout ))))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr1~0 .lut_mask = 16'h3190;
defparam \HexB2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \HexB2|WideOr0~0 (
// Equation(s):
// \HexB2|WideOr0~0_combout  = (\Reg|Data_Out[8]~42_combout  & ((\Reg|Data_Out[11]~57_combout ) # (\Reg|Data_Out[10]~52_combout  $ (\Reg|Data_Out[9]~47_combout )))) # (!\Reg|Data_Out[8]~42_combout  & ((\Reg|Data_Out[9]~47_combout ) # 
// (\Reg|Data_Out[10]~52_combout  $ (\Reg|Data_Out[11]~57_combout ))))

	.dataa(\Reg|Data_Out[10]~52_combout ),
	.datab(\Reg|Data_Out[11]~57_combout ),
	.datac(\Reg|Data_Out[8]~42_combout ),
	.datad(\Reg|Data_Out[9]~47_combout ),
	.cin(gnd),
	.combout(\HexB2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB2|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \HexB2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N26
cycloneive_lcell_comb \Reg|Data_Out[15]~76 (
// Equation(s):
// \Reg|Data_Out[15]~76_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Switches[15]~input_o ))) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Reg|Data_Out[15]~76_combout ))))

	.dataa(\Reg|Data_Out[15]~76_combout ),
	.datab(\Switches[15]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[15]~76 .lut_mask = 16'hC0A0;
defparam \Reg|Data_Out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N27
dffeas \Reg|Data_Out[15]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[15]~76_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[15]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[15]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[15]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y26_N10
cycloneive_lcell_comb \Reg|Data_Out[15]~78 (
// Equation(s):
// \Reg|Data_Out[15]~78_combout  = \Reg|Data_Out[15]~_emulated_q  $ (\Reg|Data_Out[15]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[15]~_emulated_q ),
	.datad(\Reg|Data_Out[15]~76_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[15]~78 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N22
cycloneive_lcell_comb \Reg|Data_Out[15]~77 (
// Equation(s):
// \Reg|Data_Out[15]~77_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[15]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[15]~78_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[15]~99_combout ),
	.datac(\Reg|Data_Out[15]~78_combout ),
	.datad(\Switches[15]~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[15]~77 .lut_mask = 16'hA820;
defparam \Reg|Data_Out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N20
cycloneive_lcell_comb \Reg|Data_Out[13]~66 (
// Equation(s):
// \Reg|Data_Out[13]~66_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[13]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[13]~66_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Switches[13]~input_o ),
	.datac(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.datad(\Reg|Data_Out[13]~66_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[13]~66 .lut_mask = 16'h8A80;
defparam \Reg|Data_Out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N21
dffeas \Reg|Data_Out[13]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[13]~66_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[13]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[13]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[13]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y26_N2
cycloneive_lcell_comb \Reg|Data_Out[13]~68 (
// Equation(s):
// \Reg|Data_Out[13]~68_combout  = \Reg|Data_Out[13]~_emulated_q  $ (\Reg|Data_Out[13]~66_combout )

	.dataa(\Reg|Data_Out[13]~_emulated_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg|Data_Out[13]~66_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[13]~68 .lut_mask = 16'h55AA;
defparam \Reg|Data_Out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N2
cycloneive_lcell_comb \Reg|Data_Out[13]~67 (
// Equation(s):
// \Reg|Data_Out[13]~67_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & (\Switches[13]~input_o )) # (!\Reg|Data_Out[15]~99_combout  & ((\Reg|Data_Out[13]~68_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[15]~99_combout ),
	.datac(\Switches[13]~input_o ),
	.datad(\Reg|Data_Out[13]~68_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[13]~67 .lut_mask = 16'hA280;
defparam \Reg|Data_Out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N22
cycloneive_lcell_comb \Reg|Data_Out[12]~61 (
// Equation(s):
// \Reg|Data_Out[12]~61_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Switches[12]~input_o ))) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Reg|Data_Out[12]~61_combout ))))

	.dataa(\Reg|Data_Out[12]~61_combout ),
	.datab(\Switches[12]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[12]~61 .lut_mask = 16'hC0A0;
defparam \Reg|Data_Out[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N23
dffeas \Reg|Data_Out[12]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[12]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[12]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[12]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y26_N20
cycloneive_lcell_comb \Reg|Data_Out[12]~63 (
// Equation(s):
// \Reg|Data_Out[12]~63_combout  = \Reg|Data_Out[12]~_emulated_q  $ (\Reg|Data_Out[12]~61_combout )

	.dataa(gnd),
	.datab(\Reg|Data_Out[12]~_emulated_q ),
	.datac(\Reg|Data_Out[12]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reg|Data_Out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[12]~63 .lut_mask = 16'h3C3C;
defparam \Reg|Data_Out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N12
cycloneive_lcell_comb \Reg|Data_Out[12]~62 (
// Equation(s):
// \Reg|Data_Out[12]~62_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & ((\Switches[12]~input_o ))) # (!\Reg|Data_Out[15]~99_combout  & (\Reg|Data_Out[12]~63_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[15]~99_combout ),
	.datac(\Reg|Data_Out[12]~63_combout ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\Reg|Data_Out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[12]~62 .lut_mask = 16'hA820;
defparam \Reg|Data_Out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y27_N0
cycloneive_lcell_comb \Reg|Data_Out[14]~71 (
// Equation(s):
// \Reg|Data_Out[14]~71_combout  = (\Reset~input_o  & ((GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & (\Switches[14]~input_o )) # (!GLOBAL(\Reg|Data_Out[15]~99clkctrl_outclk ) & ((\Reg|Data_Out[14]~71_combout )))))

	.dataa(\Switches[14]~input_o ),
	.datab(\Reg|Data_Out[14]~71_combout ),
	.datac(\Reset~input_o ),
	.datad(\Reg|Data_Out[15]~99clkctrl_outclk ),
	.cin(gnd),
	.combout(\Reg|Data_Out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[14]~71 .lut_mask = 16'hA0C0;
defparam \Reg|Data_Out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y27_N1
dffeas \Reg|Data_Out[14]~_emulated (
	.clk(!\Run~input_o ),
	.d(\Reg|Data_Out[14]~71_combout ),
	.asdata(vcc),
	.clrn(!\Reg|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|Data_Out[14]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|Data_Out[14]~_emulated .is_wysiwyg = "true";
defparam \Reg|Data_Out[14]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y26_N4
cycloneive_lcell_comb \Reg|Data_Out[14]~73 (
// Equation(s):
// \Reg|Data_Out[14]~73_combout  = \Reg|Data_Out[14]~_emulated_q  $ (\Reg|Data_Out[14]~71_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg|Data_Out[14]~_emulated_q ),
	.datad(\Reg|Data_Out[14]~71_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[14]~73 .lut_mask = 16'h0FF0;
defparam \Reg|Data_Out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N0
cycloneive_lcell_comb \Reg|Data_Out[14]~72 (
// Equation(s):
// \Reg|Data_Out[14]~72_combout  = (\Reset~input_o  & ((\Reg|Data_Out[15]~99_combout  & (\Switches[14]~input_o )) # (!\Reg|Data_Out[15]~99_combout  & ((\Reg|Data_Out[14]~73_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Reg|Data_Out[15]~99_combout ),
	.datac(\Switches[14]~input_o ),
	.datad(\Reg|Data_Out[14]~73_combout ),
	.cin(gnd),
	.combout(\Reg|Data_Out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Reg|Data_Out[14]~72 .lut_mask = 16'hA280;
defparam \Reg|Data_Out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N24
cycloneive_lcell_comb \HexB3|WideOr6~0 (
// Equation(s):
// \HexB3|WideOr6~0_combout  = (\Reg|Data_Out[15]~77_combout  & (\Reg|Data_Out[12]~62_combout  & (\Reg|Data_Out[13]~67_combout  $ (\Reg|Data_Out[14]~72_combout )))) # (!\Reg|Data_Out[15]~77_combout  & (!\Reg|Data_Out[13]~67_combout  & 
// (\Reg|Data_Out[12]~62_combout  $ (\Reg|Data_Out[14]~72_combout ))))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr6~0 .lut_mask = 16'h2190;
defparam \HexB3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N18
cycloneive_lcell_comb \HexB3|WideOr5~0 (
// Equation(s):
// \HexB3|WideOr5~0_combout  = (\Reg|Data_Out[15]~77_combout  & ((\Reg|Data_Out[12]~62_combout  & (\Reg|Data_Out[13]~67_combout )) # (!\Reg|Data_Out[12]~62_combout  & ((\Reg|Data_Out[14]~72_combout ))))) # (!\Reg|Data_Out[15]~77_combout  & 
// (\Reg|Data_Out[14]~72_combout  & (\Reg|Data_Out[13]~67_combout  $ (\Reg|Data_Out[12]~62_combout ))))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexB3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N4
cycloneive_lcell_comb \HexB3|WideOr4~0 (
// Equation(s):
// \HexB3|WideOr4~0_combout  = (\Reg|Data_Out[15]~77_combout  & (\Reg|Data_Out[14]~72_combout  & ((\Reg|Data_Out[13]~67_combout ) # (!\Reg|Data_Out[12]~62_combout )))) # (!\Reg|Data_Out[15]~77_combout  & (\Reg|Data_Out[13]~67_combout  & 
// (!\Reg|Data_Out[12]~62_combout  & !\Reg|Data_Out[14]~72_combout )))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr4~0 .lut_mask = 16'h8A04;
defparam \HexB3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N6
cycloneive_lcell_comb \HexB3|WideOr3~0 (
// Equation(s):
// \HexB3|WideOr3~0_combout  = (\Reg|Data_Out[13]~67_combout  & ((\Reg|Data_Out[12]~62_combout  & ((\Reg|Data_Out[14]~72_combout ))) # (!\Reg|Data_Out[12]~62_combout  & (\Reg|Data_Out[15]~77_combout  & !\Reg|Data_Out[14]~72_combout )))) # 
// (!\Reg|Data_Out[13]~67_combout  & (!\Reg|Data_Out[15]~77_combout  & (\Reg|Data_Out[12]~62_combout  $ (\Reg|Data_Out[14]~72_combout ))))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexB3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N20
cycloneive_lcell_comb \HexB3|WideOr2~0 (
// Equation(s):
// \HexB3|WideOr2~0_combout  = (\Reg|Data_Out[13]~67_combout  & (!\Reg|Data_Out[15]~77_combout  & (\Reg|Data_Out[12]~62_combout ))) # (!\Reg|Data_Out[13]~67_combout  & ((\Reg|Data_Out[14]~72_combout  & (!\Reg|Data_Out[15]~77_combout )) # 
// (!\Reg|Data_Out[14]~72_combout  & ((\Reg|Data_Out[12]~62_combout )))))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr2~0 .lut_mask = 16'h5170;
defparam \HexB3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N30
cycloneive_lcell_comb \HexB3|WideOr1~0 (
// Equation(s):
// \HexB3|WideOr1~0_combout  = (\Reg|Data_Out[13]~67_combout  & (!\Reg|Data_Out[15]~77_combout  & ((\Reg|Data_Out[12]~62_combout ) # (!\Reg|Data_Out[14]~72_combout )))) # (!\Reg|Data_Out[13]~67_combout  & (\Reg|Data_Out[12]~62_combout  & 
// (\Reg|Data_Out[15]~77_combout  $ (!\Reg|Data_Out[14]~72_combout ))))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr1~0 .lut_mask = 16'h6054;
defparam \HexB3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N12
cycloneive_lcell_comb \HexB3|WideOr0~0 (
// Equation(s):
// \HexB3|WideOr0~0_combout  = (\Reg|Data_Out[12]~62_combout  & ((\Reg|Data_Out[15]~77_combout ) # (\Reg|Data_Out[13]~67_combout  $ (\Reg|Data_Out[14]~72_combout )))) # (!\Reg|Data_Out[12]~62_combout  & ((\Reg|Data_Out[13]~67_combout ) # 
// (\Reg|Data_Out[15]~77_combout  $ (\Reg|Data_Out[14]~72_combout ))))

	.dataa(\Reg|Data_Out[15]~77_combout ),
	.datab(\Reg|Data_Out[13]~67_combout ),
	.datac(\Reg|Data_Out[12]~62_combout ),
	.datad(\Reg|Data_Out[14]~72_combout ),
	.cin(gnd),
	.combout(\HexB3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexB3|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \HexB3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign Overflow = \Overflow~output_o ;

assign Ahex0[0] = \Ahex0[0]~output_o ;

assign Ahex0[1] = \Ahex0[1]~output_o ;

assign Ahex0[2] = \Ahex0[2]~output_o ;

assign Ahex0[3] = \Ahex0[3]~output_o ;

assign Ahex0[4] = \Ahex0[4]~output_o ;

assign Ahex0[5] = \Ahex0[5]~output_o ;

assign Ahex0[6] = \Ahex0[6]~output_o ;

assign Ahex1[0] = \Ahex1[0]~output_o ;

assign Ahex1[1] = \Ahex1[1]~output_o ;

assign Ahex1[2] = \Ahex1[2]~output_o ;

assign Ahex1[3] = \Ahex1[3]~output_o ;

assign Ahex1[4] = \Ahex1[4]~output_o ;

assign Ahex1[5] = \Ahex1[5]~output_o ;

assign Ahex1[6] = \Ahex1[6]~output_o ;

assign Ahex2[0] = \Ahex2[0]~output_o ;

assign Ahex2[1] = \Ahex2[1]~output_o ;

assign Ahex2[2] = \Ahex2[2]~output_o ;

assign Ahex2[3] = \Ahex2[3]~output_o ;

assign Ahex2[4] = \Ahex2[4]~output_o ;

assign Ahex2[5] = \Ahex2[5]~output_o ;

assign Ahex2[6] = \Ahex2[6]~output_o ;

assign Ahex3[0] = \Ahex3[0]~output_o ;

assign Ahex3[1] = \Ahex3[1]~output_o ;

assign Ahex3[2] = \Ahex3[2]~output_o ;

assign Ahex3[3] = \Ahex3[3]~output_o ;

assign Ahex3[4] = \Ahex3[4]~output_o ;

assign Ahex3[5] = \Ahex3[5]~output_o ;

assign Ahex3[6] = \Ahex3[6]~output_o ;

assign Bhex0[0] = \Bhex0[0]~output_o ;

assign Bhex0[1] = \Bhex0[1]~output_o ;

assign Bhex0[2] = \Bhex0[2]~output_o ;

assign Bhex0[3] = \Bhex0[3]~output_o ;

assign Bhex0[4] = \Bhex0[4]~output_o ;

assign Bhex0[5] = \Bhex0[5]~output_o ;

assign Bhex0[6] = \Bhex0[6]~output_o ;

assign Bhex1[0] = \Bhex1[0]~output_o ;

assign Bhex1[1] = \Bhex1[1]~output_o ;

assign Bhex1[2] = \Bhex1[2]~output_o ;

assign Bhex1[3] = \Bhex1[3]~output_o ;

assign Bhex1[4] = \Bhex1[4]~output_o ;

assign Bhex1[5] = \Bhex1[5]~output_o ;

assign Bhex1[6] = \Bhex1[6]~output_o ;

assign Bhex2[0] = \Bhex2[0]~output_o ;

assign Bhex2[1] = \Bhex2[1]~output_o ;

assign Bhex2[2] = \Bhex2[2]~output_o ;

assign Bhex2[3] = \Bhex2[3]~output_o ;

assign Bhex2[4] = \Bhex2[4]~output_o ;

assign Bhex2[5] = \Bhex2[5]~output_o ;

assign Bhex2[6] = \Bhex2[6]~output_o ;

assign Bhex3[0] = \Bhex3[0]~output_o ;

assign Bhex3[1] = \Bhex3[1]~output_o ;

assign Bhex3[2] = \Bhex3[2]~output_o ;

assign Bhex3[3] = \Bhex3[3]~output_o ;

assign Bhex3[4] = \Bhex3[4]~output_o ;

assign Bhex3[5] = \Bhex3[5]~output_o ;

assign Bhex3[6] = \Bhex3[6]~output_o ;

assign Sum[0] = \Sum[0]~output_o ;

assign Sum[1] = \Sum[1]~output_o ;

assign Sum[2] = \Sum[2]~output_o ;

assign Sum[3] = \Sum[3]~output_o ;

assign Sum[4] = \Sum[4]~output_o ;

assign Sum[5] = \Sum[5]~output_o ;

assign Sum[6] = \Sum[6]~output_o ;

assign Sum[7] = \Sum[7]~output_o ;

assign Sum[8] = \Sum[8]~output_o ;

assign Sum[9] = \Sum[9]~output_o ;

assign Sum[10] = \Sum[10]~output_o ;

assign Sum[11] = \Sum[11]~output_o ;

assign Sum[12] = \Sum[12]~output_o ;

assign Sum[13] = \Sum[13]~output_o ;

assign Sum[14] = \Sum[14]~output_o ;

assign Sum[15] = \Sum[15]~output_o ;

endmodule
