// Seed: 1561440709
module module_0;
  bit id_1, id_2;
  assign module_1.id_16 = 0;
  always
    if (-1 !== -1) @(posedge -1) id_1 <= 1;
    else
      #1 begin : LABEL_0
        id_3;
      end
endmodule
module module_1 #(
    parameter id_13 = 32'd64
) (
    output wor id_0,
    output wor id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    output uwire id_8,
    output wire id_9,
    output tri id_10,
    input tri id_11,
    output logic id_12,
    input wand _id_13,
    input wire void id_14,
    output tri1 id_15,
    output tri0 id_16,
    output uwire id_17,
    input wor id_18,
    input wor id_19,
    input wand id_20,
    input supply1 id_21,
    input wor id_22
);
  final begin : LABEL_0
    id_12 <= id_22;
  end
  wire [-1 'b0 : id_13] id_24, id_25, id_26;
  module_0 modCall_1 ();
endmodule
