/************************************************************************

 Copyright 2023 IHP PDK Authors
 
 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at
 
    https://www.apache.org/licenses/LICENSE-2.0
 
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License. 
 
************************************************************************/

library(RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C) {	
	technology (cmos) ;
	delay_model : table_lookup ;
	define ("add_pg_pin_to_lib",  "library",  "boolean");
	add_pg_pin_to_lib : true;
	voltage_map ( VDD, 1.08);
	voltage_map ( VDDARRAY, 1.08);
	voltage_map ( VSS, 0.000000 );
	
	date            : "Wed Feb 22 14:29:06 2023" ;
	comment         : "IHP Microelectronics GmbH, 2023" ;
	revision        : 1.0.4 ;
	simulation      : true ;
	nom_process     : 1 ;
	nom_temperature : 125 ;
	nom_voltage     : 1.08 ;
	
	operating_conditions("slow_1p08V_125C"){
	    process     : 1 ;
	    temperature : 125 ;
	    voltage     : 1.08 ;
	    tree_type   : "balanced_tree" ;
	}
	
	default_operating_conditions  : slow_1p08V_125C ;
	default_max_transition        : 1.0 ;
	default_fanout_load           : 1.0 ;
	default_inout_pin_cap         : 0.0 ;
	default_input_pin_cap         : 0.0 ;
	default_output_pin_cap        : 0.0 ;
	default_cell_leakage_power    : 0.0 ;
	default_leakage_power_density : 0.0 ;
	 
	slew_lower_threshold_pct_rise : 30 ;
	slew_upper_threshold_pct_rise : 70 ;
	input_threshold_pct_fall      : 50 ;
	output_threshold_pct_fall     : 50 ;
	input_threshold_pct_rise      : 50 ;
	output_threshold_pct_rise     : 50 ;
	slew_lower_threshold_pct_fall : 30 ;
	slew_upper_threshold_pct_fall : 70 ;
	slew_derate_from_library      : 0.5;
	k_volt_cell_leakage_power     : 0.0 ;
	k_temp_cell_leakage_power     : 0.0 ;
	k_process_cell_leakage_power  : 0.0 ;
	k_volt_internal_power         : 0.0 ;
	k_temp_internal_power         : 0.0 ;
	k_process_internal_power      : 0.0 ;
	
	capacitive_load_unit            (1,pf) ;
	voltage_unit                  : "1V" ;
	current_unit                  : "1uA" ;
	time_unit                     : "1ns" ;
	leakage_power_unit            : "1nW" ;
	pulling_resistance_unit       : "1kohm";
	/*
	  ------------------------------------------------------------------------------------------
	  implicit units overview:
	    cell_area       unit      : "um"
	    internal_power  unit      : "1e-12 * J/toggle = 1 * uW/MHz"
	                                (capacitive_load_unit * voltage_unit^2) per toggle event
	  ------------------------------------------------------------------------------------------
	*/
	library_features(report_delay_calculation);
	define_cell_area (pad_drivers,pad_driver_sites) ;
	
	lu_table_template(CLKTRAN_constraint_template) {
	     variable_1 : constrained_pin_transition;
	     index_1 ( "0.010, 0.050, 0.200, 0.400, 1.000" );
	}
	lu_table_template(SRAM_load_template) {
	     variable_1 : total_output_net_capacitance;
	     index_1 ( "0.0008,0.0014,0.0051,0.0100,0.0339,0.0640" );
	}
	lu_table_template(SIG2SRAM_constraint_template) {
	     variable_1 : related_pin_transition;
	     variable_2 : constrained_pin_transition;
	     index_1 ( "0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952" );
	     index_2 ( "0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952" );
	}
	
	lu_table_template(SIG2SRAM_delay_template) {
	     variable_1 : input_net_transition;
	     variable_2 : total_output_net_capacitance;
	     index_1 ( "0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952" );
	     index_2 ( "0.0008,0.0014,0.0051,0.0100,0.0339,0.0640" );
	} 

	type (D_63_0) {
		base_type : array;
		data_type : bit;
		bit_width : 64;
		bit_from  : 63;
		bit_to    : 0;
		downto    : true;
	 }

	type (A_9_0) {
		base_type : array;
		data_type : bit;
		bit_width : 10;
		bit_from  : 9;
		bit_to    : 0;
		downto    : true;
	 }

cell(RM_IHPSG13_1P_1024x64_c2_bm_bist) {
pg_pin (VDD) {
  pg_type : primary_power;
  voltage_name : VDD;
}
pg_pin (VDDARRAY) {
  pg_type : primary_power;
  voltage_name : VDDARRAY;
}
pg_pin (VSS) {
  pg_type : primary_ground;
  voltage_name : VSS;
}

memory() {
 type : ram;
 address_width : 10;
 word_width : 64;
}

interface_timing : false;
bus_naming_style    :   "%s[%d]" ;
area        : 263946.1408 ;

   pin(A_DLY) {
	   direction       : input ;
	   capacitance     : 0.00387999 ;
	   max_transition  : "1" ;
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
		internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
   }

bus(A_ADDR) {
   bus_type : A_9_0;
   direction          : input ;
   capacitance        : 0.0077013 ;
    pin(A_ADDR[0]) {
       capacitance : 0.00625349 ;
    }
    pin(A_ADDR[1]) {
       capacitance : 0.00507435 ;
    }
    pin(A_ADDR[2]) {
       capacitance : 0.00656707 ;
    }
    pin(A_ADDR[3]) {
       capacitance : 0.0083133 ;
    }
    pin(A_ADDR[4]) {
       capacitance : 0.00507219 ;
    }
    pin(A_ADDR[5]) {
       capacitance : 0.00964344 ;
    }
    pin(A_ADDR[6]) {
       capacitance : 0.0119653 ;
    }
    pin(A_ADDR[7]) {
       capacitance : 0.00827606 ;
    }
    pin(A_ADDR[8]) {
       capacitance : 0.0110771 ;
    }
   max_transition     : "0.5952" ;
   pin(A_ADDR[9:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0606);
		}
		        fall_power("scalar"){
		 values (0.0789);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0505);
		}
		        fall_power("scalar"){
		 values (0.0501);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "((A_WEN | A_REN)& A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.7371,-0.7176,-0.6863,-0.6434,-0.5652,-0.4168,-0.1980",\
"-0.7566,-0.7371,-0.7059,-0.6629,-0.5848,-0.4363,-0.2137",\
"-0.7879,-0.7645,-0.7332,-0.6902,-0.6121,-0.4637,-0.2449",\
"-0.8309,-0.8074,-0.7762,-0.7332,-0.6551,-0.5066,-0.2879",\
"-0.9051,-0.8895,-0.8543,-0.8113,-0.7332,-0.5887,-0.3660",\
"-1.0418,-1.0262,-0.9949,-0.9480,-0.8699,-0.7293,-0.5027",\
"-1.2684,-1.2449,-1.2176,-1.1707,-1.0965,-0.9480,-0.7293");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.5926,-0.5730,-0.5418,-0.4988,-0.4246,-0.2879,-0.0730",\
"-0.6121,-0.5926,-0.5613,-0.5223,-0.4441,-0.3074,-0.0887",\
"-0.6395,-0.6199,-0.5926,-0.5496,-0.4715,-0.3348,-0.1160",\
"-0.6863,-0.6668,-0.6355,-0.5965,-0.5184,-0.3777,-0.1590",\
"-0.7605,-0.7410,-0.7137,-0.6746,-0.5926,-0.4559,-0.2410",\
"-0.9012,-0.8816,-0.8504,-0.8113,-0.7332,-0.5926,-0.3895",\
"-1.1238,-1.1043,-1.0769,-1.0379,-0.9559,-0.8191,-0.6004");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "((A_WEN | A_REN)& A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.8488,0.8293,0.7980,0.7551,0.6730,0.5285,0.3098",\
"0.8684,0.8488,0.8176,0.7746,0.6926,0.5480,0.3254",\
"0.8996,0.8801,0.8449,0.8020,0.7238,0.5754,0.3527",\
"0.9426,0.9191,0.8918,0.8488,0.7668,0.6223,0.3996",\
"1.0168,1.0012,0.9699,0.9230,0.8449,0.7004,0.4777",\
"1.1574,1.1379,1.1105,1.0598,0.9816,0.8371,0.6184",\
"1.3801,1.3605,1.3254,1.2980,1.2043,1.0637,0.8371");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.6965,0.6770,0.6496,0.6066,0.5246,0.3918,0.1730",\
"0.7160,0.6965,0.6652,0.6262,0.5441,0.4113,0.1965",\
"0.7473,0.7277,0.6965,0.6535,0.5754,0.4426,0.2238",\
"0.7863,0.7707,0.7395,0.7004,0.6223,0.4855,0.2629",\
"0.8684,0.8449,0.8176,0.7785,0.7004,0.5637,0.3449",\
"1.0051,0.9855,0.9855,0.9113,0.8332,0.7004,0.4895",\
"1.2277,1.2082,1.1809,1.1379,1.0598,0.9230,0.7004");
		}
	}
}
pin(A_WEN) {
   direction          : input ;
   capacitance        : 0.00313551 ;
   max_transition     : "0.5952" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0674);
		}
		        fall_power("scalar"){
		 values (0.0506);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1196);
		}
		        fall_power("scalar"){
		 values (0.2070);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3137,0.3332,0.3605,0.4035,0.4816,0.6223,0.8488",\
"0.2980,0.3176,0.3410,0.3840,0.4660,0.6027,0.8293",\
"0.2629,0.2824,0.3098,0.3527,0.4348,0.5754,0.7980",\
"0.2199,0.2395,0.2668,0.3098,0.3918,0.5324,0.7590",\
"0.1418,0.1613,0.1887,0.2316,0.3137,0.4348,0.6730",\
"0.0012,0.0207,0.0520,0.0910,0.1730,0.3098,0.5285",\
"-0.2215,-0.2020,-0.1746,-0.1277,-0.0496,0.0910,0.3098");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4504,0.4699,0.4973,0.5324,0.6027,0.7355,0.9699",\
"0.4309,0.4504,0.4777,0.5129,0.5910,0.7160,0.9504",\
"0.3996,0.4191,0.4465,0.4816,0.5520,0.6848,0.9191",\
"0.3605,0.3762,0.4035,0.4387,0.5168,0.6418,0.8723",\
"0.2785,0.2980,0.3215,0.3605,0.4348,0.5637,0.7980",\
"0.1379,0.1574,0.1809,0.2199,0.2980,0.4309,0.6457",\
"-0.0809,-0.0613,-0.0340,0.0051,0.0832,0.2160,0.4191");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3723,0.3527,0.3215,0.2785,0.1965,0.0559,-0.1668",\
"0.3918,0.3723,0.3449,0.2980,0.2160,0.0754,-0.1473",\
"0.4152,0.3996,0.3684,0.3254,0.2434,0.1066,-0.1199",\
"0.4621,0.4465,0.4152,0.3723,0.2863,0.1496,-0.0730",\
"0.5324,0.5207,0.4895,0.4465,0.3645,0.2199,0.0051",\
"0.6770,0.6535,0.6301,0.5832,0.5090,0.3605,0.1418",\
"0.9035,0.8879,0.8566,0.8137,0.7316,0.5871,0.3684");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3762,0.3566,0.3293,0.2863,0.2043,0.0676,-0.1434",\
"0.3957,0.3762,0.3488,0.3059,0.2238,0.0871,-0.1199",\
"0.4230,0.4035,0.3723,0.3332,0.2512,0.1184,-0.0965",\
"0.4660,0.4465,0.4191,0.3762,0.2941,0.1613,-0.0496",\
"0.5324,0.5168,0.4973,0.4543,0.3723,0.2316,0.0285",\
"0.6809,0.6613,0.6340,0.5910,0.5129,0.3645,0.1652",\
"0.9113,0.8918,0.8605,0.8176,0.7395,0.5988,0.3879");
		}
	}
	}
pin(A_REN) {
   direction          : input ;
   capacitance        : 0.00381144 ;
   max_transition     : "0.5952" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0668);
		}
		        fall_power("scalar"){
		 values (0.0280);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0151);
		}
		        fall_power("scalar"){
		 values (0.0073);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.0770,-0.0574,-0.0262,0.0168,0.0949,0.2355,0.4582",\
"-0.0965,-0.0770,-0.0457,-0.0027,0.0754,0.2160,0.4387",\
"-0.1199,-0.1004,-0.0730,-0.0262,0.0520,0.1887,0.4113",\
"-0.1590,-0.1434,-0.1160,-0.0730,0.0051,0.1457,0.3645",\
"-0.2449,-0.2254,-0.1941,-0.1473,-0.0770,0.0676,0.2863",\
"-0.3816,-0.3699,-0.3387,-0.2801,-0.2215,-0.0770,0.1457",\
"-0.6121,-0.5926,-0.5613,-0.5145,-0.4363,-0.2996,-0.0730");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.1262,0.1457,0.1691,0.2121,0.2824,0.4191,0.6457",\
"0.1105,0.1262,0.1496,0.1887,0.2629,0.3996,0.6262",\
"0.0793,0.0949,0.1223,0.1652,0.2395,0.3684,0.5949",\
"0.0363,0.0559,0.0793,0.1223,0.2004,0.3410,0.5520",\
"-0.0457,-0.0262,0.0012,0.0441,0.1301,0.2629,0.4738",\
"-0.1902,-0.1746,-0.1434,-0.1043,-0.0184,0.1223,0.3332",\
"-0.4129,-0.3934,-0.3660,-0.3230,-0.2449,-0.1043,0.1105");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4113,0.3918,0.3645,0.3176,0.2395,0.0988,-0.1238",\
"0.4309,0.4113,0.3840,0.3371,0.2590,0.1184,-0.1043",\
"0.4582,0.4387,0.4113,0.3645,0.2824,0.1457,-0.0770",\
"0.5051,0.4816,0.4543,0.4074,0.3293,0.1887,-0.0340",\
"0.5715,0.5598,0.5324,0.4895,0.4035,0.2512,0.0441",\
"0.7043,0.7004,0.6730,0.6262,0.5402,0.3957,0.1809",\
"0.9387,0.9270,0.8957,0.8527,0.7746,0.6262,0.4074");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4152,0.3918,0.3645,0.3215,0.2395,0.1027,-0.1082",\
"0.4309,0.4113,0.3801,0.3410,0.2590,0.1223,-0.0926",\
"0.4582,0.4387,0.4074,0.3684,0.2863,0.1496,-0.0613",\
"0.5012,0.4816,0.4504,0.4074,0.3293,0.1887,-0.0145",\
"0.5715,0.5559,0.5285,0.4816,0.3996,0.2512,0.0598",\
"0.7160,0.7004,0.6691,0.6262,0.5520,0.4035,0.2004",\
"0.9387,0.9191,0.8957,0.8488,0.7707,0.6262,0.4113");
		}
	}
	}
pin(A_MEN) {
   direction          : input ;
   capacitance        : 0.00300347 ;
   max_transition     : "0.5952" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		        rise_power("scalar"){
		 values (0.0134);
		}
		        fall_power("scalar"){
		 values (0.0705);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3215,0.3449,0.3684,0.4113,0.4895,0.6301,0.8527",\
"0.3059,0.3254,0.3527,0.3957,0.4738,0.6145,0.8371",\
"0.2746,0.2941,0.3215,0.3645,0.4426,0.5871,0.8059",\
"0.2316,0.2512,0.2785,0.3215,0.3996,0.5402,0.7629",\
"0.1496,0.1730,0.1965,0.2395,0.3215,0.4660,0.6848",\
"0.0090,0.0285,0.0598,0.1027,0.1809,0.3176,0.5402",\
"-0.2098,-0.1902,-0.1668,-0.1199,-0.0418,0.0988,0.3137");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4582,0.4738,0.5012,0.5363,0.6145,0.7395,0.9738",\
"0.4387,0.4543,0.4816,0.5207,0.5910,0.7199,0.9582",\
"0.4035,0.4230,0.4504,0.4855,0.5637,0.6887,0.9230",\
"0.3645,0.3840,0.4074,0.4465,0.5285,0.6496,0.8840",\
"0.2824,0.3020,0.3254,0.3645,0.4465,0.5715,0.7980",\
"0.1418,0.1613,0.1887,0.2238,0.3020,0.4309,0.6496",\
"-0.0770,-0.0574,-0.0301,0.0090,0.0910,0.2238,0.4191");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3762,0.3605,0.3293,0.2863,0.2043,0.0637,-0.1629",\
"0.3996,0.3801,0.3488,0.3020,0.2238,0.0832,-0.1395",\
"0.4230,0.4074,0.3723,0.3293,0.2473,0.1105,-0.1121",\
"0.4621,0.4465,0.4152,0.3762,0.2941,0.1535,-0.0691",\
"0.5441,0.5285,0.4973,0.4465,0.3684,0.2316,0.0090",\
"0.6848,0.6652,0.6301,0.5910,0.5129,0.3605,0.1496",\
"0.9074,0.8918,0.8566,0.8215,0.7395,0.5910,0.3723");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3762,0.3605,0.3332,0.2863,0.2043,0.0715,-0.1395",\
"0.3996,0.3762,0.3488,0.3059,0.2238,0.0910,-0.1199",\
"0.4270,0.4035,0.3762,0.3332,0.2512,0.1184,-0.0965",\
"0.4699,0.4504,0.4191,0.3762,0.2941,0.1613,-0.0496",\
"0.5441,0.5285,0.4973,0.4543,0.3762,0.2355,0.0324",\
"0.6770,0.6613,0.6340,0.5949,0.5207,0.3762,0.1652",\
"0.9074,0.8918,0.8605,0.8176,0.7395,0.6027,0.3918");
		}
	}
	}
bus(A_BM) {
   bus_type : D_63_0;
   direction          : input ;
   capacitance        : 0.00263802 ;
   max_transition     : "0.5952" ;
   pin(A_BM[63:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.1159);
		}
		        fall_power("scalar"){
		 values (0.0946);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1782);
		}
		        fall_power("scalar"){
		 values (0.0583);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "(A_WEN & A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.9355,-0.9160,-0.8896,-0.8447,-0.7685,-0.6387,-0.4004",\
"-0.9436,-0.9240,-0.8977,-0.8527,-0.7766,-0.6467,-0.4084",\
"-0.9526,-0.9330,-0.9067,-0.8617,-0.7856,-0.6557,-0.4174",\
"-0.9657,-0.9462,-0.9198,-0.8749,-0.7987,-0.6688,-0.4306",\
"-0.9900,-0.9705,-0.9441,-0.8992,-0.8230,-0.6931,-0.4548",\
"-1.0205,-1.0010,-0.9746,-0.9297,-0.8535,-0.7236,-0.4854",\
"-1.1020,-1.0824,-1.0561,-1.0111,-0.9350,-0.8051,-0.5668");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.8223,-0.8037,-0.7754,-0.7363,-0.6533,-0.5166,-0.3076",\
"-0.8303,-0.8117,-0.7834,-0.7443,-0.6613,-0.5246,-0.3156",\
"-0.8393,-0.8207,-0.7924,-0.7533,-0.6703,-0.5336,-0.3246",\
"-0.8524,-0.8339,-0.8056,-0.7665,-0.6835,-0.5468,-0.3378",\
"-0.8767,-0.8582,-0.8298,-0.7908,-0.7078,-0.5711,-0.3621",\
"-0.9072,-0.8887,-0.8604,-0.8213,-0.7383,-0.6016,-0.3926",\
"-0.9887,-0.9701,-0.9418,-0.9027,-0.8197,-0.6830,-0.4740");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "(A_WEN & A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("1.0513,1.0308,0.9996,0.9595,0.8843,0.7486,0.5152",\
"1.0594,1.0388,1.0076,0.9676,0.8924,0.7566,0.5232",\
"1.0684,1.0478,1.0166,0.9766,0.9014,0.7656,0.5322",\
"1.0815,1.0610,1.0298,0.9897,0.9145,0.7788,0.5454",\
"1.1058,1.0853,1.0540,1.0140,0.9388,0.8031,0.5697",\
"1.1363,1.1158,1.0845,1.0445,0.9693,0.8336,0.6002",\
"1.2178,1.1973,1.1660,1.1260,1.0508,0.9150,0.6816");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.9263,0.9068,0.8794,0.8414,0.7584,0.6207,0.4117",\
"0.9343,0.9148,0.8875,0.8494,0.7664,0.6287,0.4197",\
"0.9434,0.9238,0.8965,0.8584,0.7754,0.6377,0.4287",\
"0.9565,0.9370,0.9096,0.8716,0.7885,0.6508,0.4419",\
"0.9808,0.9613,0.9339,0.8958,0.8128,0.6751,0.4661",\
"1.0113,0.9918,0.9644,0.9263,0.8433,0.7056,0.4966",\
"1.0928,1.0732,1.0459,1.0078,0.9248,0.7871,0.5781");
		}
	}
}
   pin(A_CLK)  {
	   direction       : input;
	   capacitance     : 0.00378957;
	   max_transition  : "0.5952";
	   clock           : "true" ;
	   pin_func_type   : active_rising ;

	   timing () {
		 timing_type : "min_pulse_width";
		 related_pin : "A_CLK";
		 rise_constraint("CLKTRAN_constraint_template") {
		 index_1("0.008,0.5952");
		 values("0.4,0.4");
		 }
	   }

	   related_power_pin : VDD;
	   related_ground_pin : VSS;

	internal_power() {
		when : "!A_MEN  & !A_WEN & !A_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN  & A_WEN  & !A_REN";
		        rise_power("scalar"){
		 values (0.8383);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & A_WEN  & !A_REN";
		        rise_power("scalar"){
		 values (86.2251);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & A_WEN  & A_REN";
		        rise_power("scalar"){
		 values (94.0001);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & !A_WEN & A_REN";
		        rise_power("scalar"){
		 values (68.0395);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN & !A_WEN & A_REN";
		        rise_power("scalar"){
		 values (0.6081);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN & A_WEN  & A_REN";
		        rise_power("scalar"){
		 values (2.0222);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & !A_WEN & !A_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	}
   bus(A_DIN) {
	   bus_type : D_63_0;
	   direction       : input ;
	   capacitance     : 0.00358485 ;
	   memory_write() {
		   address : A_ADDR ;
		   clocked_on : A_CLK;
	   }

	   max_transition  : "0.5952" ;
	   pin(A_DIN[63:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.1159);
		}
		        fall_power("scalar"){
		 values (0.0946);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1782);
		}
		        fall_power("scalar"){
		 values (0.0583);
		}
	}
	   }
	   timing() {
		 timing_type     : setup_rising;
		 related_pin     : "A_CLK";
		 when            : "(A_WEN & A_MEN)";
		 sdf_cond        : "A_W_ACCESS";

	  rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("-0.9355,-0.9160,-0.8896,-0.8447,-0.7685,-0.6387,-0.4004",\
"-0.9436,-0.9240,-0.8977,-0.8527,-0.7766,-0.6467,-0.4084",\
"-0.9526,-0.9330,-0.9067,-0.8617,-0.7856,-0.6557,-0.4174",\
"-0.9657,-0.9462,-0.9198,-0.8749,-0.7987,-0.6688,-0.4306",\
"-0.9900,-0.9705,-0.9441,-0.8992,-0.8230,-0.6931,-0.4548",\
"-1.0205,-1.0010,-0.9746,-0.9297,-0.8535,-0.7236,-0.4854",\
"-1.1020,-1.0824,-1.0561,-1.0111,-0.9350,-0.8051,-0.5668");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("-0.8223,-0.8037,-0.7754,-0.7363,-0.6533,-0.5166,-0.3076",\
"-0.8303,-0.8117,-0.7834,-0.7443,-0.6613,-0.5246,-0.3156",\
"-0.8393,-0.8207,-0.7924,-0.7533,-0.6703,-0.5336,-0.3246",\
"-0.8524,-0.8339,-0.8056,-0.7665,-0.6835,-0.5468,-0.3378",\
"-0.8767,-0.8582,-0.8298,-0.7908,-0.7078,-0.5711,-0.3621",\
"-0.9072,-0.8887,-0.8604,-0.8213,-0.7383,-0.6016,-0.3926",\
"-0.9887,-0.9701,-0.9418,-0.9027,-0.8197,-0.6830,-0.4740");
		 }
	   }

	   timing() {
		 timing_type     : hold_rising;
		 related_pin     : "A_CLK";
		 when            : "(A_WEN & A_MEN)";
		 sdf_cond        : "A_W_ACCESS";

	   rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("1.0513,1.0308,0.9996,0.9595,0.8843,0.7486,0.5152",\
"1.0594,1.0388,1.0076,0.9676,0.8924,0.7566,0.5232",\
"1.0684,1.0478,1.0166,0.9766,0.9014,0.7656,0.5322",\
"1.0815,1.0610,1.0298,0.9897,0.9145,0.7788,0.5454",\
"1.1058,1.0853,1.0540,1.0140,0.9388,0.8031,0.5697",\
"1.1363,1.1158,1.0845,1.0445,0.9693,0.8336,0.6002",\
"1.2178,1.1973,1.1660,1.1260,1.0508,0.9150,0.6816");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("0.9263,0.9068,0.8794,0.8414,0.7584,0.6207,0.4117",\
"0.9343,0.9148,0.8875,0.8494,0.7664,0.6287,0.4197",\
"0.9434,0.9238,0.8965,0.8584,0.7754,0.6377,0.4287",\
"0.9565,0.9370,0.9096,0.8716,0.7885,0.6508,0.4419",\
"0.9808,0.9613,0.9339,0.8958,0.8128,0.6751,0.4661",\
"1.0113,0.9918,0.9644,0.9263,0.8433,0.7056,0.4966",\
"1.0928,1.0732,1.0459,1.0078,0.9248,0.7871,0.5781");
		 }
	   }
   }

   pin(A_BIST_EN) {
	   direction       : input ;
	   capacitance     : 0.00387999 ;
	   max_transition  : "1" ;
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
		internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
   }

bus(A_BIST_ADDR) {
   bus_type : A_9_0;
   direction          : input ;
   capacitance        : 0.0077013 ;
    pin(A_BIST_ADDR[0]) {
       capacitance : 0.00625349 ;
    }
    pin(A_BIST_ADDR[1]) {
       capacitance : 0.00507435 ;
    }
    pin(A_BIST_ADDR[2]) {
       capacitance : 0.00656707 ;
    }
    pin(A_BIST_ADDR[3]) {
       capacitance : 0.0083133 ;
    }
    pin(A_BIST_ADDR[4]) {
       capacitance : 0.00507219 ;
    }
    pin(A_BIST_ADDR[5]) {
       capacitance : 0.00964344 ;
    }
    pin(A_BIST_ADDR[6]) {
       capacitance : 0.0119653 ;
    }
    pin(A_BIST_ADDR[7]) {
       capacitance : 0.00827606 ;
    }
    pin(A_BIST_ADDR[8]) {
       capacitance : 0.0110771 ;
    }
   max_transition     : "0.5952" ;
   pin(A_BIST_ADDR[9:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0606);
		}
		        fall_power("scalar"){
		 values (0.0789);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0505);
		}
		        fall_power("scalar"){
		 values (0.0501);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "((A_BIST_WEN | A_BIST_REN)& A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.7371,-0.7176,-0.6863,-0.6434,-0.5652,-0.4168,-0.1980",\
"-0.7566,-0.7371,-0.7059,-0.6629,-0.5848,-0.4363,-0.2137",\
"-0.7879,-0.7645,-0.7332,-0.6902,-0.6121,-0.4637,-0.2449",\
"-0.8309,-0.8074,-0.7762,-0.7332,-0.6551,-0.5066,-0.2879",\
"-0.9051,-0.8895,-0.8543,-0.8113,-0.7332,-0.5887,-0.3660",\
"-1.0418,-1.0262,-0.9949,-0.9480,-0.8699,-0.7293,-0.5027",\
"-1.2684,-1.2449,-1.2176,-1.1707,-1.0965,-0.9480,-0.7293");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.5926,-0.5730,-0.5418,-0.4988,-0.4246,-0.2879,-0.0730",\
"-0.6121,-0.5926,-0.5613,-0.5223,-0.4441,-0.3074,-0.0887",\
"-0.6395,-0.6199,-0.5926,-0.5496,-0.4715,-0.3348,-0.1160",\
"-0.6863,-0.6668,-0.6355,-0.5965,-0.5184,-0.3777,-0.1590",\
"-0.7605,-0.7410,-0.7137,-0.6746,-0.5926,-0.4559,-0.2410",\
"-0.9012,-0.8816,-0.8504,-0.8113,-0.7332,-0.5926,-0.3895",\
"-1.1238,-1.1043,-1.0769,-1.0379,-0.9559,-0.8191,-0.6004");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "((A_BIST_WEN | A_BIST_REN)& A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.8488,0.8293,0.7980,0.7551,0.6730,0.5285,0.3098",\
"0.8684,0.8488,0.8176,0.7746,0.6926,0.5480,0.3254",\
"0.8996,0.8801,0.8449,0.8020,0.7238,0.5754,0.3527",\
"0.9426,0.9191,0.8918,0.8488,0.7668,0.6223,0.3996",\
"1.0168,1.0012,0.9699,0.9230,0.8449,0.7004,0.4777",\
"1.1574,1.1379,1.1105,1.0598,0.9816,0.8371,0.6184",\
"1.3801,1.3605,1.3254,1.2980,1.2043,1.0637,0.8371");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.6965,0.6770,0.6496,0.6066,0.5246,0.3918,0.1730",\
"0.7160,0.6965,0.6652,0.6262,0.5441,0.4113,0.1965",\
"0.7473,0.7277,0.6965,0.6535,0.5754,0.4426,0.2238",\
"0.7863,0.7707,0.7395,0.7004,0.6223,0.4855,0.2629",\
"0.8684,0.8449,0.8176,0.7785,0.7004,0.5637,0.3449",\
"1.0051,0.9855,0.9855,0.9113,0.8332,0.7004,0.4895",\
"1.2277,1.2082,1.1809,1.1379,1.0598,0.9230,0.7004");
		}
	}
}
pin(A_BIST_WEN) {
   direction          : input ;
   capacitance        : 0.00313551 ;
   max_transition     : "0.5952" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0674);
		}
		        fall_power("scalar"){
		 values (0.0506);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1196);
		}
		        fall_power("scalar"){
		 values (0.2070);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3137,0.3332,0.3605,0.4035,0.4816,0.6223,0.8488",\
"0.2980,0.3176,0.3410,0.3840,0.4660,0.6027,0.8293",\
"0.2629,0.2824,0.3098,0.3527,0.4348,0.5754,0.7980",\
"0.2199,0.2395,0.2668,0.3098,0.3918,0.5324,0.7590",\
"0.1418,0.1613,0.1887,0.2316,0.3137,0.4348,0.6730",\
"0.0012,0.0207,0.0520,0.0910,0.1730,0.3098,0.5285",\
"-0.2215,-0.2020,-0.1746,-0.1277,-0.0496,0.0910,0.3098");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4504,0.4699,0.4973,0.5324,0.6027,0.7355,0.9699",\
"0.4309,0.4504,0.4777,0.5129,0.5910,0.7160,0.9504",\
"0.3996,0.4191,0.4465,0.4816,0.5520,0.6848,0.9191",\
"0.3605,0.3762,0.4035,0.4387,0.5168,0.6418,0.8723",\
"0.2785,0.2980,0.3215,0.3605,0.4348,0.5637,0.7980",\
"0.1379,0.1574,0.1809,0.2199,0.2980,0.4309,0.6457",\
"-0.0809,-0.0613,-0.0340,0.0051,0.0832,0.2160,0.4191");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3723,0.3527,0.3215,0.2785,0.1965,0.0559,-0.1668",\
"0.3918,0.3723,0.3449,0.2980,0.2160,0.0754,-0.1473",\
"0.4152,0.3996,0.3684,0.3254,0.2434,0.1066,-0.1199",\
"0.4621,0.4465,0.4152,0.3723,0.2863,0.1496,-0.0730",\
"0.5324,0.5207,0.4895,0.4465,0.3645,0.2199,0.0051",\
"0.6770,0.6535,0.6301,0.5832,0.5090,0.3605,0.1418",\
"0.9035,0.8879,0.8566,0.8137,0.7316,0.5871,0.3684");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3762,0.3566,0.3293,0.2863,0.2043,0.0676,-0.1434",\
"0.3957,0.3762,0.3488,0.3059,0.2238,0.0871,-0.1199",\
"0.4230,0.4035,0.3723,0.3332,0.2512,0.1184,-0.0965",\
"0.4660,0.4465,0.4191,0.3762,0.2941,0.1613,-0.0496",\
"0.5324,0.5168,0.4973,0.4543,0.3723,0.2316,0.0285",\
"0.6809,0.6613,0.6340,0.5910,0.5129,0.3645,0.1652",\
"0.9113,0.8918,0.8605,0.8176,0.7395,0.5988,0.3879");
		}
	}
	}
pin(A_BIST_REN) {
   direction          : input ;
   capacitance        : 0.00381144 ;
   max_transition     : "0.5952" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0668);
		}
		        fall_power("scalar"){
		 values (0.0280);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0151);
		}
		        fall_power("scalar"){
		 values (0.0073);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.0770,-0.0574,-0.0262,0.0168,0.0949,0.2355,0.4582",\
"-0.0965,-0.0770,-0.0457,-0.0027,0.0754,0.2160,0.4387",\
"-0.1199,-0.1004,-0.0730,-0.0262,0.0520,0.1887,0.4113",\
"-0.1590,-0.1434,-0.1160,-0.0730,0.0051,0.1457,0.3645",\
"-0.2449,-0.2254,-0.1941,-0.1473,-0.0770,0.0676,0.2863",\
"-0.3816,-0.3699,-0.3387,-0.2801,-0.2215,-0.0770,0.1457",\
"-0.6121,-0.5926,-0.5613,-0.5145,-0.4363,-0.2996,-0.0730");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.1262,0.1457,0.1691,0.2121,0.2824,0.4191,0.6457",\
"0.1105,0.1262,0.1496,0.1887,0.2629,0.3996,0.6262",\
"0.0793,0.0949,0.1223,0.1652,0.2395,0.3684,0.5949",\
"0.0363,0.0559,0.0793,0.1223,0.2004,0.3410,0.5520",\
"-0.0457,-0.0262,0.0012,0.0441,0.1301,0.2629,0.4738",\
"-0.1902,-0.1746,-0.1434,-0.1043,-0.0184,0.1223,0.3332",\
"-0.4129,-0.3934,-0.3660,-0.3230,-0.2449,-0.1043,0.1105");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4113,0.3918,0.3645,0.3176,0.2395,0.0988,-0.1238",\
"0.4309,0.4113,0.3840,0.3371,0.2590,0.1184,-0.1043",\
"0.4582,0.4387,0.4113,0.3645,0.2824,0.1457,-0.0770",\
"0.5051,0.4816,0.4543,0.4074,0.3293,0.1887,-0.0340",\
"0.5715,0.5598,0.5324,0.4895,0.4035,0.2512,0.0441",\
"0.7043,0.7004,0.6730,0.6262,0.5402,0.3957,0.1809",\
"0.9387,0.9270,0.8957,0.8527,0.7746,0.6262,0.4074");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4152,0.3918,0.3645,0.3215,0.2395,0.1027,-0.1082",\
"0.4309,0.4113,0.3801,0.3410,0.2590,0.1223,-0.0926",\
"0.4582,0.4387,0.4074,0.3684,0.2863,0.1496,-0.0613",\
"0.5012,0.4816,0.4504,0.4074,0.3293,0.1887,-0.0145",\
"0.5715,0.5559,0.5285,0.4816,0.3996,0.2512,0.0598",\
"0.7160,0.7004,0.6691,0.6262,0.5520,0.4035,0.2004",\
"0.9387,0.9191,0.8957,0.8488,0.7707,0.6262,0.4113");
		}
	}
	}
pin(A_BIST_MEN) {
   direction          : input ;
   capacitance        : 0.00300347 ;
   max_transition     : "0.5952" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		        rise_power("scalar"){
		 values (0.0134);
		}
		        fall_power("scalar"){
		 values (0.0705);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3215,0.3449,0.3684,0.4113,0.4895,0.6301,0.8527",\
"0.3059,0.3254,0.3527,0.3957,0.4738,0.6145,0.8371",\
"0.2746,0.2941,0.3215,0.3645,0.4426,0.5871,0.8059",\
"0.2316,0.2512,0.2785,0.3215,0.3996,0.5402,0.7629",\
"0.1496,0.1730,0.1965,0.2395,0.3215,0.4660,0.6848",\
"0.0090,0.0285,0.0598,0.1027,0.1809,0.3176,0.5402",\
"-0.2098,-0.1902,-0.1668,-0.1199,-0.0418,0.0988,0.3137");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.4582,0.4738,0.5012,0.5363,0.6145,0.7395,0.9738",\
"0.4387,0.4543,0.4816,0.5207,0.5910,0.7199,0.9582",\
"0.4035,0.4230,0.4504,0.4855,0.5637,0.6887,0.9230",\
"0.3645,0.3840,0.4074,0.4465,0.5285,0.6496,0.8840",\
"0.2824,0.3020,0.3254,0.3645,0.4465,0.5715,0.7980",\
"0.1418,0.1613,0.1887,0.2238,0.3020,0.4309,0.6496",\
"-0.0770,-0.0574,-0.0301,0.0090,0.0910,0.2238,0.4191");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3762,0.3605,0.3293,0.2863,0.2043,0.0637,-0.1629",\
"0.3996,0.3801,0.3488,0.3020,0.2238,0.0832,-0.1395",\
"0.4230,0.4074,0.3723,0.3293,0.2473,0.1105,-0.1121",\
"0.4621,0.4465,0.4152,0.3762,0.2941,0.1535,-0.0691",\
"0.5441,0.5285,0.4973,0.4465,0.3684,0.2316,0.0090",\
"0.6848,0.6652,0.6301,0.5910,0.5129,0.3605,0.1496",\
"0.9074,0.8918,0.8566,0.8215,0.7395,0.5910,0.3723");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.3762,0.3605,0.3332,0.2863,0.2043,0.0715,-0.1395",\
"0.3996,0.3762,0.3488,0.3059,0.2238,0.0910,-0.1199",\
"0.4270,0.4035,0.3762,0.3332,0.2512,0.1184,-0.0965",\
"0.4699,0.4504,0.4191,0.3762,0.2941,0.1613,-0.0496",\
"0.5441,0.5285,0.4973,0.4543,0.3762,0.2355,0.0324",\
"0.6770,0.6613,0.6340,0.5949,0.5207,0.3762,0.1652",\
"0.9074,0.8918,0.8605,0.8176,0.7395,0.6027,0.3918");
		}
	}
	}
bus(A_BIST_BM) {
   bus_type : D_63_0;
   direction          : input ;
   capacitance        : 0.00225269 ;
   max_transition     : "0.5952" ;
   pin(A_BIST_BM[63:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1159);
		}
		        fall_power("scalar"){
		 values (0.0946);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1782);
		}
		        fall_power("scalar"){
		 values (0.0583);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "(A_BIST_WEN & A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.9355,-0.9160,-0.8896,-0.8447,-0.7685,-0.6387,-0.4004",\
"-0.9436,-0.9240,-0.8977,-0.8527,-0.7766,-0.6467,-0.4084",\
"-0.9526,-0.9330,-0.9067,-0.8617,-0.7856,-0.6557,-0.4174",\
"-0.9657,-0.9462,-0.9198,-0.8749,-0.7987,-0.6688,-0.4306",\
"-0.9900,-0.9705,-0.9441,-0.8992,-0.8230,-0.6931,-0.4548",\
"-1.0205,-1.0010,-0.9746,-0.9297,-0.8535,-0.7236,-0.4854",\
"-1.1020,-1.0824,-1.0561,-1.0111,-0.9350,-0.8051,-0.5668");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("-0.8223,-0.8037,-0.7754,-0.7363,-0.6533,-0.5166,-0.3076",\
"-0.8303,-0.8117,-0.7834,-0.7443,-0.6613,-0.5246,-0.3156",\
"-0.8393,-0.8207,-0.7924,-0.7533,-0.6703,-0.5336,-0.3246",\
"-0.8524,-0.8339,-0.8056,-0.7665,-0.6835,-0.5468,-0.3378",\
"-0.8767,-0.8582,-0.8298,-0.7908,-0.7078,-0.5711,-0.3621",\
"-0.9072,-0.8887,-0.8604,-0.8213,-0.7383,-0.6016,-0.3926",\
"-0.9887,-0.9701,-0.9418,-0.9027,-0.8197,-0.6830,-0.4740");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "(A_BIST_WEN & A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("1.0513,1.0308,0.9996,0.9595,0.8843,0.7486,0.5152",\
"1.0594,1.0388,1.0076,0.9676,0.8924,0.7566,0.5232",\
"1.0684,1.0478,1.0166,0.9766,0.9014,0.7656,0.5322",\
"1.0815,1.0610,1.0298,0.9897,0.9145,0.7788,0.5454",\
"1.1058,1.0853,1.0540,1.0140,0.9388,0.8031,0.5697",\
"1.1363,1.1158,1.0845,1.0445,0.9693,0.8336,0.6002",\
"1.2178,1.1973,1.1660,1.1260,1.0508,0.9150,0.6816");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		values ("0.9263,0.9068,0.8794,0.8414,0.7584,0.6207,0.4117",\
"0.9343,0.9148,0.8875,0.8494,0.7664,0.6287,0.4197",\
"0.9434,0.9238,0.8965,0.8584,0.7754,0.6377,0.4287",\
"0.9565,0.9370,0.9096,0.8716,0.7885,0.6508,0.4419",\
"0.9808,0.9613,0.9339,0.8958,0.8128,0.6751,0.4661",\
"1.0113,0.9918,0.9644,0.9263,0.8433,0.7056,0.4966",\
"1.0928,1.0732,1.0459,1.0078,0.9248,0.7871,0.5781");
		}
	}
}
   pin(A_BIST_CLK)  {
	   direction       : input;
	   capacitance     : 0.00378957;
	   max_transition  : "0.5952";
	   clock           : "true" ;
	   pin_func_type   : active_rising ;

	   timing () {
		 timing_type : "min_pulse_width";
		 related_pin : "A_BIST_CLK";
		 rise_constraint("CLKTRAN_constraint_template") {
		 index_1("0.008,0.5952");
		 values("0.4,0.4");
		 }
	   }

	   related_power_pin : VDD;
	   related_ground_pin : VSS;

	internal_power() {
		when : "!A_BIST_MEN  & !A_BIST_WEN & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN  & A_BIST_WEN  & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0.8383);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & A_BIST_WEN  & !A_BIST_REN";
		        rise_power("scalar"){
		 values (86.2251);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & A_BIST_WEN  & A_BIST_REN";
		        rise_power("scalar"){
		 values (94.0001);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & !A_BIST_WEN & A_BIST_REN";
		        rise_power("scalar"){
		 values (68.0395);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN & !A_BIST_WEN & A_BIST_REN";
		        rise_power("scalar"){
		 values (0.6081);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN & A_BIST_WEN  & A_BIST_REN";
		        rise_power("scalar"){
		 values (2.0222);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & !A_BIST_WEN & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	}
   bus(A_BIST_DIN) {
	   bus_type : D_63_0;
	   direction       : input ;
	   capacitance     : 0.00226348 ;
	   memory_write() {
		   address : A_BIST_ADDR ;
		   clocked_on : A_BIST_CLK;
	   }

	   max_transition  : "0.5952" ;
	   pin(A_BIST_DIN[63:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1159);
		}
		        fall_power("scalar"){
		 values (0.0946);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1782);
		}
		        fall_power("scalar"){
		 values (0.0583);
		}
	}
	   }
	   timing() {
		 timing_type     : setup_rising;
		 related_pin     : "A_BIST_CLK";
		 when            : "(A_BIST_WEN & A_BIST_MEN)";
		 sdf_cond        : "A_BIST_W_ACCESS";

	  rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("-0.9355,-0.9160,-0.8896,-0.8447,-0.7685,-0.6387,-0.4004",\
"-0.9436,-0.9240,-0.8977,-0.8527,-0.7766,-0.6467,-0.4084",\
"-0.9526,-0.9330,-0.9067,-0.8617,-0.7856,-0.6557,-0.4174",\
"-0.9657,-0.9462,-0.9198,-0.8749,-0.7987,-0.6688,-0.4306",\
"-0.9900,-0.9705,-0.9441,-0.8992,-0.8230,-0.6931,-0.4548",\
"-1.0205,-1.0010,-0.9746,-0.9297,-0.8535,-0.7236,-0.4854",\
"-1.1020,-1.0824,-1.0561,-1.0111,-0.9350,-0.8051,-0.5668");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("-0.8223,-0.8037,-0.7754,-0.7363,-0.6533,-0.5166,-0.3076",\
"-0.8303,-0.8117,-0.7834,-0.7443,-0.6613,-0.5246,-0.3156",\
"-0.8393,-0.8207,-0.7924,-0.7533,-0.6703,-0.5336,-0.3246",\
"-0.8524,-0.8339,-0.8056,-0.7665,-0.6835,-0.5468,-0.3378",\
"-0.8767,-0.8582,-0.8298,-0.7908,-0.7078,-0.5711,-0.3621",\
"-0.9072,-0.8887,-0.8604,-0.8213,-0.7383,-0.6016,-0.3926",\
"-0.9887,-0.9701,-0.9418,-0.9027,-0.8197,-0.6830,-0.4740");
		 }
	   }

	   timing() {
		 timing_type     : hold_rising;
		 related_pin     : "A_BIST_CLK";
		 when            : "(A_BIST_WEN & A_BIST_MEN)";
		 sdf_cond        : "A_BIST_W_ACCESS";

	   rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("1.0513,1.0308,0.9996,0.9595,0.8843,0.7486,0.5152",\
"1.0594,1.0388,1.0076,0.9676,0.8924,0.7566,0.5232",\
"1.0684,1.0478,1.0166,0.9766,0.9014,0.7656,0.5322",\
"1.0815,1.0610,1.0298,0.9897,0.9145,0.7788,0.5454",\
"1.1058,1.0853,1.0540,1.0140,0.9388,0.8031,0.5697",\
"1.1363,1.1158,1.0845,1.0445,0.9693,0.8336,0.6002",\
"1.2178,1.1973,1.1660,1.1260,1.0508,0.9150,0.6816");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 values ("0.9263,0.9068,0.8794,0.8414,0.7584,0.6207,0.4117",\
"0.9343,0.9148,0.8875,0.8494,0.7664,0.6287,0.4197",\
"0.9434,0.9238,0.8965,0.8584,0.7754,0.6377,0.4287",\
"0.9565,0.9370,0.9096,0.8716,0.7885,0.6508,0.4419",\
"0.9808,0.9613,0.9339,0.8958,0.8128,0.6751,0.4661",\
"1.0113,0.9918,0.9644,0.9263,0.8433,0.7056,0.4966",\
"1.0928,1.0732,1.0459,1.0078,0.9248,0.7871,0.5781");
		 }
	   }
   }

bus(A_DOUT) {

	   bus_type : D_63_0;
	   direction       : output ;
	   capacitance     : 0 ;
	   max_capacitance  : "6.4e-14" ;
	   memory_read() {
		  address : A_ADDR ;
	   }
	   pin(A_DOUT[63:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	   internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
	   }
	   timing() {
		 related_pin   : "A_CLK";
		 timing_type   : rising_edge ;
		 timing_sense  : non_unate ;

	   cell_rise(SIG2SRAM_delay_template) {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("7.2744,7.2777,7.2899,7.3038,7.3564,7.4142",\
"7.2898,7.2931,7.3053,7.3193,7.3718,7.4297",\
"7.2961,7.2995,7.3117,7.3256,7.3782,7.4360",\
"7.3168,7.3202,7.3323,7.3463,7.3988,7.4567",\
"7.3342,7.3376,7.3498,7.3637,7.4163,7.4741",\
"7.3700,7.3734,7.3855,7.3995,7.4521,7.5099",\
"7.4404,7.4437,7.4559,7.4699,7.5224,7.5803");
	   }
	   cell_fall(SIG2SRAM_delay_template) {
		 index_1("0.0080,0.0288,0.0616,0.1072,0.1920,0.3496,0.5952");
		 index_2("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("7.1646,7.1668,7.1768,7.1885,7.2319,7.2757",\
"7.1801,7.1822,7.1923,7.2040,7.2473,7.2911",\
"7.1864,7.1886,7.1986,7.2103,7.2536,7.2975",\
"7.2071,7.2092,7.2193,7.2310,7.2743,7.3181",\
"7.2245,7.2267,7.2367,7.2484,7.2918,7.3356",\
"7.2603,7.2625,7.2725,7.2842,7.3275,7.3714",\
"7.3307,7.3328,7.3429,7.3546,7.3979,7.4417");
	   }

	   rise_transition(SRAM_load_template) {
		 index_1("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("0.0560,0.0583,0.0696,0.0816,0.1519,0.2335");
	   }
	   fall_transition(SRAM_load_template) {
		 index_1("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("0.0428,0.0445,0.0538,0.0658,0.1181,0.1751");
	   }
	}
}
cell_leakage_power : 5226.3526;
}
}
