Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto cf7e394509cc4eb9834998ae8d01607a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cw305_top_behav xil_defaultlib.cw305_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.usb_module(MEMORY_WIDTH=10,MEMOR...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.registers(MEMORY_WIDTH=10,MEMORY...
Compiling architecture behavioral of entity xil_defaultlib.TriviumRegs [triviumregs_default]
Compiling architecture behavioral of entity xil_defaultlib.TriviumKalle [triviumkalle_default]
Compiling architecture behavioral of entity xil_defaultlib.cw305_top
Built simulation snapshot cw305_top_behav
