$date
	Sat Jul 15 17:45:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! cnt [3:0] $end
$var reg 1 " SS $end
$var reg 1 # clk $end
$var reg 1 $ u $end
$scope module test $end
$var wire 1 " SS $end
$var wire 1 # clk $end
$var wire 1 $ u $end
$var reg 4 % ant [3:0] $end
$var reg 4 & cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
0#
1"
bx !
$end
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
1$
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
0$
