
Command Line : 
-------------
map D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.ngd -ol high -xe n -logic_opt on -t 2 -w -p xc6slx16-ftg256-2 -o rt21_top_map.ncd D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.pcf

Release 14.7 - Map P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx16ftg256-2".
Mapping design into LUTs...
Writing file rt21_top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b1bd1d99) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <u0_clk_rst/u0_pll_30m/clkout1_buf>,
   driving the net, <clk_ebi>, that is driving the following (first 30)
   non-clock load pins.
   < PIN: Mmux_tuner_tsclk_t11.A5; >
   < PIN: Mmux_tuner_tsclk_t31.A5; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <u0_clk_rst/u0_pll_30m/clkout1_buf.O> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:b1bd1d99) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:785345dd) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4ccc4525) REAL time: 31 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4ccc4525) REAL time: 31 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4ccc4525) REAL time: 31 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4ccc4525) REAL time: 31 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4ccc4525) REAL time: 31 secs 

Phase 9.8  Global Placement
...........................
.............................................................................................................................................
...............................................................................................................................................................................
...................................................................................................................................................................................................
................................................................
Phase 9.8  Global Placement (Checksum:e05aaea6) REAL time: 3 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e05aaea6) REAL time: 3 mins 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:37750ed7) REAL time: 3 mins 38 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:37750ed7) REAL time: 3 mins 38 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:956c22cb) REAL time: 3 mins 39 secs 

Total REAL time to Placer completion: 3 mins 39 secs 
Total CPU  time to Placer completion: 3 mins 39 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 8,283 out of  18,224   45%
    Number used as Flip Flops:               8,218
    Number used as Latches:                     65
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,862 out of   9,112   75%
    Number used as logic:                    6,287 out of   9,112   68%
      Number using O6 output only:           4,570
      Number using O5 output only:             305
      Number using O5 and O6:                1,412
      Number used as ROM:                        0
    Number used as Memory:                     143 out of   2,176    6%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:           104
        Number using O5 output only:             1
        Number using O5 and O6:                 38
    Number used exclusively as route-thrus:    432
      Number with same-slice register load:    403
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,236 out of   2,278   98%
  Number of MUXCYs used:                     2,148 out of   4,556   47%
  Number of LUT Flip Flop pairs used:        7,997
    Number with an unused Flip Flop:           938 out of   7,997   11%
    Number with an unused LUT:               1,135 out of   7,997   14%
    Number of fully used LUT-FF pairs:       5,924 out of   7,997   74%
    Number of unique control sets:             305
    Number of slice register sites lost
      to control set restrictions:           1,008 out of  18,224    5%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     186   28%
    Number of LOCed IOBs:                       53 out of      53  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                         29 out of      64   45%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       9 out of      16   56%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            2 out of      32    6%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.56

Peak Memory Usage:  501 MB
Total REAL time to MAP completion:  3 mins 47 secs 
Total CPU time to MAP completion:   3 mins 46 secs 

Mapping completed.
See MAP report file "rt21_top_map.mrp" for details.

Command Line : 
-------------
par D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.ngd -ol high -xe n -w rt21_top.ncd D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.pcf

Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "rt21_top" is an NCD, version 3.2, device xc6slx16, package ftg256, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 8,283 out of  18,224   45%
    Number used as Flip Flops:               8,218
    Number used as Latches:                     65
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,862 out of   9,112   75%
    Number used as logic:                    6,287 out of   9,112   68%
      Number using O6 output only:           4,570
      Number using O5 output only:             305
      Number using O5 and O6:                1,412
      Number used as ROM:                        0
    Number used as Memory:                     143 out of   2,176    6%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:           104
        Number using O5 output only:             1
        Number using O5 and O6:                 38
    Number used exclusively as route-thrus:    432
      Number with same-slice register load:    403
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,236 out of   2,278   98%
  Number of MUXCYs used:                     2,148 out of   4,556   47%
  Number of LUT Flip Flop pairs used:        7,997
    Number with an unused Flip Flop:           938 out of   7,997   11%
    Number with an unused LUT:               1,135 out of   7,997   14%
    Number of fully used LUT-FF pairs:       5,924 out of   7,997   74%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     186   28%
    Number of LOCed IOBs:                       53 out of      53  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                         29 out of      64   45%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       9 out of      16   56%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            2 out of      32    6%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal sl_flag<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal sl_flag<2>_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43483 unrouted;      REAL time: 11 secs 

Phase  2  : 35722 unrouted;      REAL time: 13 secs 

Phase  3  : 16398 unrouted;      REAL time: 40 secs 

Phase  4  : 16408 unrouted; (Setup:6706, Hold:290146, Component Switching Limit:0)     REAL time: 42 secs 

Updating file: rt21_top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:6805, Hold:252979, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  6  : 0 unrouted; (Setup:6744, Hold:252979, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Updating file: rt21_top.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:6744, Hold:252979, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:6744, Hold:252979, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:6744, Hold:252979, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 26 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:CQ ->
u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:DX -3962
	u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:AQ ->
u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:AX -3942
	u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:DQ ->
u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:CX -3757
	u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:BQ ->
u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:BX -3755
	u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:DQ ->
u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:CX -3206
	u0_cpu_if/chacha_enable:CMUX -> u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/valid_1dly:A3 -3193
	u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:CQ ->
u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:DX -3119
	u0_cpu_if/chacha_enable:CMUX -> u0_spi_if/u_spi_slave/_n0110_inv:A3 -3031
	u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:AQ ->
u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:AX -2994
	u0_cpu_if/chacha_enable:CMUX -> tuner_tssync_t<1>:A3 -2938
	u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:AQ ->
u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:AX -2932
	u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:BQ ->
u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:BX -2749
	u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:DQ ->
u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:CX -2721
	u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:CQ ->
u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:DX -2554
	u0_cpu_if/chacha_enable:CMUX -> u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/valid_1dly:D3 -2514
	TEST_TS_GEN[0].u_ts_gen8_ser/ts_data_shift<1>:AQ -> u0_spi_if/u_spi_slave/_n0110_inv:A5 -2486
	u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/valid_1dly:AMUX -> u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_1dly:AX -2460
	u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[
1].wr_stg_inst/D<2>:BQ ->
u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2
].wr_stg_inst/D<3>:BX -2459
	TEST_TS_GEN[0].u_ts_gen8_ser/ts_data_shift<1>:AQ -> u0_security_module/u0_TDES_Top/state_inst/datapath/round/b7x<1>:A2 -2444
	tuner_tssync_t<1>:A -> u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/sync_1dly:AX -2255


Phase 10  : 0 unrouted; (Setup:6744, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 32 secs 

Phase 11  : 0 unrouted; (Setup:6744, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 
Total REAL time to Router completion: 1 mins 35 secs 
Total CPU time to Router completion: 1 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             clk_ebi |  BUFGMUX_X3Y8| No   | 1360 |  0.069     |  1.142      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_ebi_3x |  BUFGMUX_X2Y1| No   |  580 |  0.066     |  1.138      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_ebi_4x |  BUFGMUX_X2Y4| No   |   95 |  0.066     |  1.138      |
+---------------------+--------------+------+------+------------+-------------+
|tuner_tsclk_t<2>_BUF |              |      |      |            |             |
|                   G |  BUFGMUX_X2Y3| No   |   25 |  0.040     |  1.124      |
+---------------------+--------------+------+------+------------+-------------+
|tuner_tsclk_t<1>_BUF |              |      |      |            |             |
|                   G | BUFGMUX_X3Y13| No   |   23 |  0.035     |  1.131      |
+---------------------+--------------+------+------+------------+-------------+
|tuner_tsclk_t<0>_BUF |              |      |      |            |             |
|                   G |  BUFGMUX_X2Y2| No   |   26 |  0.045     |  1.129      |
+---------------------+--------------+------+------+------------+-------------+
|u0_sc_interface/sck_ |              |      |      |            |             |
|           dv_2_BUFG | BUFGMUX_X3Y14| No   |   36 |  0.051     |  1.130      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> | BUFGMUX_X2Y10| No   |   70 |  0.059     |  1.136      |
+---------------------+--------------+------+------+------------+-------------+
|u0_security_module/t |              |      |      |            |             |
|     des_out_ok_BUFG | BUFGMUX_X2Y12| No   |   16 |  0.052     |  1.127      |
+---------------------+--------------+------+------+------------+-------------+
|         clk30m_bufg |         Local|      |    8 |  0.766     |  6.594      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  1.417      |
+---------------------+--------------+------+------+------------+-------------+
|    tuner_tsclk_t<0> |         Local|      |   12 |  1.626     |  4.105      |
+---------------------+--------------+------+------+------------+-------------+
|    tuner_tsclk_t<1> |         Local|      |   11 |  0.887     |  3.855      |
+---------------------+--------------+------+------+------------+-------------+
|    tuner_tsclk_t<2> |         Local|      |   12 |  2.050     |  3.480      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  0.821      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 6744 (Setup: 6744, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_u0_clk_rst_u0_pll_30m_clkout1 = PERIOD | SETUP       |    -1.007ns|    15.138ns|       8|        6744
   TIMEGRP         "u0_clk_rst_u0_pll_30m_c | HOLD        |     0.086ns|            |       0|           0
  lkout1" TS_clk_if / 3 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u0_clk_rst_u0_pll_30m_clkout2 = PERIOD | SETUP       |     0.305ns|     8.028ns|       0|           0
   TIMEGRP         "u0_clk_rst_u0_pll_30m_c | HOLD        |     0.020ns|            |       0|           0
  lkout2" TS_clk_if / 4 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u0_clk_rst_u0_pll_30m_clkout0 = PERIOD | SETUP       |     2.760ns|    25.053ns|       0|           0
   TIMEGRP         "u0_clk_rst_u0_pll_30m_c | HOLD        |     0.002ns|            |       0|           0
  lkout0" TS_clk_if HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tuner1_tsclk = PERIOD TIMEGRP "tuner1_ | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  tsclk" 10 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tuner2_tsclk = PERIOD TIMEGRP "tuner2_ | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  tsclk" 10 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tuner3_tsclk = PERIOD TIMEGRP "tuner3_ | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  tsclk" 10 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_if = PERIOD TIMEGRP "clk_if" 33.33 | SETUP       |    27.223ns|     6.110ns|       0|           0
  3 ns HIGH 50%                             | HOLD        |     0.255ns|            |       0|           0
                                            | MINLOWPULSE |    23.332ns|    10.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.156ns|     2.844ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.604ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.001ns|     0.999ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.445ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    19.112ns|    10.888ns|       0|           0
  IGH 50%                                   | HOLD        |     0.275ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     4.387ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | SETUP       |         N/A|     6.102ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     7.397ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | MAXDELAY    |         N/A|     5.915ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_if
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_if                      |     33.333ns|     10.000ns|     45.414ns|            0|            8|          775|    180644632|
| TS_u0_clk_rst_u0_pll_30m_clkou|     11.111ns|     15.138ns|          N/A|            8|            0|        48462|            0|
| t1                            |             |             |             |             |             |             |             |
| TS_u0_clk_rst_u0_pll_30m_clkou|     33.333ns|     25.053ns|          N/A|            0|            0|    180590769|            0|
| t0                            |             |             |             |             |             |             |             |
| TS_u0_clk_rst_u0_pll_30m_clkou|      8.333ns|      8.028ns|          N/A|            0|            0|         5401|            0|
| t2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 39 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  594 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file rt21_top.ncd



PAR done!

Command Line : 
-------------
trce D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.ngd D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.pcf -xml D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.twx -v 3 -s 2 -n 3 -fastpaths -o D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.twr

Release 14.7 - Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "rt21_top" is an NCD, version 3.2, device xc6slx16, package ftg256, speed -2
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.ncd
D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.pcf -xml
D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.twx -v 3 -s 2
-n 3 -fastpaths -o
D:\2014\rt21\20150304\par\rt21\smartxplorer_results\run2\rt21_top.twr


Design file:              rt21_top.ncd
Physical constraint file: rt21_top.pcf
Device,speed:             xc6slx16,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 8  Score: 6744 (Setup/Max: 6744, Hold: 0)

Constraints cover 180650424 paths, 0 nets, and 37141 connections

Design statistics:
   Minimum period:  25.053ns (Maximum frequency:  39.915MHz)
   Maximum path delay from/to any node:   2.844ns


Analysis completed Fri Mar 06 14:10:52 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 18 secs 
