Initializing gui preferences from file  /home/DREXEL/ekw47/.synopsys_icc_prefs.tcl
icc_shell> 
icc_shell> lappend search_path "/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/"
/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models ./scripts /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set link_library  "* saed90nm_max.db saed90nm_min.db saed90nm_typ.db"
* saed90nm_max.db saed90nm_min.db saed90nm_typ.db
icc_shell> 
icc_shell> 
icc_shell> set target_library "saed90nm_typ.db"
saed90nm_typ.db
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set mw_logic0_net VSS
VSS
icc_shell> 
icc_shell> 
icc_shell> set mw_logic1_net VDD
VDD
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set_tlu_plus_files -max_tluplus /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus -min_tluplus /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus -tech2itf_map /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/tech2itf.map
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_mw_lib -technology /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/astroTechFile.tf  -mw_reference_library /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm/ fpu_design.mw
Error: Library 'fpu_design.mw' already exists. (MWUI-004)
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> open_mw_lib fpu_design.mw/
{fpu_design.mw}
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> import_designs "./work/fpu.ddc" -format ddc
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db'
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/standard.sldb'
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
  Loading link library 'saed90nm_max'
  Loading link library 'saed90nm_min'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/DREXEL/ekw47/ASIC_PROJECT/work/fpu.ddc'.
Loaded 11 designs.
Current design is 'fpu'.
Current design is 'fpu'.

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/DREXEL/ekw47/ASIC_PROJECT/work/fpu.ddc, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu. (UIG-5)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_floorplan -core_utilization 0.6 -start_first_row -left_io2core 5.0 -bottom_io2core 5.0 -right_io2core 5.0 -top_io2core 5.0
There are 290 pins in total
Start to create wire tracks ...
GRC reference (2120,2120), dimensions (2880, 2880)
Number of terminals created: 290.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
fpu               290
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.601
        Number Of Rows = 289
        Core Width = 833.92
        Core Height = 832.32
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 32216 power ports and 32216 ground ports
1
icc_shell> 
icc_shell> 
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 25 tie highs and 67 tie lows
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_rectangular_rings -nets {VSS} -left_offset 0.5 -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5 -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
32216 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      223M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_rectangular_rings -nets {VDD} -left_offset 1.8 -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8 -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Warning: wire dropped due to DRC problems, ((0.540, 0.540) (1.540, 841.780)) (Net: VDD) (wire on layer: M6 [16]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      223M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_power_straps -nets {VDD} -layer M6 -direction vertical -width 3
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
32216 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      227M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> create_power_straps -nets {VSS} -layer M6 -direction vertical -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      227M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_fp_placement -timing_driven -no_hierarchy_gravity
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  3 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 32216 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 33815
Num     zero wt nets = 0
A net with highest fanout (496) is fpu_div/fpu_div_frac_dp/n2126
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_typ.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Loading db file '/opt/synopsys/2016/icc/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

33816 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:10
Elapsed time for rc extraction =    0:00:11
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          3.10
  Critical Path Slack:          -1.18
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1463.58
  No. of Violating Paths:     2365.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3032
  Leaf Cell Count:              32216
  Buf/Inv Cell Count:            2224
  Buf Cell Count:                 240
  Inv Cell Count:                1984
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     25029
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       245602.71
  Noncombinational Area:    171717.12
  Buf/Inv Area:              12476.62
  Total Buffer Area:          1410.05
  Total Inverter Area:       11066.57
  Macro/Black Box Area:          0.00
  Net Area:                  92155.32
  Net XLength        :      902541.50
  Net YLength        :      849488.38
  -----------------------------------
  Cell Area:                417319.83
  Design Area:              509475.15
  Net Length        :      1752029.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         33926
  Nets With Violations:           423
  Max Trans Violations:           291
  Max Cap Violations:             420
  -----------------------------------

CPU time for timing report =    0:00:02
Elapsed time for timing report =    0:00:03
Info: worst slack in the design is -1.181000
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:01
Timing weight calculated.
CPU time for freeing timing design =    0:00:03
Elapsed time for freeing timing design =    0:00:03
Number of plan group pins = 0
net weight set.
33815 timing weight set.
max net weight: 5.748580
min net weight: 0.442198
0 net set to minimum weight 0.442198.
  15 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : fpu
Version    : L-2016.03-SP5-1
Date       : Mon Mar 13 13:48:23 2017
*********************************************

Total wirelength: 1464557.70
Number of 100x100 tracks cell density regions: 676
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 63.01% (at 468 436 499 467)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:48:24 2017
****************************************
Std cell utilization: 60.12%  (452821/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.12%  (452821/(753134-0))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        452821   sites, (non-fixed:452821 fixed:0)
                      32216    cells, (non-fixed:32216  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       70 
Avg. std cell width:  4.93 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:48:24 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 32216 illegal cells...
Starting legalizer.
Initial legalization:  100% (1 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Legalization complete (5 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:48:30 2017
****************************************

avg cell displacement:    0.855 um ( 0.30 row height)
max cell displacement:    3.282 um ( 1.14 row height)
std deviation:            0.467 um ( 0.16 row height)
number of cell moved:     32216 cells (out of 32216 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set_power_options -leakage true
Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> place-opt -congestion -area_recovery -effort low
Error: unknown command 'place-opt' (CMD-005)
icc_shell> 
icc_shell> 
icc_shell> place_opt -effort low -area_recovery -power
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_typ.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 625

 Processing Buffer Trees ... 

    [63]  10% ...
    [126]  20% ...
    [189]  30% ...
    [252]  40% ...
    [315]  50% ...
    [378]  60% ...
    [441]  70% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[22]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[22]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[2]'. (PSYN-850)
    [504]  80% ...
    [567]  90% ...
Warning: New port 'bw_r_rf16x160/IN0' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/sehold'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN0' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN0' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/IN0' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN0' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN1' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN1' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN1' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN2' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/IN1' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN0' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN1' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN2' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN2' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN2' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN2' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN3' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_add/IN4' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN3' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/IN3' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN4' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/IN4' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN5' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN6' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN3' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN7' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN5' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN6' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN7' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN3' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN5' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_mul/IN8' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN4' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN8' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN5' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN9' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN6' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN10' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN9' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN10' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/IN11' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN11' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_add/IN6' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_mul/IN12' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN0' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN13' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN14' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN15' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
    [625] 100% Done ...


Information: Automatic high-fanout synthesis deletes 747 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 696 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M8
    Derived Maximum Upper Layer   : M9
  ------------------------------------------
  Total 69 nets to be assigned.
  Total 2 nets assigned with min/max constraint.
  Total 2 nets assigned with min/max constraint by tool.


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 1.02  TNS: 776.33  Number of Violating Paths: 1573

  Nets with DRC Violations: 0
  Total moveable cell area: 420638.5
  Total fixed cell area: 0.0
  Total physical cell area: 420638.5
  Core area: (5000 5000 838920 837320)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:00  420638.5      1.02     776.3       0.0                           1971491840.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:02  420638.5      1.02     776.3       0.0                           1971491840.0000
    0:01:03  420805.3      0.49     243.7       0.0 fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[25]/D 1973161600.0000
    0:01:04  421044.0      0.32     151.7       2.8 fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/D 1974826624.0000
    0:01:05  421260.6      0.25     125.0       0.0 fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[62]/D 1976477312.0000
    0:01:05  421629.2      0.17      91.1       0.0 fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[7]/D 1979464960.0000
    0:01:06  421943.5      0.12      51.1       0.0 fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[48]/D 1981406208.0000
    0:01:07  422152.7      0.10      29.0       0.0 fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/D 1983057536.0000
    0:01:08  422369.3      0.06      14.8       0.0 fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[11]/D 1985244672.0000
    0:01:08  422596.0      0.04       7.0       0.0 fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/D 1986512768.0000
    0:01:09  422892.7      0.03       3.6       0.0 fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[7]/D 1988317312.0000
    0:01:10  423271.5      0.01       0.1       0.0 fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[25]/D 1990284160.0000
    0:01:11  423335.1      0.00       0.0       0.0                           1990486784.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11  423335.1      0.00       0.0       0.0                           1990486784.0000
    0:01:11  423335.1      0.00       0.0       0.0                           1990486784.0000
    0:01:18  421528.8      0.00       0.0       0.0                           1986572672.0000
    0:01:18  421528.8      0.00       0.0       0.0                           1986572672.0000
    0:01:18  421532.5      0.00       0.0       0.0                           1986677504.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 421532.5
  Total fixed cell area: 0.0
  Total physical cell area: 421532.5
  Core area: (5000 5000 838920 837320)


  No hold constraints



Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:50:35 2017
****************************************
Std cell utilization: 60.73%  (457392/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.73%  (457392/(753134-0))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        457392   sites, (non-fixed:457392 fixed:0)
                      32297    cells, (non-fixed:32297  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       75 
Avg. std cell width:  4.94 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:50:35 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 32297 illegal cells...
Starting legalizer.
Initial legalization:  100% (1 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Legalization complete (6 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:50:41 2017
****************************************

avg cell displacement:    0.847 um ( 0.29 row height)
max cell displacement:    3.272 um ( 1.14 row height)
std deviation:            0.461 um ( 0.16 row height)
number of cell moved:     32297 cells (out of 32297 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 421532.5
  Total fixed cell area: 0.0
  Total physical cell area: 421532.5
  Core area: (5000 5000 838920 837320)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:14  421532.5      0.00       0.0       0.0                           1986677504.0000
    0:02:17  421136.2      0.00       0.0       0.0                           1983173120.0000
    0:02:19  420878.1      0.00       0.0       0.0                           1978794368.0000
    0:02:22  420437.6      0.00       0.0       0.0                           1973303552.0000
    0:02:24  419864.4      0.00       0.0       0.0                           1968062976.0000
    0:02:25  419440.4      0.00       0.0       0.0                           1960763264.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:02:27  419387.9      0.00       0.0       0.0                           1960077312.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:07 2017
****************************************
Std cell utilization: 60.42%  (455065/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.42%  (455065/(753134-0))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        455065   sites, (non-fixed:455065 fixed:0)
                      32296    cells, (non-fixed:32296  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       69 
Avg. std cell width:  4.85 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:07 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:07 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 3
  Total moveable cell area: 419387.9
  Total fixed cell area: 0.0
  Total physical cell area: 419387.9
  Core area: (5000 5000 838920 837320)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(843920,842320). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(843920,842320). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 3
  Total moveable cell area: 419387.9
  Total fixed cell area: 0.0
  Total physical cell area: 419387.9
  Core area: (5000 5000 838920 837320)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:41  419387.9      0.00       0.0       4.0                           1960077312.0000
    0:02:42  419393.4      0.00       0.0       0.0                           1960194944.0000


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:42  419393.4      0.00       0.0       0.0                           1960194944.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:42  419393.4      0.00       0.0       0.0                           1960194944.0000
    0:02:43  419393.4      0.00       0.0       0.0                           1960194944.0000
    0:02:47  419010.0      0.01       0.0       0.0                           1948372992.0000
    0:02:47  419010.0      0.01       0.0       0.0                           1948372992.0000
    0:02:48  419014.7      0.00       0.0       0.0                           1948430336.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:48  419014.7      0.00       0.0       0.0                           1948430336.0000
    0:02:48  419014.7      0.00       0.0       0.0                           1948430336.0000
    0:02:51  418890.2      0.00       0.0      25.7                           1948003200.0000
    0:02:51  418890.2      0.00       0.0      25.7                           1948003200.0000
    0:02:51  418890.2      0.00       0.0      25.7                           1948003200.0000
    0:02:51  418890.2      0.00       0.0      25.7                           1948003200.0000
    0:02:51  418890.2      0.00       0.0      25.7                           1948003200.0000
    0:02:52  418856.1      0.00       0.0      25.7                           1947468416.0000
    0:02:52  418856.1      0.00       0.0      25.7                           1947468416.0000
    0:02:52  418856.1      0.00       0.0      25.7                           1947468416.0000
    0:02:52  418856.1      0.00       0.0      25.7                           1947468416.0000
    0:02:52  418856.1      0.00       0.0      25.7                           1947468416.0000
    0:02:52  418856.1      0.00       0.0      25.7                           1947468416.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:33 2017
****************************************
Std cell utilization: 60.35%  (454488/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.35%  (454488/(753134-0))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        454488   sites, (non-fixed:454488 fixed:0)
                      32242    cells, (non-fixed:32242  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       67 
Avg. std cell width:  4.91 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:33 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 27 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:34 2017
****************************************

avg cell displacement:    0.863 um ( 0.30 row height)
max cell displacement:    1.590 um ( 0.55 row height)
std deviation:            0.488 um ( 0.17 row height)
number of cell moved:        19 cells (out of 32242 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 418856.1
  Total fixed cell area: 0.0
  Total physical cell area: 418856.1
  Core area: (5000 5000 838920 837320)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(843920,842320). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(843920,842320). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 418856.1
  Total fixed cell area: 0.0
  Total physical cell area: 418856.1
  Core area: (5000 5000 838920 837320)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:08  418856.1      0.00       0.0      27.2                           1947468416.0000


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:09  418856.1      0.00       0.0      27.2                           1947468416.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:09  418856.1      0.00       0.0      27.2                           1947468416.0000
    0:03:09  418856.1      0.00       0.0      27.2                           1947468416.0000
    0:03:11  418841.4      0.00       0.0      27.2                           1946906368.0000
    0:03:11  418841.4      0.00       0.0      27.2                           1946906368.0000
    0:03:11  418848.8      0.00       0.0      27.2                           1946976384.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:52 2017
****************************************
Std cell utilization: 60.35%  (454480/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.35%  (454480/(753134-0))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        454480   sites, (non-fixed:454480 fixed:0)
                      32241    cells, (non-fixed:32241  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       69 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:52 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 3 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:51:53 2017
****************************************

avg cell displacement:    2.056 um ( 0.71 row height)
max cell displacement:    2.880 um ( 1.00 row height)
std deviation:            0.767 um ( 0.27 row height)
number of cell moved:         2 cells (out of 32241 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 418848.8
  Total fixed cell area: 0.0
  Total physical cell area: 418848.8
  Core area: (5000 5000 838920 837320)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(843920,842320). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(843920,842320). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> preroute_standard_cells -remove_floating_pieces
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
Prerouting standard cells horizontally: 
 [10.18%]  
 [20.22%]  
 [30.63%]  
 [41.07%]  
 [51.73%]  
 [62.07%]  
 [72.32%]  
 [82.52%]  
 [92.65%]  
 [100.00%] [done] 
WARNING: 56 rail segments removed due to DRC errors
WARNING: 826 rail segments curtailed due to DRC errors
WARNING: 885 floating rail segments removed 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      508M Data =        2M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> clock_opt -only_cts -no_clock_route
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.1, utilization 0.00
LR: Layer M8: Average tracks per gcell 0.7, utilization 0.25
LR: Layer M9: Average tracks per gcell 0.6, utilization 0.44
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain gclk
Information: Replaced the library cell of fpu_div/U650 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_div/U576 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/U662 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/U569 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/U1298 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_add/U1175 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U1608 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U1609 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1454 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1228 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1229 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U2124 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U2032 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U4557 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U4144 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of U2424 from NOR2X0 to NOR2X4. (CTS-152)
Information: Replaced the library cell of U2423 from INVX0 to INVX32. (CTS-152)
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.194994.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.194994.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 366.772675
CTS: BA: Max skew at toplevel pins = 366.762177

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net gclk
CTS:  clock gate levels = 4
CTS:    clock sink pins = 4552
CTS:    level  4: gates = 15
CTS:    level  3: gates = 1
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   NBUFFX2
CTS:   INVX32
CTS:   NBUFFX32
CTS:   INVX16
CTS:   NBUFFX8
CTS:   IBUFFX32
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32
CTS:   INVX16
CTS:   IBUFFX32
CTS:   INVX8
CTS:   IBUFFX16
CTS:   NBUFFX2
CTS:   INVX4
CTS:   IBUFFX8
CTS:   NBUFFX4
CTS:   NBUFFX32
CTS:   NBUFFX8
CTS:   NBUFFX16
CTS:   INVX2
CTS:   IBUFFX4
CTS:   INVX1
CTS:   INVX0
CTS:   IBUFFX2
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock gclk ... (CTS-103)
Information: Removing clock transition on clock gclk ... (CTS-103)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n5670
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U4144/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.091289

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n3735
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U4557/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2574
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U2032/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2386
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U2124/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb1
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1229/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1532
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1228/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1049
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1454/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n1494
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U1609/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n2126
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U1608/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n1454
CTS:        driving pin = fpu_add/U1175/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n997
CTS:        driving pin = fpu_add/U1298/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n875
CTS:        driving pin = fpu_mul/U569/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n593
CTS:        driving pin = fpu_mul/U662/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n663
CTS:        driving pin = fpu_div/U576/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n384
CTS:        driving pin = fpu_div/U650/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = rclk
CTS:        driving pin = U2424/QN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = n747
CTS:        driving pin = U2423/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Warning: CTS max_capacitance contstraint 600 is low for clustering; recommend removing it

CTS: gate level 1 clock tree synthesis
CTS:          clock net = gclk
CTS:        driving pin = gclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     2 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      18 gated clock nets synthesized
CTS:       8 buffer trees inserted
CTS:     221 buffers used (total size = 3903.9)
CTS:     239 clock nets total capacitance = worst[14892.728 14892.728]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      18 gated clock nets synthesized
CTS:       8 buffer trees inserted
CTS:     221 buffers used (total size = 3903.9)
CTS:     239 clock nets total capacitance = worst[14892.727 14892.727]

CTS: ==================================================
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.194994.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.194994.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: Prepare sources for clock domain gclk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : gclk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.194994.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.194994.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.182578
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN3X2.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

    Final pruned inverter set (12 inverters):
        INVX0
        IBUFFX2
        INVX1
        IBUFFX4
        INVX2
        IBUFFX8
        INVX4
        IBUFFX16
        INVX8
        IBUFFX32
        INVX16
        INVX32


Initializing parameters for clock gclk:
Root pin: gclk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock gclk: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.072 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns


Starting optimization for clock gclk.
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns

*****************************************
* Preoptimization report (clock 'gclk') *
*****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.153 0.031 0.153)
    Estimated Insertion Delay (r/f/b) = (0.681 0.639 0.681)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.026 0.019 0.026)
    Estimated Insertion Delay (r/f/b) = (0.044 0.038 0.044)
  Wire capacitance =  6.6 pf
  Total capacitance = 15.3 pf
  Max transition = 0.314 ns
  Cells = 239 (area=4383.128418)
  Buffers = 221 (area=3903.896240)
  Inverters = 8 (area=376.012756)
  Others = 9 (area=103.219200)
  Buffer Types
  ============
    NBUFFX8: 159
    DELLN2X2: 2
    NBUFFX32: 1
    NBUFFX4: 5
    NBUFFX16: 53
    NBUFFX2: 1
  Inverter Types
  ==============
    INVX32: 8
  Other Cells
  ===========
    AND2X4: 8
    NOR2X4: 1

Report DRC violations for clock gclk (initial)
Warning: Max capacitance 192.000000 on lib_cell NBUFFX8 is very constraining.  Your max_transition suggests that 651.792480 would be more appropriate. (CTS-382)
Warning: Max capacitance 768.000000 on lib_cell NBUFFX32 is very constraining.  Your max_transition suggests that 1961.136963 would be more appropriate. (CTS-382)
Warning: Max capacitance 96.000000 on lib_cell NBUFFX4 is very constraining.  Your max_transition suggests that 294.700562 would be more appropriate. (CTS-382)
Warning: Max capacitance 384.000000 on lib_cell NBUFFX16 is very constraining.  Your max_transition suggests that 993.176514 would be more appropriate. (CTS-382)
Warning: Max capacitance 48.000000 on lib_cell NBUFFX2 is very constraining.  Your max_transition suggests that 319.563599 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock gclk (initial)
Deleting cell NBUFFX2_G2B5I1 and output net n747_G2B1I1.
 iteration 1: (0.135996, 0.661570) [1]
 Total 1 buffers removed on clock gclk  (corner 1)
 Start (0.536, 0.690), End (0.526, 0.662) 

RC optimization for clock 'gclk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'gclk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.196, 0.570), End (0.196, 0.570) 

Detailed optimization for clock 'gclk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns
Starting optimization pass for clock gclk:
Start path based optimization 
 Start (0.195, 0.570), End (0.195, 0.570) 

 Start (0.195, 0.570), End (0.195, 0.570) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.195, 0.570), End (0.195, 0.570) 

 Start (0.195, 0.570), End (0.195, 0.570) 

 iteration 1: (0.309251, 0.568929) [0]
 iteration 2: (0.298572, 0.568915) [0]
 iteration 3: (0.298325, 0.568668) [0]
 Total 3 delay buffers added on clock gclk (LP) (corner 0)
 Start (0.195, 0.570), End (0.270, 0.569) 

 Start (0.270, 0.569), End (0.270, 0.569) 

 iteration 4: (0.284693, 0.568668) [0]
 iteration 5: (0.283585, 0.568668) [0]
 iteration 6: (0.276840, 0.568668) [0]
 iteration 7: (0.239150, 0.568668) [0]
 iteration 8: (0.230776, 0.568668) [0]
 iteration 9: (0.225786, 0.568668) [0]
 iteration 10: (0.225185, 0.568668) [0]
 iteration 11: (0.220189, 0.568668) [0]
 iteration 12: (0.206113, 0.568668) [0]
 iteration 13: (0.184022, 0.568469) [0]
CTS: BA: Net 'n747'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.662076
CTS: BA: Max skew at toplevel pins = 0.129726
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'n747'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 36.726963
CTS: BA: Max skew at toplevel pins = 24.078522
CTS: Enable delay detour in CTO...
 iteration 14: (0.179982, 0.568469) [0]
 iteration 15: (0.161902, 0.568469) [0]
 iteration 16: (0.159293, 0.568469) [0]
 iteration 17: (0.148999, 0.568469) [0]
 iteration 18: (0.146060, 0.568469) [0]
 iteration 19: (0.140232, 0.568469) [0]
 iteration 20: (0.124139, 0.568469) [0]
 iteration 21: (0.122141, 0.568469) [0]
 iteration 22: (0.121595, 0.568469) [0]
 iteration 23: (0.118911, 0.568469) [0]
 iteration 24: (0.117663, 0.568469) [0]
 iteration 25: (0.116502, 0.568469) [0]
 iteration 26: (0.116409, 0.568469) [0]
 iteration 27: (0.115296, 0.568469) [0]
 iteration 28: (0.114445, 0.568469) [0]
 iteration 29: (0.112055, 0.568469) [0]
 iteration 30: (0.111838, 0.568469) [0]
 iteration 31: (0.111290, 0.568469) [0]
 iteration 32: (0.111122, 0.568469) [0]
 iteration 33: (0.110862, 0.568469) [0]
 iteration 34: (0.110046, 0.568469) [0]
 iteration 35: (0.109603, 0.568469) [0]
 iteration 36: (0.109004, 0.568469) [0]
 iteration 37: (0.108724, 0.568469) [0]
 iteration 38: (0.108287, 0.568469) [0]
 iteration 39: (0.107764, 0.568469) [0]
 iteration 40: (0.107528, 0.568469) [0]
 iteration 41: (0.106613, 0.568469) [0]
 iteration 42: (0.104502, 0.568469) [0]
 iteration 43: (0.104026, 0.568469) [0]
 iteration 44: (0.102463, 0.568469) [0]
 iteration 45: (0.101201, 0.568469) [0]
 iteration 46: (0.100036, 0.568469) [0]
 iteration 47: (0.100020, 0.568469) [0]
 iteration 48: (0.098239, 0.568469) [0]
 iteration 49: (0.098199, 0.568469) [0]
 iteration 50: (0.097944, 0.568469) [0]
 iteration 51: (0.097461, 0.568469) [0]
 iteration 52: (0.096709, 0.568469) [0]
 iteration 53: (0.096415, 0.568469) [0]
 iteration 54: (0.095987, 0.568469) [0]
 iteration 55: (0.095720, 0.568469) [0]
 iteration 56: (0.095548, 0.568469) [0]
 iteration 57: (0.095184, 0.568469) [0]
 iteration 58: (0.095101, 0.568469) [0]
 iteration 59: (0.094953, 0.568469) [0]
 iteration 60: (0.094859, 0.568469) [0]
 iteration 61: (0.094768, 0.568469) [0]
 iteration 62: (0.094220, 0.568469) [0]
 iteration 63: (0.093797, 0.568469) [0]
 iteration 64: (0.093518, 0.568469) [0]
 iteration 65: (0.093471, 0.568469) [0]
 iteration 66: (0.093406, 0.568469) [0]
 iteration 67: (0.093079, 0.568469) [0]
 iteration 68: (0.092978, 0.568469) [0]
 iteration 69: (0.092736, 0.568469) [0]
 iteration 70: (0.092418, 0.568469) [0]
 iteration 71: (0.091201, 0.568469) [0]
 iteration 72: (0.090431, 0.568469) [0]
 iteration 73: (0.090331, 0.568469) [0]
 iteration 74: (0.090082, 0.568469) [0]
 iteration 75: (0.089678, 0.568469) [0]
 iteration 76: (0.089066, 0.568469) [0]
 iteration 77: (0.088907, 0.568469) [0]
 iteration 78: (0.088535, 0.568469) [0]
 iteration 79: (0.086015, 0.568469) [0]
 iteration 80: (0.085149, 0.568469) [0]
 iteration 81: (0.084930, 0.568469) [0]
 iteration 82: (0.084212, 0.568469) [0]
 iteration 83: (0.083873, 0.568469) [0]
 iteration 84: (0.083338, 0.568469) [0]
 iteration 85: (0.082708, 0.568469) [0]
 iteration 86: (0.082446, 0.568469) [0]
 iteration 87: (0.082046, 0.568469) [0]
 iteration 88: (0.081625, 0.568469) [0]
 iteration 89: (0.080407, 0.568469) [0]
 iteration 90: (0.080338, 0.568469) [0]
 iteration 91: (0.080003, 0.568469) [0]
 iteration 92: (0.079744, 0.568469) [0]
 iteration 93: (0.079555, 0.568469) [0]
 iteration 94: (0.079318, 0.568469) [0]
 iteration 95: (0.077347, 0.568469) [0]
 iteration 96: (0.077298, 0.568469) [0]
 iteration 97: (0.077240, 0.568454) [0]
 iteration 98: (0.077218, 0.568454) [0]
 iteration 99: (0.076632, 0.568454) [0]
 iteration 100: (0.076162, 0.568454) [0]
 iteration 101: (0.075954, 0.568454) [0]
 iteration 102: (0.075579, 0.568454) [0]
 iteration 103: (0.075124, 0.568454) [0]
 iteration 104: (0.075057, 0.568454) [0]
 iteration 105: (0.074535, 0.568454) [0]
 iteration 106: (0.074460, 0.568454) [0]
 iteration 107: (0.073418, 0.568454) [0]
 iteration 108: (0.072262, 0.568454) [0]
 iteration 109: (0.072148, 0.568454) [0]
 iteration 110: (0.071936, 0.568454) [0]
 iteration 111: (0.071864, 0.568454) [0]
 iteration 112: (0.071768, 0.568454) [0]
 iteration 113: (0.071690, 0.568454) [0]
 iteration 114: (0.071201, 0.568454) [0]
 iteration 115: (0.069976, 0.568454) [0]
 iteration 116: (0.069179, 0.568454) [0]
 iteration 117: (0.069082, 0.568454) [0]
 iteration 118: (0.068999, 0.568454) [0]
 iteration 119: (0.068188, 0.568454) [0]
 iteration 120: (0.067466, 0.568454) [0]
 iteration 121: (0.066253, 0.568454) [0]
 iteration 122: (0.066087, 0.568454) [0]
 iteration 123: (0.065886, 0.568454) [0]
 iteration 124: (0.065392, 0.568454) [0]
 iteration 125: (0.064705, 0.568454) [0]
 iteration 126: (0.064315, 0.568454) [0]
 iteration 127: (0.063986, 0.568454) [0]
 iteration 128: (0.063898, 0.568454) [0]
 Total 2 delay buffers added on clock gclk (SP) (corner 0)
 Total 123 cells sized on clock gclk (SP) (corner 0)
 Start (0.270, 0.569), End (0.505, 0.568) 

 Start (0.505, 0.568), End (0.505, 0.568) 

Start area recovery: (0.504556, 0.568454)
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns
Switch to low metal layer for clock 'gclk':

 Total 198 out of 243 nets switched to low metal layer for clock 'gclk' with largest cap change 50.83 percent
Switch metal layer for area recovery: (0.504556, 0.568454)
 Start (0.505, 0.568), End (0.505, 0.568) 

Buffer removal for area recovery: (0.504556, 0.568454)
Area recovery optimization for clock 'gclk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.504274, 0.568475)

 Total 0 buffers removed (all paths) for clock 'gclk'
Path buffer removal for area recovery: (0.504274, 0.568475)
Buffer pair removal for area recovery: (0.504274, 0.568475)
End area recovery: (0.504274, 0.568475)

**************************************************
* Multicorner optimization report (clock 'gclk') *
**************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.064 0.060 0.064)
    Estimated Insertion Delay (r/f/b) = (0.568 0.566 0.568)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.014 0.004 0.014)
    Estimated Insertion Delay (r/f/b) = (0.017 0.008 0.017)
  Wire capacitance =  6.7 pf
  Total capacitance = 14.3 pf
  Max transition = 0.314 ns
  Cells = 243 (area=3531.570557)
  Buffers = 225 (area=3387.800781)
  Inverters = 8 (area=54.374397)
  Others = 9 (area=89.395195)
  Buffer Types
  ============
    NBUFFX8: 62
    NBUFFX4: 101
    NBUFFX2: 30
    NBUFFX16: 17
    NBUFFX32: 15
  Inverter Types
  ==============
    INVX0: 6
    INVX2: 1
    INVX8: 1
  Other Cells
  ===========
    AND2X4: 3
    AND2X2: 5
    NOR2X4: 1


++ Longest path for clock gclk in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 843  450) 
 gclk (port)                                     0   0    0 r ( 843  450) 
 gclk (net)                             2  50                 
 U2423/INP (INVX8)                               8   3    3 r ( 673  452) 
 U2423/ZN (INVX8)                               14  11   14 f ( 673  452) 
 n747 (net)                             2  21                 
 U2424/IN2 (NOR2X4)                             14   1   15 f ( 629  455) 
 U2424/QN (NOR2X4)                             171  81   96 r ( 628  455) 
 rclk (net)                             7 100                 
 NBUFFX8_G3B3I1/INP (NBUFFX2)                  171   4  100 r ( 535  579) 
 NBUFFX8_G3B3I1/Z (NBUFFX2)                     95 132  232 r ( 535  579) 
 rclk_G3B1I1 (net)                      5  39                 
 NBUFFX8_G3B2I12/INP (NBUFFX4)                  95   0  232 r ( 588  588) 
 NBUFFX8_G3B2I12/Z (NBUFFX4)                   161 151  383 r ( 590  588) 
 rclk_G3B2I12 (net)                    15  81                 
 fpu_mul/fpu_mul_frac_dp/NBUFFX8_G3B1I62/INP (NBUFFX4)
                                               161   2  385 r ( 654  501) 
 fpu_mul/fpu_mul_frac_dp/NBUFFX8_G3B1I62/Z (NBUFFX4)
                                                60 122  507 r ( 656  501) 
 fpu_mul/fpu_mul_frac_dp/rclk_G3B3I62 (net)
                                        1   5                 
 fpu_mul/fpu_mul_frac_dp/U2124/INP (INVX0)      60   0  507 r ( 671  487) 
 fpu_mul/fpu_mul_frac_dp/U2124/ZN (INVX0)       89  61  568 f ( 670  487) 
 fpu_mul/fpu_mul_frac_dp/n2386 (net)    1  14                 
 fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK (LATCHX1)
                                                89   1  568 f ( 719  432) 


++ Shortest path for clock gclk in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 843  450) 
 gclk (port)                                     0   0    0 r ( 843  450) 
 gclk (net)                             2  50                 
 U2423/INP (INVX8)                               8   3    3 r ( 673  452) 
 U2423/ZN (INVX8)                               14  11   14 f ( 673  452) 
 n747 (net)                             2  21                 
 U2424/IN2 (NOR2X4)                             14   1   15 f ( 629  455) 
 U2424/QN (NOR2X4)                             171  81   96 r ( 628  455) 
 rclk (net)                             7 100                 
 NBUFFX8_G3B3I3/INP (NBUFFX8)                  171   3   99 r ( 629  570) 
 NBUFFX8_G3B3I3/Z (NBUFFX8)                    107 157  256 r ( 631  570) 
 rclk_G3B1I3 (net)                      8  76                 
 NBUFFX8_G3B2I4/INP (NBUFFX2)                  107   0  256 r ( 632  593) 
 NBUFFX8_G3B2I4/Z (NBUFFX2)                    123 127  383 r ( 632  593) 
 rclk_G3B2I4 (net)                      8  63                 
 fpu_add/NBUFFX16_G3B1I18/INP (NBUFFX8)        123   1  384 r ( 638  596) 
 fpu_add/NBUFFX16_G3B1I18/Z (NBUFFX8)           61 121  505 r ( 635  596) 
 fpu_add/rclk_G3B3I18 (net)             4  15                 
 fpu_add/fpu_add_ctl/i_a2stg_nv/q_reg[0]/CLK (DFFX1)
                                                61   0  505 r ( 656  619) 


++ Longest path for clock gclk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 843  450) 
 gclk (port)                                     0   0    0 r ( 843  450) 
 gclk (net)                             2  50                 
 U2423/INP (INVX8)                               9   3    3 r ( 673  452) 
 U2423/ZN (INVX8)                                0   0    3 f ( 673  452) 
 n747 (net)                             2  21                 
 U2424/IN2 (NOR2X4)                              1   0    3 f ( 629  455) 
 U2424/QN (NOR2X4)                               0   0    3 r ( 628  455) 
 rclk (net)                             7 100                 
 NBUFFX8_G3B3I3/INP (NBUFFX8)                    6   2    5 r ( 629  570) 
 NBUFFX8_G3B3I3/Z (NBUFFX8)                      0   0    5 r ( 631  570) 
 rclk_G3B1I3 (net)                      8  76                 
 fpu_mul/U569/IN2 (AND2X4)                      15   5   10 r ( 726  786) 
 fpu_mul/U569/Q (AND2X4)                         0   0   10 r ( 725  787) 
 fpu_mul/n875 (net)                    153 363                
 fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[8]/CLK (DFFX1)
                                                23   7   17 r ( 831  836) 


++ Shortest path for clock gclk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 843  450) 
 gclk (port)                                     0   0    0 r ( 843  450) 
 gclk (net)                             2  50                 
 CTS_gclk_CTO_delay2/INP (NBUFFX4)               0   0    0 r ( 835  453) 
 CTS_gclk_CTO_delay2/Z (NBUFFX4)                 0   0    0 r ( 833  452) 
 CTS_gclk_CTO_delay21 (net)             1  17                 
 NBUFFX32_G1B5I1/INP (NBUFFX32)                  1   0    0 r ( 820  449) 
 NBUFFX32_G1B5I1/Z (NBUFFX32)                    0   0    0 r ( 831  450) 
 gclk_G1B1I1 (net)                      1  26                 
 DELLN2X2_G1B3I1/INP (NBUFFX32)                  3   1    1 r ( 726  453) 
 DELLN2X2_G1B3I1/Z (NBUFFX32)                    0   0    1 r ( 715  452) 
 gclk_G1B2I1 (net)                      1  23                 
 NBUFFX8_G1B1I1/INP (NBUFFX32)                   2   1    2 r ( 716  522) 
 NBUFFX8_G1B1I1/Z (NBUFFX32)                     0   0    2 r ( 705  521) 
 gclk_G1B3I1 (net)                      3  29                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1)
                                                 1   0    2 r ( 639  519) 

Report DRC violations for clock gclk (final)
Total 0 DRC violations for clock gclk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:52:42 2017
****************************************
Std cell utilization: 60.84%  (458194/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.64%  (454362/(753134-3834))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        458194   sites, (non-fixed:454362 fixed:3832)
                      32466    cells, (non-fixed:32224  fixed:242)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3834     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       69 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:52:42 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 290 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:52:45 2017
****************************************

avg cell displacement:    1.761 um ( 0.61 row height)
max cell displacement:    3.853 um ( 1.34 row height)
std deviation:            1.065 um ( 0.37 row height)
number of cell moved:       523 cells (out of 32224 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 86 out of 240 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
icc_shell> 
icc_shell> 
icc_shell> route_zrt_group -all_clock_nets -reuse_existing_global_route true
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   51  Alloctr   52  Proc 2220 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,843.92,842.32)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 2220 
Net statistics:
Total number of nets     = 34112
Number of nets to route  = 243
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 243
Number of nets with min-layer-mode soft-cost-medium = 243
Number of nets with max-layer-mode hard = 240
240 nets are fully connected,
 of which 0 are detail routed and 240 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:02 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   72  Proc 2220 
Average gCell capacity  2.13     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  4.49     on layer (3)    M3
Average gCell capacity  4.48     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.74     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.50  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 770004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   72  Alloctr   73  Proc 2220 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used   72  Alloctr   73  Proc 2220 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   72  Alloctr   73  Proc 2220 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   72  Alloctr   73  Proc 2220 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 53649.40
Initial. Layer M1 wire length = 6.25
Initial. Layer M2 wire length = 8.18
Initial. Layer M3 wire length = 19794.65
Initial. Layer M4 wire length = 21072.96
Initial. Layer M5 wire length = 7643.84
Initial. Layer M6 wire length = 5123.52
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 16628
Initial. Via VIA12C count = 5035
Initial. Via VIA23C count = 5030
Initial. Via VIA34C count = 5734
Initial. Via VIA45C count = 541
Initial. Via VIA56C count = 288
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   72  Alloctr   73  Proc 2220 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 53642.20
phase1. Layer M1 wire length = 6.25
phase1. Layer M2 wire length = 8.18
phase1. Layer M3 wire length = 19794.65
phase1. Layer M4 wire length = 21072.96
phase1. Layer M5 wire length = 7642.40
phase1. Layer M6 wire length = 5117.76
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 16624
phase1. Via VIA12C count = 5035
phase1. Via VIA23C count = 5030
phase1. Via VIA34C count = 5734
phase1. Via VIA45C count = 541
phase1. Via VIA56C count = 284
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   72  Alloctr   73  Proc 2220 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 53642.20
phase2. Layer M1 wire length = 6.25
phase2. Layer M2 wire length = 8.18
phase2. Layer M3 wire length = 19794.65
phase2. Layer M4 wire length = 21072.96
phase2. Layer M5 wire length = 7642.40
phase2. Layer M6 wire length = 5117.76
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 16624
phase2. Via VIA12C count = 5035
phase2. Via VIA23C count = 5030
phase2. Via VIA34C count = 5734
phase2. Via VIA45C count = 541
phase2. Via VIA56C count = 284
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   72  Alloctr   73  Proc 2220 

Congestion utilization per direction:
Average vertical track utilization   =  0.82 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  1.55 %
Peak    horizontal track utilization = 57.14 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -5  Alloctr   -6  Proc    0 
[GR: Done] Total (MB): Used   68  Alloctr   69  Proc 2220 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   16  Alloctr   17  Proc    0 
[GR: Done] Total (MB): Used   68  Alloctr   69  Proc 2220 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   51  Alloctr   52  Proc 2220 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used   52  Alloctr   54  Proc 2220 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3602 of 17589


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   53  Alloctr   55  Proc 2220 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   53  Alloctr   55  Proc 2220 

Number of wires with overlap after iteration 1 = 1322 of 15356


Wire length and via report:
---------------------------
Number of M1 wires: 702                  POLYCON: 0
Number of M2 wires: 3446                 VIA12C: 5036
Number of M3 wires: 5652                 VIA23C: 5078
Number of M4 wires: 4868                 VIA34C: 5957
Number of M5 wires: 479                  VIA45C: 561
Number of M6 wires: 209                  VIA56C: 282
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 15356             vias: 16914

Total M1 wire length: 148.9
Total M2 wire length: 1128.5
Total M3 wire length: 20444.9
Total M4 wire length: 20939.4
Total M5 wire length: 7608.1
Total M6 wire length: 5108.8
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 55378.6

Longest M1 wire length: 0.9
Longest M2 wire length: 2.2
Longest M3 wire length: 224.0
Longest M4 wire length: 172.2
Longest M5 wire length: 215.0
Longest M6 wire length: 166.4
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   49  Alloctr   50  Proc 2220 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 2220 
Total number of nets = 34112, of which 0 are not extracted
Total number of open nets = 33831, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  81/900 Partitions, Violations = 0
Routed  92/900 Partitions, Violations = 0
Routed  94/900 Partitions, Violations = 0
Routed  95/900 Partitions, Violations = 0
Routed  106/900 Partitions, Violations =        0
Routed  107/900 Partitions, Violations =        0
Routed  108/900 Partitions, Violations =        0
Routed  109/900 Partitions, Violations =        0
Routed  121/900 Partitions, Violations =        0
Routed  122/900 Partitions, Violations =        0
Routed  123/900 Partitions, Violations =        0
Routed  124/900 Partitions, Violations =        2
Routed  125/900 Partitions, Violations =        2
Routed  137/900 Partitions, Violations =        2
Routed  138/900 Partitions, Violations =        2
Routed  139/900 Partitions, Violations =        2
Routed  140/900 Partitions, Violations =        4
Routed  141/900 Partitions, Violations =        4
Routed  142/900 Partitions, Violations =        4
Routed  154/900 Partitions, Violations =        4
Routed  155/900 Partitions, Violations =        6
Routed  156/900 Partitions, Violations =        6
Routed  157/900 Partitions, Violations =        4
Routed  158/900 Partitions, Violations =        6
Routed  159/900 Partitions, Violations =        12
Routed  160/900 Partitions, Violations =        12
Routed  172/900 Partitions, Violations =        12
Routed  173/900 Partitions, Violations =        12
Routed  174/900 Partitions, Violations =        12
Routed  175/900 Partitions, Violations =        12
Routed  176/900 Partitions, Violations =        12
Routed  177/900 Partitions, Violations =        13
Routed  178/900 Partitions, Violations =        11
Routed  179/900 Partitions, Violations =        11
Routed  180/900 Partitions, Violations =        12
Routed  191/900 Partitions, Violations =        14
Routed  192/900 Partitions, Violations =        14
Routed  193/900 Partitions, Violations =        14
Routed  194/900 Partitions, Violations =        14
Routed  195/900 Partitions, Violations =        14
Routed  196/900 Partitions, Violations =        11
Routed  197/900 Partitions, Violations =        9
Routed  198/900 Partitions, Violations =        9
Routed  199/900 Partitions, Violations =        8
Routed  211/900 Partitions, Violations =        8
Routed  212/900 Partitions, Violations =        6
Routed  213/900 Partitions, Violations =        8
Routed  214/900 Partitions, Violations =        8
Routed  215/900 Partitions, Violations =        6
Routed  216/900 Partitions, Violations =        6
Routed  217/900 Partitions, Violations =        6
Routed  218/900 Partitions, Violations =        10
Routed  219/900 Partitions, Violations =        10
Routed  220/900 Partitions, Violations =        10
Routed  232/900 Partitions, Violations =        10
Routed  233/900 Partitions, Violations =        13
Routed  234/900 Partitions, Violations =        13
Routed  235/900 Partitions, Violations =        11
Routed  236/900 Partitions, Violations =        11
Routed  237/900 Partitions, Violations =        11
Routed  240/900 Partitions, Violations =        13
Routed  254/900 Partitions, Violations =        14
Routed  255/900 Partitions, Violations =        13
Routed  256/900 Partitions, Violations =        13
Routed  257/900 Partitions, Violations =        17
Routed  260/900 Partitions, Violations =        17
Routed  264/900 Partitions, Violations =        13
Routed  277/900 Partitions, Violations =        14
Routed  278/900 Partitions, Violations =        14
Routed  279/900 Partitions, Violations =        14
Routed  280/900 Partitions, Violations =        10
Routed  284/900 Partitions, Violations =        8
Routed  288/900 Partitions, Violations =        8
Routed  301/900 Partitions, Violations =        6
Routed  302/900 Partitions, Violations =        6
Routed  303/900 Partitions, Violations =        6
Routed  304/900 Partitions, Violations =        6
Routed  308/900 Partitions, Violations =        6
Routed  312/900 Partitions, Violations =        6
Routed  326/900 Partitions, Violations =        8
Routed  327/900 Partitions, Violations =        8
Routed  328/900 Partitions, Violations =        8
Routed  329/900 Partitions, Violations =        8
Routed  332/900 Partitions, Violations =        8
Routed  336/900 Partitions, Violations =        12
Routed  340/900 Partitions, Violations =        13
Routed  344/900 Partitions, Violations =        13
Routed  351/900 Partitions, Violations =        13
Routed  352/900 Partitions, Violations =        16
Routed  356/900 Partitions, Violations =        20
Routed  360/900 Partitions, Violations =        20
Routed  364/900 Partitions, Violations =        18
Routed  368/900 Partitions, Violations =        24
Routed  372/900 Partitions, Violations =        34
Routed  377/900 Partitions, Violations =        34
Routed  380/900 Partitions, Violations =        32
Routed  384/900 Partitions, Violations =        28
Routed  389/900 Partitions, Violations =        28
Routed  392/900 Partitions, Violations =        27
Routed  396/900 Partitions, Violations =        27
Routed  401/900 Partitions, Violations =        21
Routed  404/900 Partitions, Violations =        21
Routed  408/900 Partitions, Violations =        24
Routed  413/900 Partitions, Violations =        27
Routed  416/900 Partitions, Violations =        27
Routed  420/900 Partitions, Violations =        27
Routed  424/900 Partitions, Violations =        27
Routed  428/900 Partitions, Violations =        36
Routed  432/900 Partitions, Violations =        36
Routed  437/900 Partitions, Violations =        34
Routed  440/900 Partitions, Violations =        35
Routed  444/900 Partitions, Violations =        33
Routed  448/900 Partitions, Violations =        31
Routed  452/900 Partitions, Violations =        35
Routed  456/900 Partitions, Violations =        35
Routed  460/900 Partitions, Violations =        35
Routed  464/900 Partitions, Violations =        35
Routed  468/900 Partitions, Violations =        35
Routed  472/900 Partitions, Violations =        41
Routed  476/900 Partitions, Violations =        45
Routed  480/900 Partitions, Violations =        42
Routed  484/900 Partitions, Violations =        42
Routed  490/900 Partitions, Violations =        42
Routed  492/900 Partitions, Violations =        42
Routed  496/900 Partitions, Violations =        42
Routed  500/900 Partitions, Violations =        38
Routed  504/900 Partitions, Violations =        36
Routed  508/900 Partitions, Violations =        39
Routed  512/900 Partitions, Violations =        39
Routed  519/900 Partitions, Violations =        39
Routed  520/900 Partitions, Violations =        39
Routed  524/900 Partitions, Violations =        39
Routed  529/900 Partitions, Violations =        37
Routed  532/900 Partitions, Violations =        39
Routed  536/900 Partitions, Violations =        43
Routed  540/900 Partitions, Violations =        41
Routed  547/900 Partitions, Violations =        41
Routed  548/900 Partitions, Violations =        41
Routed  552/900 Partitions, Violations =        43
Routed  556/900 Partitions, Violations =        43
Routed  560/900 Partitions, Violations =        41
Routed  564/900 Partitions, Violations =        35
Routed  568/900 Partitions, Violations =        35
Routed  574/900 Partitions, Violations =        35
Routed  577/900 Partitions, Violations =        35
Routed  580/900 Partitions, Violations =        37
Routed  584/900 Partitions, Violations =        37
Routed  588/900 Partitions, Violations =        39
Routed  592/900 Partitions, Violations =        46
Routed  599/900 Partitions, Violations =        48
Routed  600/900 Partitions, Violations =        48
Routed  604/900 Partitions, Violations =        50
Routed  608/900 Partitions, Violations =        48
Routed  612/900 Partitions, Violations =        46
Routed  616/900 Partitions, Violations =        41
Routed  623/900 Partitions, Violations =        37
Routed  624/900 Partitions, Violations =        37
Routed  628/900 Partitions, Violations =        34
Routed  632/900 Partitions, Violations =        36
Routed  636/900 Partitions, Violations =        38
Routed  640/900 Partitions, Violations =        44
Routed  644/900 Partitions, Violations =        44
Routed  648/900 Partitions, Violations =        43
Routed  652/900 Partitions, Violations =        47
Routed  656/900 Partitions, Violations =        43
Routed  660/900 Partitions, Violations =        43
Routed  664/900 Partitions, Violations =        43
Routed  668/900 Partitions, Violations =        43
Routed  672/900 Partitions, Violations =        41
Routed  676/900 Partitions, Violations =        41
Routed  680/900 Partitions, Violations =        41
Routed  684/900 Partitions, Violations =        39
Routed  688/900 Partitions, Violations =        37
Routed  692/900 Partitions, Violations =        37
Routed  696/900 Partitions, Violations =        34
Routed  700/900 Partitions, Violations =        36
Routed  704/900 Partitions, Violations =        34
Routed  708/900 Partitions, Violations =        38
Routed  712/900 Partitions, Violations =        37
Routed  716/900 Partitions, Violations =        37
Routed  720/900 Partitions, Violations =        41
Routed  724/900 Partitions, Violations =        41
Routed  728/900 Partitions, Violations =        37
Routed  732/900 Partitions, Violations =        37
Routed  736/900 Partitions, Violations =        39
Routed  740/900 Partitions, Violations =        37
Routed  744/900 Partitions, Violations =        37
Routed  749/900 Partitions, Violations =        37
Routed  752/900 Partitions, Violations =        37
Routed  756/900 Partitions, Violations =        34
Routed  760/900 Partitions, Violations =        34
Routed  765/900 Partitions, Violations =        37
Routed  768/900 Partitions, Violations =        37
Routed  772/900 Partitions, Violations =        37
Routed  776/900 Partitions, Violations =        40
Routed  781/900 Partitions, Violations =        44
Routed  784/900 Partitions, Violations =        44
Routed  788/900 Partitions, Violations =        44
Routed  792/900 Partitions, Violations =        43
Routed  797/900 Partitions, Violations =        43
Routed  800/900 Partitions, Violations =        43
Routed  804/900 Partitions, Violations =        43
Routed  808/900 Partitions, Violations =        43
Routed  812/900 Partitions, Violations =        45
Routed  816/900 Partitions, Violations =        48
Routed  820/900 Partitions, Violations =        50
Routed  824/900 Partitions, Violations =        48
Routed  828/900 Partitions, Violations =        44
Routed  832/900 Partitions, Violations =        50
Routed  836/900 Partitions, Violations =        52
Routed  840/900 Partitions, Violations =        52
Routed  844/900 Partitions, Violations =        48
Routed  848/900 Partitions, Violations =        46
Routed  852/900 Partitions, Violations =        44
Routed  857/900 Partitions, Violations =        46
Routed  860/900 Partitions, Violations =        46
Routed  864/900 Partitions, Violations =        46
Routed  868/900 Partitions, Violations =        48
Routed  872/900 Partitions, Violations =        57
Routed  876/900 Partitions, Violations =        58
Routed  880/900 Partitions, Violations =        55
Routed  884/900 Partitions, Violations =        69
Routed  888/900 Partitions, Violations =        70
Routed  892/900 Partitions, Violations =        63
Routed  896/900 Partitions, Violations =        63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Diff net spacing : 12
        Same net spacing : 5
        Short : 46

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   63  Alloctr   64  Proc 2220 

End DR iteration 0 with 900 parts

Start DR iteration 1: non-uniform partition
Routed  1/21 Partitions, Violations =   54
Routed  2/21 Partitions, Violations =   47
Routed  3/21 Partitions, Violations =   40
Routed  4/21 Partitions, Violations =   36
Routed  5/21 Partitions, Violations =   34
Routed  6/21 Partitions, Violations =   32
Routed  7/21 Partitions, Violations =   30
Routed  8/21 Partitions, Violations =   28
Routed  9/21 Partitions, Violations =   26
Routed  10/21 Partitions, Violations =  24
Routed  11/21 Partitions, Violations =  22
Routed  12/21 Partitions, Violations =  20
Routed  13/21 Partitions, Violations =  18
Routed  14/21 Partitions, Violations =  16
Routed  15/21 Partitions, Violations =  14
Routed  16/21 Partitions, Violations =  12
Routed  17/21 Partitions, Violations =  10
Routed  18/21 Partitions, Violations =  9
Routed  19/21 Partitions, Violations =  6
Routed  20/21 Partitions, Violations =  3
Routed  21/21 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   63  Alloctr   64  Proc 2220 

End DR iteration 1 with 21 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   49  Alloctr   51  Proc 2220 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   49  Alloctr   51  Proc 2220 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    55797 micron
Total Number of Contacts =             16858
Total Number of Wires =                15013
Total Number of PtConns =              2453
Total Number of Routed Wires =       15013
Total Routed Wire Length =           55209 micron
Total Number of Routed Contacts =       16858
        Layer          M1 :         11 micron
        Layer          M2 :       1591 micron
        Layer          M3 :      20642 micron
        Layer          M4 :      20844 micron
        Layer          M5 :       7611 micron
        Layer          M6 :       5098 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :         84
        Via   VIA56C(rot) :        197
        Via        VIA45C :        551
        Via        VIA34C :       1177
        Via   VIA34C(rot) :       4742
        Via        VIA23C :       5071
        Via   VIA12B(rot) :         71
        Via   VIA12C(rot) :       4965

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 16858 vias)
 
    Layer VIA1       =  0.00% (0      / 5036    vias)
        Un-optimized = 100.00% (5036    vias)
    Layer VIA2       =  0.00% (0      / 5071    vias)
        Un-optimized = 100.00% (5071    vias)
    Layer VIA3       =  0.00% (0      / 5919    vias)
        Un-optimized = 100.00% (5919    vias)
    Layer VIA4       =  0.00% (0      / 551     vias)
        Un-optimized = 100.00% (551     vias)
    Layer VIA5       =  0.00% (0      / 281     vias)
        Un-optimized = 100.00% (281     vias)
 
  Total double via conversion rate    =  0.00% (0 / 16858 vias)
 
    Layer VIA1       =  0.00% (0      / 5036    vias)
    Layer VIA2       =  0.00% (0      / 5071    vias)
    Layer VIA3       =  0.00% (0      / 5919    vias)
    Layer VIA4       =  0.00% (0      / 551     vias)
    Layer VIA5       =  0.00% (0      / 281     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 16858 vias)
 
    Layer VIA1       =  0.00% (0      / 5036    vias)
        Un-optimized = 100.00% (5036    vias)
    Layer VIA2       =  0.00% (0      / 5071    vias)
        Un-optimized = 100.00% (5071    vias)
    Layer VIA3       =  0.00% (0      / 5919    vias)
        Un-optimized = 100.00% (5919    vias)
    Layer VIA4       =  0.00% (0      / 551     vias)
        Un-optimized = 100.00% (551     vias)
    Layer VIA5       =  0.00% (0      / 281     vias)
        Un-optimized = 100.00% (281     vias)
 

Total number of nets = 34112
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (243/34147 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon Mar 13 13:53:28 2017

  Beginning initial routing 
  --------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 2257 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,843.92,842.32)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   65  Alloctr   66  Proc 2257 
Net statistics:
Total number of nets     = 34112
Number of nets to route  = 33831
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 243
Number of nets with min-layer-mode soft-cost-medium = 243
Number of nets with max-layer-mode hard = 240
243 nets are fully connected,
 of which 243 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used   78  Alloctr   79  Proc 2257 
Average gCell capacity  2.13     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  4.49     on layer (3)    M3
Average gCell capacity  4.48     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.74     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.50  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 770004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   80  Proc 2257 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Build Data] Total (MB): Used   81  Alloctr   82  Proc 2257 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   81  Alloctr   82  Proc 2257 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:13 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Initial Routing] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Initial Routing] Total (MB): Used  102  Alloctr  103  Proc 2257 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4743 Max = 4 GRCs =  4075 (2.38%)
Initial. H routing: Overflow =  4630 Max = 4 (GRCs =  14) GRCs =  3897 (4.55%)
Initial. V routing: Overflow =   113 Max = 2 (GRCs =   1) GRCs =   178 (0.21%)
Initial. M1         Overflow =   441 Max = 2 (GRCs =   1) GRCs =   520 (0.61%)
Initial. M2         Overflow =    84 Max = 1 (GRCs =  11) GRCs =   149 (0.17%)
Initial. M3         Overflow =  3883 Max = 4 (GRCs =  14) GRCs =  3068 (3.59%)
Initial. M4         Overflow =    19 Max = 2 (GRCs =   1) GRCs =    19 (0.02%)
Initial. M5         Overflow =   253 Max = 1 (GRCs = 249) GRCs =   257 (0.30%)
Initial. M6         Overflow =    10 Max = 1 (GRCs =  10) GRCs =    10 (0.01%)
Initial. M7         Overflow =    52 Max = 1 (GRCs =  52) GRCs =    52 (0.06%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.3 4.54 0.83 0.26 0.04 0.16 0.04 0.00 0.00 0.00 0.35 0.00 0.00 0.42
M2       7.83 14.3 19.4 20.3 16.7 11.2 6.07 2.74 0.97 0.00 0.19 0.01 0.00 0.00
M3       6.03 6.60 10.7 12.2 0.04 15.0 12.7 11.8 9.35 0.00 11.8 0.00 2.64 0.75
M4       39.4 17.1 18.0 10.7 0.00 7.35 4.18 1.67 1.04 0.00 0.35 0.00 0.02 0.00
M5       34.0 0.00 0.00 10.7 0.00 37.7 7.91 0.00 0.00 0.00 9.24 0.00 0.00 0.29
M6       76.1 0.00 0.00 7.23 0.00 13.4 2.34 0.00 0.00 0.00 0.87 0.00 0.00 0.01
M7       79.9 0.00 0.00 0.00 0.00 4.06 0.00 0.00 0.00 0.00 15.9 0.00 0.00 0.06
M8       98.6 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.32 0.00 0.00 0.00
M9       99.2 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.73 0.00 0.00 0.00
Total    57.7 4.94 5.68 7.13 1.94 10.3 3.86 1.89 1.31 0.00 4.70 0.00 0.31 0.18


Initial. Total Wire Length = 1500253.59
Initial. Layer M1 wire length = 20377.83
Initial. Layer M2 wire length = 524851.79
Initial. Layer M3 wire length = 463625.26
Initial. Layer M4 wire length = 180316.96
Initial. Layer M5 wire length = 191360.24
Initial. Layer M6 wire length = 59185.25
Initial. Layer M7 wire length = 56308.24
Initial. Layer M8 wire length = 3043.14
Initial. Layer M9 wire length = 1184.88
Initial. Total Number of Contacts = 240859
Initial. Via VIA12C count = 118165
Initial. Via VIA23C count = 101639
Initial. Via VIA34C count = 11480
Initial. Via VIA45C count = 7621
Initial. Via VIA56C count = 1130
Initial. Via VIA67C count = 735
Initial. Via VIA78C count = 62
Initial. Via VIA89C count = 27
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:10
30% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
40% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:14
50% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:16
60% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:16
70% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:16
80% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:16
90% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:16
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:16 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  104  Alloctr  105  Proc 2257 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1056 Max = 3 GRCs =  1186 (0.69%)
phase1. H routing: Overflow =   947 Max = 3 (GRCs =  3) GRCs =  1004 (1.17%)
phase1. V routing: Overflow =   109 Max = 3 (GRCs =  1) GRCs =   182 (0.21%)
phase1. M1         Overflow =   359 Max = 2 (GRCs =  2) GRCs =   456 (0.53%)
phase1. M2         Overflow =   109 Max = 3 (GRCs =  1) GRCs =   182 (0.21%)
phase1. M3         Overflow =   575 Max = 3 (GRCs =  3) GRCs =   535 (0.63%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       89.6 5.99 1.93 0.80 0.02 0.37 0.12 0.03 0.01 0.00 0.77 0.00 0.00 0.30
M2       7.02 13.5 19.2 21.1 17.4 11.4 6.00 2.79 1.13 0.00 0.21 0.03 0.01 0.00
M3       5.71 7.78 12.1 14.3 0.07 16.1 13.1 11.8 8.23 0.00 10.1 0.00 0.52 0.04
M4       35.3 18.4 20.0 11.1 0.00 8.26 3.96 1.59 0.85 0.00 0.27 0.00 0.00 0.00
M5       29.2 0.00 0.00 11.2 0.00 41.1 7.80 0.00 0.00 0.00 10.4 0.00 0.00 0.01
M6       69.2 0.00 0.00 8.41 0.00 18.8 2.57 0.00 0.00 0.00 0.91 0.00 0.00 0.00
M7       69.4 0.00 0.00 0.00 0.00 5.81 0.00 0.00 0.00 0.00 24.7 0.00 0.00 0.00
M8       95.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 4.64 0.00 0.00 0.00
M9       97.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 2.14 0.00 0.00 0.00
Total    54.6 5.19 6.05 7.60 1.99 11.5 3.80 1.84 1.16 0.00 6.09 0.00 0.06 0.04


phase1. Total Wire Length = 1523929.77
phase1. Layer M1 wire length = 32819.38
phase1. Layer M2 wire length = 525740.44
phase1. Layer M3 wire length = 418699.84
phase1. Layer M4 wire length = 179190.33
phase1. Layer M5 wire length = 198276.57
phase1. Layer M6 wire length = 74448.05
phase1. Layer M7 wire length = 79449.54
phase1. Layer M8 wire length = 10931.85
phase1. Layer M9 wire length = 4373.78
phase1. Total Number of Contacts = 250663
phase1. Via VIA12C count = 121601
phase1. Via VIA23C count = 98602
phase1. Via VIA34C count = 15580
phase1. Via VIA45C count = 11364
phase1. Via VIA56C count = 1943
phase1. Via VIA67C count = 1320
phase1. Via VIA78C count = 180
phase1. Via VIA89C count = 73
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
30% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
40% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:12
60% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:12 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  104  Alloctr  105  Proc 2257 
phase2. Routing result:
phase2. Both Dirs: Overflow =   543 Max = 2 GRCs =   627 (0.37%)
phase2. H routing: Overflow =   540 Max = 2 (GRCs =   7) GRCs =   620 (0.72%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =   1) GRCs =     7 (0.01%)
phase2. M1         Overflow =   283 Max = 1 (GRCs = 195) GRCs =   371 (0.43%)
phase2. M2         Overflow =     3 Max = 1 (GRCs =   1) GRCs =     7 (0.01%)
phase2. M3         Overflow =   256 Max = 2 (GRCs =   7) GRCs =   249 (0.29%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       89.6 5.98 1.95 0.83 0.02 0.39 0.13 0.03 0.01 0.00 0.78 0.00 0.00 0.23
M2       6.95 13.7 20.4 23.2 18.8 10.8 4.38 1.34 0.22 0.00 0.02 0.00 0.00 0.00
M3       5.62 7.67 12.1 14.2 0.07 16.1 13.1 11.7 8.27 0.00 10.7 0.00 0.28 0.01
M4       35.2 18.4 20.0 11.2 0.00 8.29 4.00 1.60 0.87 0.00 0.28 0.00 0.00 0.00
M5       29.2 0.00 0.00 11.0 0.00 41.1 7.89 0.00 0.00 0.00 10.6 0.00 0.00 0.00
M6       69.3 0.00 0.00 8.38 0.00 18.8 2.57 0.00 0.00 0.00 0.90 0.00 0.00 0.00
M7       69.6 0.00 0.00 0.00 0.00 5.69 0.00 0.00 0.00 0.00 24.6 0.00 0.00 0.00
M8       95.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 4.64 0.00 0.00 0.00
M9       98.1 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.90 0.00 0.00 0.00
Total    55.2 5.12 6.10 7.72 2.12 11.3 3.59 1.65 1.05 0.00 6.08 0.00 0.03 0.03


phase2. Total Wire Length = 1527236.35
phase2. Layer M1 wire length = 33150.44
phase2. Layer M2 wire length = 527743.54
phase2. Layer M3 wire length = 417623.04
phase2. Layer M4 wire length = 180564.14
phase2. Layer M5 wire length = 199032.69
phase2. Layer M6 wire length = 74400.43
phase2. Layer M7 wire length = 79373.24
phase2. Layer M8 wire length = 10975.06
phase2. Layer M9 wire length = 4373.78
phase2. Total Number of Contacts = 251206
phase2. Via VIA12C count = 121753
phase2. Via VIA23C count = 98621
phase2. Via VIA34C count = 15760
phase2. Via VIA45C count = 11551
phase2. Via VIA56C count = 1947
phase2. Via VIA67C count = 1317
phase2. Via VIA78C count = 184
phase2. Via VIA89C count = 73
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:04 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  104  Alloctr  105  Proc 2257 
phase3. Routing result:
phase3. Both Dirs: Overflow =   389 Max = 2 GRCs =   471 (0.28%)
phase3. H routing: Overflow =   388 Max = 2 (GRCs =   4) GRCs =   470 (0.55%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =   1) GRCs =     1 (0.00%)
phase3. M1         Overflow =   264 Max = 1 (GRCs = 179) GRCs =   350 (0.41%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =   1) GRCs =     1 (0.00%)
phase3. M3         Overflow =   123 Max = 2 (GRCs =   4) GRCs =   120 (0.14%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       89.6 5.98 1.96 0.84 0.02 0.40 0.13 0.04 0.01 0.00 0.78 0.00 0.00 0.21
M2       6.93 13.6 20.4 23.3 19.1 10.8 4.24 1.18 0.17 0.00 0.01 0.00 0.00 0.00
M3       5.62 7.64 12.0 14.1 0.07 15.9 13.1 11.9 8.43 0.00 10.9 0.00 0.13 0.00
M4       34.8 18.4 20.1 11.3 0.00 8.37 4.04 1.62 0.88 0.00 0.28 0.00 0.00 0.00
M5       29.1 0.00 0.00 11.0 0.00 41.1 7.90 0.00 0.00 0.00 10.7 0.00 0.00 0.00
M6       69.2 0.00 0.00 8.42 0.00 18.8 2.57 0.00 0.00 0.00 0.90 0.00 0.00 0.00
M7       69.6 0.00 0.00 0.00 0.00 5.69 0.00 0.00 0.00 0.00 24.6 0.00 0.00 0.00
M8       95.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 4.63 0.00 0.00 0.00
M9       98.1 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.88 0.00 0.00 0.00
Total    55.2 5.11 6.09 7.72 2.14 11.3 3.57 1.65 1.06 0.00 6.11 0.00 0.01 0.02


phase3. Total Wire Length = 1527298.94
phase3. Layer M1 wire length = 33265.61
phase3. Layer M2 wire length = 527877.19
phase3. Layer M3 wire length = 416373.74
phase3. Layer M4 wire length = 181233.55
phase3. Layer M5 wire length = 199289.01
phase3. Layer M6 wire length = 74499.65
phase3. Layer M7 wire length = 79411.35
phase3. Layer M8 wire length = 10975.06
phase3. Layer M9 wire length = 4373.78
phase3. Total Number of Contacts = 251545
phase3. Via VIA12C count = 121797
phase3. Via VIA23C count = 98620
phase3. Via VIA34C count = 15936
phase3. Via VIA45C count = 11645
phase3. Via VIA56C count = 1969
phase3. Via VIA67C count = 1321
phase3. Via VIA78C count = 184
phase3. Via VIA89C count = 73
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:55 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[End of Whole Chip Routing] Stage (MB): Used   45  Alloctr   46  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 2257 

Congestion utilization per direction:
Average vertical track utilization   = 26.10 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization = 36.07 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -6  Proc    0 
[GR: Done] Total (MB): Used   99  Alloctr  101  Proc 2257 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:56 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[GR: Done] Stage (MB): Used   46  Alloctr   47  Proc    0 
[GR: Done] Total (MB): Used   99  Alloctr  101  Proc 2257 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:59 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:57 total=0:00:58
[End of Global Routing] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Global Routing] Total (MB): Used   80  Alloctr   81  Proc 2257 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   91  Alloctr   92  Proc 2257 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 115017 of 325913


[Track Assign: Iteration 0] Elapsed real time: 0:00:11 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr   13  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   90  Alloctr   95  Proc 2257 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:27 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   14  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   90  Alloctr   95  Proc 2257 

Number of wires with overlap after iteration 1 = 47242 of 263297


Wire length and via report:
---------------------------
Number of M1 wires: 12659                POLYCON: 0
Number of M2 wires: 151463               VIA12C: 122908
Number of M3 wires: 78079                VIA23C: 124351
Number of M4 wires: 12236                VIA34C: 17992
Number of M5 wires: 6721                 VIA45C: 11589
Number of M6 wires: 1289                 VIA56C: 1978
Number of M7 wires: 709                  VIA67C: 1291
Number of M8 wires: 106                  VIA78C: 179
Number of M9 wires: 35           VIA89C: 69
Total number of wires: 263297            vias: 280357

Total M1 wire length: 28320.9
Total M2 wire length: 519423.1
Total M3 wire length: 437108.5
Total M4 wire length: 197508.8
Total M5 wire length: 196836.0
Total M6 wire length: 75517.7
Total M7 wire length: 79227.6
Total M8 wire length: 10866.4
Total M9 wire length: 4359.4
Total wire length: 1549168.4

Longest M1 wire length: 250.2
Longest M2 wire length: 383.0
Longest M3 wire length: 385.3
Longest M4 wire length: 618.9
Longest M5 wire length: 412.4
Longest M6 wire length: 646.4
Longest M7 wire length: 483.8
Longest M8 wire length: 573.4
Longest M9 wire length: 372.5


[Track Assign: Done] Elapsed real time: 0:00:32 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Track Assign: Done] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   85  Alloctr   86  Proc 2257 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 2257 
Total number of nets = 34112, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/900 Partitions, Violations =  2
Routed  4/900 Partitions, Violations =  40
Routed  8/900 Partitions, Violations =  55
Routed  12/900 Partitions, Violations = 50
Routed  16/900 Partitions, Violations = 70
Routed  20/900 Partitions, Violations = 86
Routed  24/900 Partitions, Violations = 106
Routed  28/900 Partitions, Violations = 137
Routed  32/900 Partitions, Violations = 156
Routed  36/900 Partitions, Violations = 177
Routed  40/900 Partitions, Violations = 195
Routed  44/900 Partitions, Violations = 220
Routed  48/900 Partitions, Violations = 246
Routed  52/900 Partitions, Violations = 244
Routed  56/900 Partitions, Violations = 250
Routed  60/900 Partitions, Violations = 268
Routed  64/900 Partitions, Violations = 258
Routed  68/900 Partitions, Violations = 332
Routed  72/900 Partitions, Violations = 341
Routed  76/900 Partitions, Violations = 363
Routed  80/900 Partitions, Violations = 356
Routed  84/900 Partitions, Violations = 359
Routed  88/900 Partitions, Violations = 378
Routed  92/900 Partitions, Violations = 366
Routed  96/900 Partitions, Violations = 373
Routed  100/900 Partitions, Violations =        383
Routed  104/900 Partitions, Violations =        412
Routed  108/900 Partitions, Violations =        430
Routed  112/900 Partitions, Violations =        435
Routed  116/900 Partitions, Violations =        440
Routed  120/900 Partitions, Violations =        464
Routed  124/900 Partitions, Violations =        489
Routed  128/900 Partitions, Violations =        499
Routed  132/900 Partitions, Violations =        507
Routed  136/900 Partitions, Violations =        496
Routed  140/900 Partitions, Violations =        503
Routed  144/900 Partitions, Violations =        486
Routed  148/900 Partitions, Violations =        491
Routed  152/900 Partitions, Violations =        511
Routed  156/900 Partitions, Violations =        520
Routed  160/900 Partitions, Violations =        503
Routed  164/900 Partitions, Violations =        506
Routed  168/900 Partitions, Violations =        525
Routed  172/900 Partitions, Violations =        551
Routed  176/900 Partitions, Violations =        567
Routed  180/900 Partitions, Violations =        575
Routed  184/900 Partitions, Violations =        592
Routed  188/900 Partitions, Violations =        608
Routed  192/900 Partitions, Violations =        620
Routed  196/900 Partitions, Violations =        623
Routed  200/900 Partitions, Violations =        624
Routed  204/900 Partitions, Violations =        644
Routed  208/900 Partitions, Violations =        649
Routed  212/900 Partitions, Violations =        663
Routed  216/900 Partitions, Violations =        652
Routed  220/900 Partitions, Violations =        651
Routed  224/900 Partitions, Violations =        660
Routed  228/900 Partitions, Violations =        650
Routed  232/900 Partitions, Violations =        676
Routed  236/900 Partitions, Violations =        675
Routed  240/900 Partitions, Violations =        712
Routed  244/900 Partitions, Violations =        748
Routed  248/900 Partitions, Violations =        778
Routed  252/900 Partitions, Violations =        787
Routed  256/900 Partitions, Violations =        808
Routed  260/900 Partitions, Violations =        817
Routed  264/900 Partitions, Violations =        806
Routed  268/900 Partitions, Violations =        849
Routed  272/900 Partitions, Violations =        865
Routed  276/900 Partitions, Violations =        887
Routed  280/900 Partitions, Violations =        906
Routed  284/900 Partitions, Violations =        904
Routed  288/900 Partitions, Violations =        894
Routed  292/900 Partitions, Violations =        901
Routed  296/900 Partitions, Violations =        925
Routed  300/900 Partitions, Violations =        949
Routed  304/900 Partitions, Violations =        980
Routed  308/900 Partitions, Violations =        1012
Routed  312/900 Partitions, Violations =        1039
Routed  316/900 Partitions, Violations =        1034
Routed  320/900 Partitions, Violations =        1013
Routed  324/900 Partitions, Violations =        1019
Routed  328/900 Partitions, Violations =        1046
Routed  332/900 Partitions, Violations =        1030
Routed  336/900 Partitions, Violations =        1021
Routed  340/900 Partitions, Violations =        1028
Routed  344/900 Partitions, Violations =        1045
Routed  348/900 Partitions, Violations =        1065
Routed  352/900 Partitions, Violations =        1083
Routed  356/900 Partitions, Violations =        1094
Routed  360/900 Partitions, Violations =        1124
Routed  364/900 Partitions, Violations =        1136
Routed  368/900 Partitions, Violations =        1152
Routed  372/900 Partitions, Violations =        1178
Routed  376/900 Partitions, Violations =        1192
Routed  380/900 Partitions, Violations =        1196
Routed  384/900 Partitions, Violations =        1194
Routed  388/900 Partitions, Violations =        1207
Routed  392/900 Partitions, Violations =        1199
Routed  396/900 Partitions, Violations =        1198
Routed  400/900 Partitions, Violations =        1213
Routed  404/900 Partitions, Violations =        1198
Routed  408/900 Partitions, Violations =        1227
Routed  412/900 Partitions, Violations =        1225
Routed  416/900 Partitions, Violations =        1228
Routed  420/900 Partitions, Violations =        1258
Routed  424/900 Partitions, Violations =        1290
Routed  428/900 Partitions, Violations =        1308
Routed  432/900 Partitions, Violations =        1310
Routed  436/900 Partitions, Violations =        1304
Routed  440/900 Partitions, Violations =        1320
Routed  444/900 Partitions, Violations =        1331
Routed  448/900 Partitions, Violations =        1311
Routed  452/900 Partitions, Violations =        1317
Routed  456/900 Partitions, Violations =        1327
Routed  460/900 Partitions, Violations =        1316
Routed  464/900 Partitions, Violations =        1314
Routed  468/900 Partitions, Violations =        1303
Routed  472/900 Partitions, Violations =        1324
Routed  476/900 Partitions, Violations =        1359
Routed  480/900 Partitions, Violations =        1333
Routed  484/900 Partitions, Violations =        1381
Routed  488/900 Partitions, Violations =        1395
Routed  492/900 Partitions, Violations =        1410
Routed  496/900 Partitions, Violations =        1406
Routed  500/900 Partitions, Violations =        1399
Routed  504/900 Partitions, Violations =        1426
Routed  508/900 Partitions, Violations =        1434
Routed  512/900 Partitions, Violations =        1419
Routed  516/900 Partitions, Violations =        1413
Routed  520/900 Partitions, Violations =        1437
Routed  524/900 Partitions, Violations =        1445
Routed  528/900 Partitions, Violations =        1463
Routed  532/900 Partitions, Violations =        1469
Routed  536/900 Partitions, Violations =        1460
Routed  540/900 Partitions, Violations =        1449
Routed  544/900 Partitions, Violations =        1459
Routed  548/900 Partitions, Violations =        1453
Routed  552/900 Partitions, Violations =        1458
Routed  556/900 Partitions, Violations =        1448
Routed  560/900 Partitions, Violations =        1473
Routed  564/900 Partitions, Violations =        1488
Routed  568/900 Partitions, Violations =        1495
Routed  572/900 Partitions, Violations =        1516
Routed  576/900 Partitions, Violations =        1519
Routed  580/900 Partitions, Violations =        1539
Routed  584/900 Partitions, Violations =        1530
Routed  588/900 Partitions, Violations =        1580
Routed  592/900 Partitions, Violations =        1586
Routed  596/900 Partitions, Violations =        1605
Routed  600/900 Partitions, Violations =        1596
Routed  604/900 Partitions, Violations =        1606
Routed  608/900 Partitions, Violations =        1628
Routed  612/900 Partitions, Violations =        1610
Routed  616/900 Partitions, Violations =        1635
Routed  620/900 Partitions, Violations =        1654
Routed  624/900 Partitions, Violations =        1662
Routed  628/900 Partitions, Violations =        1652
Routed  632/900 Partitions, Violations =        1696
Routed  636/900 Partitions, Violations =        1698
Routed  640/900 Partitions, Violations =        1714
Routed  644/900 Partitions, Violations =        1722
Routed  648/900 Partitions, Violations =        1713
Routed  652/900 Partitions, Violations =        1724
Routed  656/900 Partitions, Violations =        1722
Routed  660/900 Partitions, Violations =        1745
Routed  664/900 Partitions, Violations =        1746
Routed  668/900 Partitions, Violations =        1729
Routed  672/900 Partitions, Violations =        1733
Routed  676/900 Partitions, Violations =        1748
Routed  680/900 Partitions, Violations =        1702
Routed  684/900 Partitions, Violations =        1687
Routed  688/900 Partitions, Violations =        1690
Routed  692/900 Partitions, Violations =        1684
Routed  696/900 Partitions, Violations =        1676
Routed  700/900 Partitions, Violations =        1707
Routed  704/900 Partitions, Violations =        1735
Routed  708/900 Partitions, Violations =        1760
Routed  712/900 Partitions, Violations =        1762
Routed  716/900 Partitions, Violations =        1796
Routed  720/900 Partitions, Violations =        1791
Routed  724/900 Partitions, Violations =        1796
Routed  728/900 Partitions, Violations =        1792
Routed  732/900 Partitions, Violations =        1784
Routed  736/900 Partitions, Violations =        1804
Routed  740/900 Partitions, Violations =        1818
Routed  744/900 Partitions, Violations =        1819
Routed  748/900 Partitions, Violations =        1822
Routed  752/900 Partitions, Violations =        1843
Routed  756/900 Partitions, Violations =        1847
Routed  760/900 Partitions, Violations =        1858
Routed  764/900 Partitions, Violations =        1848
Routed  768/900 Partitions, Violations =        1846
Routed  772/900 Partitions, Violations =        1868
Routed  776/900 Partitions, Violations =        1858
Routed  780/900 Partitions, Violations =        1870
Routed  784/900 Partitions, Violations =        1859
Routed  788/900 Partitions, Violations =        1847
Routed  792/900 Partitions, Violations =        1854
Routed  796/900 Partitions, Violations =        1861
Routed  800/900 Partitions, Violations =        1914
Routed  804/900 Partitions, Violations =        1933
Routed  808/900 Partitions, Violations =        1914
Routed  812/900 Partitions, Violations =        1921
Routed  816/900 Partitions, Violations =        1936
Routed  820/900 Partitions, Violations =        1935
Routed  824/900 Partitions, Violations =        1936
Routed  828/900 Partitions, Violations =        1931
Routed  832/900 Partitions, Violations =        1934
Routed  836/900 Partitions, Violations =        1931
Routed  840/900 Partitions, Violations =        1935
Routed  844/900 Partitions, Violations =        1930
Routed  848/900 Partitions, Violations =        1914
Routed  852/900 Partitions, Violations =        1919
Routed  856/900 Partitions, Violations =        1928
Routed  860/900 Partitions, Violations =        1940
Routed  864/900 Partitions, Violations =        1940
Routed  868/900 Partitions, Violations =        1956
Routed  872/900 Partitions, Violations =        1957
Routed  876/900 Partitions, Violations =        1961
Routed  880/900 Partitions, Violations =        1959
Routed  884/900 Partitions, Violations =        1953
Routed  888/900 Partitions, Violations =        1960
Routed  892/900 Partitions, Violations =        1959
Routed  896/900 Partitions, Violations =        1962
Routed  900/900 Partitions, Violations =        1957

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1957
        Diff net spacing : 672
        Diff net via-cut spacing : 7
        Less than minimum area : 58
        Same net spacing : 23
        Short : 1121
        Internal-only types : 76

[Iter 0] Elapsed real time: 0:01:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:04
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  103  Alloctr  104  Proc 2257 

End DR iteration 0 with 900 parts

Start DR iteration 1: non-uniform partition
Routed  1/524 Partitions, Violations =  1949
Routed  2/524 Partitions, Violations =  1941
Routed  4/524 Partitions, Violations =  1909
Routed  6/524 Partitions, Violations =  1891
Routed  8/524 Partitions, Violations =  1884
Routed  10/524 Partitions, Violations = 1848
Routed  12/524 Partitions, Violations = 1833
Routed  14/524 Partitions, Violations = 1818
Routed  16/524 Partitions, Violations = 1808
Routed  18/524 Partitions, Violations = 1792
Routed  20/524 Partitions, Violations = 1782
Routed  22/524 Partitions, Violations = 1776
Routed  24/524 Partitions, Violations = 1766
Routed  26/524 Partitions, Violations = 1755
Routed  28/524 Partitions, Violations = 1740
Routed  30/524 Partitions, Violations = 1736
Routed  32/524 Partitions, Violations = 1731
Routed  34/524 Partitions, Violations = 1727
Routed  36/524 Partitions, Violations = 1720
Routed  38/524 Partitions, Violations = 1717
Routed  40/524 Partitions, Violations = 1705
Routed  42/524 Partitions, Violations = 1687
Routed  44/524 Partitions, Violations = 1673
Routed  46/524 Partitions, Violations = 1634
Routed  48/524 Partitions, Violations = 1606
Routed  50/524 Partitions, Violations = 1596
Routed  52/524 Partitions, Violations = 1587
Routed  54/524 Partitions, Violations = 1568
Routed  56/524 Partitions, Violations = 1560
Routed  58/524 Partitions, Violations = 1543
Routed  60/524 Partitions, Violations = 1531
Routed  62/524 Partitions, Violations = 1517
Routed  64/524 Partitions, Violations = 1503
Routed  66/524 Partitions, Violations = 1499
Routed  68/524 Partitions, Violations = 1494
Routed  70/524 Partitions, Violations = 1490
Routed  72/524 Partitions, Violations = 1479
Routed  74/524 Partitions, Violations = 1471
Routed  76/524 Partitions, Violations = 1466
Routed  78/524 Partitions, Violations = 1461
Routed  80/524 Partitions, Violations = 1449
Routed  82/524 Partitions, Violations = 1435
Routed  84/524 Partitions, Violations = 1420
Routed  86/524 Partitions, Violations = 1412
Routed  88/524 Partitions, Violations = 1392
Routed  90/524 Partitions, Violations = 1390
Routed  92/524 Partitions, Violations = 1379
Routed  94/524 Partitions, Violations = 1377
Routed  96/524 Partitions, Violations = 1375
Routed  98/524 Partitions, Violations = 1373
Routed  100/524 Partitions, Violations =        1371
Routed  102/524 Partitions, Violations =        1369
Routed  104/524 Partitions, Violations =        1367
Routed  106/524 Partitions, Violations =        1363
Routed  108/524 Partitions, Violations =        1355
Routed  110/524 Partitions, Violations =        1353
Routed  112/524 Partitions, Violations =        1351
Routed  114/524 Partitions, Violations =        1349
Routed  116/524 Partitions, Violations =        1347
Routed  118/524 Partitions, Violations =        1343
Routed  120/524 Partitions, Violations =        1341
Routed  122/524 Partitions, Violations =        1339
Routed  124/524 Partitions, Violations =        1328
Routed  126/524 Partitions, Violations =        1320
Routed  128/524 Partitions, Violations =        1309
Routed  130/524 Partitions, Violations =        1304
Routed  132/524 Partitions, Violations =        1298
Routed  134/524 Partitions, Violations =        1296
Routed  136/524 Partitions, Violations =        1291
Routed  138/524 Partitions, Violations =        1289
Routed  140/524 Partitions, Violations =        1287
Routed  142/524 Partitions, Violations =        1285
Routed  144/524 Partitions, Violations =        1275
Routed  146/524 Partitions, Violations =        1273
Routed  148/524 Partitions, Violations =        1271
Routed  150/524 Partitions, Violations =        1260
Routed  152/524 Partitions, Violations =        1257
Routed  154/524 Partitions, Violations =        1250
Routed  156/524 Partitions, Violations =        1244
Routed  158/524 Partitions, Violations =        1242
Routed  160/524 Partitions, Violations =        1226
Routed  162/524 Partitions, Violations =        1201
Routed  164/524 Partitions, Violations =        1185
Routed  166/524 Partitions, Violations =        1164
Routed  168/524 Partitions, Violations =        1148
Routed  170/524 Partitions, Violations =        1134
Routed  172/524 Partitions, Violations =        1121
Routed  174/524 Partitions, Violations =        1105
Routed  176/524 Partitions, Violations =        1088
Routed  178/524 Partitions, Violations =        1068
Routed  180/524 Partitions, Violations =        1050
Routed  182/524 Partitions, Violations =        1038
Routed  184/524 Partitions, Violations =        1028
Routed  186/524 Partitions, Violations =        1017
Routed  188/524 Partitions, Violations =        1007
Routed  190/524 Partitions, Violations =        990
Routed  192/524 Partitions, Violations =        980
Routed  194/524 Partitions, Violations =        969
Routed  196/524 Partitions, Violations =        959
Routed  198/524 Partitions, Violations =        945
Routed  200/524 Partitions, Violations =        935
Routed  202/524 Partitions, Violations =        921
Routed  204/524 Partitions, Violations =        911
Routed  206/524 Partitions, Violations =        902
Routed  208/524 Partitions, Violations =        888
Routed  210/524 Partitions, Violations =        876
Routed  212/524 Partitions, Violations =        868
Routed  214/524 Partitions, Violations =        860
Routed  216/524 Partitions, Violations =        850
Routed  218/524 Partitions, Violations =        840
Routed  220/524 Partitions, Violations =        832
Routed  222/524 Partitions, Violations =        824
Routed  224/524 Partitions, Violations =        816
Routed  226/524 Partitions, Violations =        805
Routed  228/524 Partitions, Violations =        797
Routed  230/524 Partitions, Violations =        789
Routed  232/524 Partitions, Violations =        780
Routed  234/524 Partitions, Violations =        768
Routed  236/524 Partitions, Violations =        760
Routed  238/524 Partitions, Violations =        748
Routed  240/524 Partitions, Violations =        732
Routed  242/524 Partitions, Violations =        724
Routed  244/524 Partitions, Violations =        717
Routed  246/524 Partitions, Violations =        711
Routed  248/524 Partitions, Violations =        705
Routed  250/524 Partitions, Violations =        701
Routed  252/524 Partitions, Violations =        691
Routed  254/524 Partitions, Violations =        685
Routed  256/524 Partitions, Violations =        679
Routed  258/524 Partitions, Violations =        668
Routed  260/524 Partitions, Violations =        660
Routed  262/524 Partitions, Violations =        654
Routed  264/524 Partitions, Violations =        649
Routed  266/524 Partitions, Violations =        644
Routed  268/524 Partitions, Violations =        636
Routed  270/524 Partitions, Violations =        630
Routed  272/524 Partitions, Violations =        624
Routed  274/524 Partitions, Violations =        615
Routed  276/524 Partitions, Violations =        609
Routed  278/524 Partitions, Violations =        603
Routed  280/524 Partitions, Violations =        593
Routed  282/524 Partitions, Violations =        586
Routed  284/524 Partitions, Violations =        581
Routed  286/524 Partitions, Violations =        575
Routed  288/524 Partitions, Violations =        567
Routed  290/524 Partitions, Violations =        561
Routed  292/524 Partitions, Violations =        548
Routed  294/524 Partitions, Violations =        540
Routed  296/524 Partitions, Violations =        530
Routed  298/524 Partitions, Violations =        524
Routed  300/524 Partitions, Violations =        516
Routed  302/524 Partitions, Violations =        510
Routed  304/524 Partitions, Violations =        502
Routed  306/524 Partitions, Violations =        496
Routed  308/524 Partitions, Violations =        489
Routed  310/524 Partitions, Violations =        483
Routed  312/524 Partitions, Violations =        477
Routed  314/524 Partitions, Violations =        471
Routed  316/524 Partitions, Violations =        465
Routed  318/524 Partitions, Violations =        457
Routed  320/524 Partitions, Violations =        451
Routed  322/524 Partitions, Violations =        444
Routed  324/524 Partitions, Violations =        438
Routed  326/524 Partitions, Violations =        433
Routed  328/524 Partitions, Violations =        427
Routed  330/524 Partitions, Violations =        419
Routed  332/524 Partitions, Violations =        413
Routed  334/524 Partitions, Violations =        407
Routed  336/524 Partitions, Violations =        401
Routed  338/524 Partitions, Violations =        394
Routed  340/524 Partitions, Violations =        385
Routed  342/524 Partitions, Violations =        376
Routed  344/524 Partitions, Violations =        370
Routed  346/524 Partitions, Violations =        362
Routed  348/524 Partitions, Violations =        355
Routed  350/524 Partitions, Violations =        350
Routed  352/524 Partitions, Violations =        345
Routed  354/524 Partitions, Violations =        337
Routed  356/524 Partitions, Violations =        333
Routed  358/524 Partitions, Violations =        328
Routed  360/524 Partitions, Violations =        324
Routed  362/524 Partitions, Violations =        318
Routed  364/524 Partitions, Violations =        314
Routed  366/524 Partitions, Violations =        308
Routed  368/524 Partitions, Violations =        302
Routed  370/524 Partitions, Violations =        298
Routed  372/524 Partitions, Violations =        294
Routed  374/524 Partitions, Violations =        290
Routed  376/524 Partitions, Violations =        285
Routed  378/524 Partitions, Violations =        281
Routed  380/524 Partitions, Violations =        277
Routed  382/524 Partitions, Violations =        271
Routed  384/524 Partitions, Violations =        267
Routed  386/524 Partitions, Violations =        262
Routed  388/524 Partitions, Violations =        258
Routed  390/524 Partitions, Violations =        254
Routed  392/524 Partitions, Violations =        250
Routed  394/524 Partitions, Violations =        242
Routed  396/524 Partitions, Violations =        237
Routed  398/524 Partitions, Violations =        233
Routed  400/524 Partitions, Violations =        226
Routed  402/524 Partitions, Violations =        222
Routed  404/524 Partitions, Violations =        218
Routed  406/524 Partitions, Violations =        213
Routed  408/524 Partitions, Violations =        208
Routed  410/524 Partitions, Violations =        205
Routed  412/524 Partitions, Violations =        201
Routed  414/524 Partitions, Violations =        197
Routed  416/524 Partitions, Violations =        193
Routed  418/524 Partitions, Violations =        186
Routed  420/524 Partitions, Violations =        182
Routed  422/524 Partitions, Violations =        175
Routed  424/524 Partitions, Violations =        171
Routed  426/524 Partitions, Violations =        167
Routed  428/524 Partitions, Violations =        161
Routed  430/524 Partitions, Violations =        156
Routed  432/524 Partitions, Violations =        152
Routed  434/524 Partitions, Violations =        148
Routed  436/524 Partitions, Violations =        144
Routed  438/524 Partitions, Violations =        140
Routed  440/524 Partitions, Violations =        136
Routed  442/524 Partitions, Violations =        132
Routed  444/524 Partitions, Violations =        124
Routed  446/524 Partitions, Violations =        120
Routed  448/524 Partitions, Violations =        117
Routed  450/524 Partitions, Violations =        115
Routed  452/524 Partitions, Violations =        112
Routed  454/524 Partitions, Violations =        110
Routed  456/524 Partitions, Violations =        108
Routed  458/524 Partitions, Violations =        106
Routed  460/524 Partitions, Violations =        104
Routed  462/524 Partitions, Violations =        101
Routed  464/524 Partitions, Violations =        99
Routed  466/524 Partitions, Violations =        97
Routed  468/524 Partitions, Violations =        95
Routed  470/524 Partitions, Violations =        93
Routed  472/524 Partitions, Violations =        91
Routed  474/524 Partitions, Violations =        89
Routed  476/524 Partitions, Violations =        89
Routed  478/524 Partitions, Violations =        86
Routed  480/524 Partitions, Violations =        82
Routed  482/524 Partitions, Violations =        80
Routed  484/524 Partitions, Violations =        77
Routed  486/524 Partitions, Violations =        75
Routed  488/524 Partitions, Violations =        73
Routed  490/524 Partitions, Violations =        71
Routed  492/524 Partitions, Violations =        68
Routed  494/524 Partitions, Violations =        66
Routed  496/524 Partitions, Violations =        64
Routed  498/524 Partitions, Violations =        62
Routed  500/524 Partitions, Violations =        60
Routed  502/524 Partitions, Violations =        58
Routed  504/524 Partitions, Violations =        56
Routed  506/524 Partitions, Violations =        54
Routed  508/524 Partitions, Violations =        52
Routed  510/524 Partitions, Violations =        50
Routed  512/524 Partitions, Violations =        48
Routed  514/524 Partitions, Violations =        46
Routed  516/524 Partitions, Violations =        45
Routed  518/524 Partitions, Violations =        43
Routed  520/524 Partitions, Violations =        41
Routed  522/524 Partitions, Violations =        39
Routed  524/524 Partitions, Violations =        36

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36
        Diff net spacing : 1
        Less than minimum area : 11
        Internal-only types : 24

[Iter 1] Elapsed real time: 0:01:20 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:13 total=0:01:14
[Iter 1] Stage (MB): Used   18  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  103  Alloctr  104  Proc 2257 

End DR iteration 1 with 524 parts

Start DR iteration 2: non-uniform partition
Routed  1/28 Partitions, Violations =   33
Routed  2/28 Partitions, Violations =   31
Routed  3/28 Partitions, Violations =   29
Routed  4/28 Partitions, Violations =   27
Routed  5/28 Partitions, Violations =   25
Routed  6/28 Partitions, Violations =   23
Routed  7/28 Partitions, Violations =   22
Routed  8/28 Partitions, Violations =   21
Routed  9/28 Partitions, Violations =   20
Routed  10/28 Partitions, Violations =  19
Routed  11/28 Partitions, Violations =  18
Routed  12/28 Partitions, Violations =  16
Routed  13/28 Partitions, Violations =  15
Routed  14/28 Partitions, Violations =  14
Routed  15/28 Partitions, Violations =  13
Routed  16/28 Partitions, Violations =  12
Routed  17/28 Partitions, Violations =  11
Routed  18/28 Partitions, Violations =  10
Routed  19/28 Partitions, Violations =  9
Routed  20/28 Partitions, Violations =  8
Routed  21/28 Partitions, Violations =  7
Routed  22/28 Partitions, Violations =  6
Routed  23/28 Partitions, Violations =  5
Routed  24/28 Partitions, Violations =  4
Routed  25/28 Partitions, Violations =  3
Routed  26/28 Partitions, Violations =  2
Routed  27/28 Partitions, Violations =  1
Routed  28/28 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:01:21 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:14 total=0:01:14
[Iter 2] Stage (MB): Used   18  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  103  Alloctr  104  Proc 2257 

End DR iteration 2 with 28 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:21 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:14 total=0:01:14
[DR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR] Total (MB): Used   89  Alloctr   90  Proc 2257 
[DR: Done] Elapsed real time: 0:01:21 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:14 total=0:01:14
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2257 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1610912 micron
Total Number of Contacts =             289260
Total Number of Wires =                289962
Total Number of PtConns =              23154
Total Number of Routed Wires =       289962
Total Routed Wire Length =           1605369 micron
Total Number of Routed Contacts =       289260
        Layer          M1 :      34108 micron
        Layer          M2 :     523291 micron
        Layer          M3 :     460805 micron
        Layer          M4 :     220861 micron
        Layer          M5 :     198452 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22536
        Via        VIA23C :     124409
        Via   VIA23C(rot) :          3
        Via        VIA12B :        451
        Via   VIA12B(rot) :      18022
        Via        VIA12C :        152
        Via   VIA12C(rot) :     107277

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125902  vias)
        Un-optimized = 100.00% (125902  vias)
    Layer VIA2       =  0.00% (0      / 124412  vias)
        Un-optimized = 100.00% (124412  vias)
    Layer VIA3       =  0.00% (0      / 23711   vias)
        Un-optimized = 100.00% (23711   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125902  vias)
    Layer VIA2       =  0.00% (0      / 124412  vias)
    Layer VIA3       =  0.00% (0      / 23711   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125902  vias)
        Un-optimized = 100.00% (125902  vias)
    Layer VIA2       =  0.00% (0      / 124412  vias)
        Un-optimized = 100.00% (124412  vias)
    Layer VIA3       =  0.00% (0      / 23711   vias)
        Un-optimized = 100.00% (23711   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 

Total number of nets = 34112
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Mon Mar 13 13:56:30 2017
1
icc_shell> 
icc_shell> 
icc_shell> route_opt -skip_initial_route -effort medium
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Mon Mar 13 13:56:30 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar 13 13:57:58 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          1.94
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.07
  No. of Violating Paths:       12.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3196
  Leaf Cell Count:              32466
  Buf/Inv Cell Count:            2325
  Buf Cell Count:                 394
  Inv Cell Count:                1931
  CT Buf/Inv Cell Count:          233
  Combinational Cell Count:     25279
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250557.234908
  Noncombinational Area:
                        171714.355337
  Buf/Inv Area:          17072.640242
  Total Buffer Area:          6157.21
  Total Inverter Area:       10915.43
  Macro/Black Box Area:      0.000000
  Net Area:              88167.477093
  Net XLength        :      785901.69
  Net YLength        :      826999.75
  -----------------------------------
  Cell Area:            422271.590245
  Design Area:          510439.067338
  Net Length        :      1612901.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         34348
  Nets With Violations:            36
  Max Trans Violations:            14
  Max Cap Violations:              33
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              150.03
  -----------------------------------------
  Overall Compile Time:              367.56
  Overall Compile Wall Clock Time:   379.62

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.07  Number of Violating Paths: 12


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0152 TNS: 0.0662  Number of Violating Path: 12
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 36
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Mon Mar 13 13:57:59 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0152  TNS: 0.0662  Number of Violating Paths: 12

  Nets with DRC Violations: 36
  Total moveable cell area: 418740.0
  Total fixed cell area: 3531.6
  Total physical cell area: 422271.6
  Core area: (5000 5000 838920 837320)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  422271.6      0.02       0.1     379.3                          
    0:00:08  422272.5      0.01       0.0     379.3                          
    0:00:08  422272.5      0.01       0.0     379.3                          
    0:00:08  422272.5      0.01       0.0     379.3                          
    0:00:08  422272.5      0.01       0.0     379.3                          
    0:00:08  422279.9      0.01       0.0     379.3                          
    0:00:08  422279.9      0.01       0.0     379.3                          
    0:00:09  422289.1      0.00       0.0     379.3                          
    0:00:09  422289.1      0.00       0.0     379.3                          
    0:00:09  422289.1      0.00       0.0     379.3                          
    0:00:09  422289.1      0.00       0.0     379.3                          
    0:00:09  422292.8      0.00       0.0     379.3                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  422307.5      0.00       0.0     347.9 fpu_mul/fpu_mul_frac_dp/n2536
    0:00:10  422307.5      0.00       0.0     327.7 bw_r_rf16x160/n1755      
    0:00:10  422307.5      0.00       0.0     313.5 bw_r_rf16x160/n3652      
    0:00:10  422307.5      0.00       0.0     301.2 bw_r_rf16x160/n3637      
    0:00:10  422307.5      0.00       0.0     278.0 bw_r_rf16x160/n1799      
    0:00:10  422307.5      0.00       0.0     266.1 bw_r_rf16x160/n3605      
    0:00:10  422307.5      0.00       0.0     242.4 bw_r_rf16x160/n3640      
    0:00:11  422307.5      0.00       0.0     242.4 bw_r_rf16x160/n1332      
    0:00:11  422307.5      0.00       0.0     218.3 bw_r_rf16x160/n3619      
    0:00:11  422307.5      0.00       0.0     195.0 bw_r_rf16x160/n1724      
    0:00:11  422307.5      0.00       0.0     195.0 bw_r_rf16x160/n833       
    0:00:11  422307.5      0.00       0.0     179.6 bw_r_rf16x160/n3642      
    0:00:11  422307.5      0.00       0.0     166.1 bw_r_rf16x160/n1836      

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  422307.5      0.00       0.0     130.0 bw_r_rf16x160/n3552      
    0:00:11  422307.5      0.00       0.0     115.3 bw_r_rf16x160/n13        
    0:00:12  422311.2      0.00       0.0     102.2 fpu_mul/i_m4stg_frac/ary1_a0/n301
    0:00:12  422311.2      0.00       0.0      90.0 bw_r_rf16x160/n491       
    0:00:12  422311.2      0.00       0.0      79.6 bw_r_rf16x160/n3650      
    0:00:12  422311.2      0.00       0.0      72.2 bw_r_rf16x160/n1726      
    0:00:12  422311.2      0.00       0.0      66.1 bw_r_rf16x160/n3553      
    0:00:12  422311.2      0.00       0.0      60.0 bw_r_rf16x160/n3554      
    0:00:12  422311.2      0.00       0.0      54.0 bw_r_rf16x160/n3647      
    0:00:12  422311.2      0.00       0.0      48.2 bw_r_rf16x160/n1840      
    0:00:12  422314.9      0.00       0.0      43.6 fpu_mul/i_m4stg_frac/ary1_a0/n263
    0:00:13  422319.5      0.00       0.0      39.2 fpu_add/fpu_add_frac_dp/n1166
    0:00:13  422319.5      0.00       0.0      35.6 bw_r_rf16x160/n3545      
    0:00:13  422320.4      0.00       0.0      32.2 fpu_mul/i_m4stg_frac/n6  
    0:00:14  422320.4      0.00       0.0      29.0 bw_r_rf16x160/n1838      
    0:00:14  422320.4      0.00       0.0      27.5 bw_r_rf16x160/n7         
    0:00:14  422320.4      0.00       0.0      26.3 bw_r_rf16x160/n3582      
    0:00:14  422325.0      0.00       0.0      25.6 fpu_add/fpu_add_frac_dp/n1575
    0:00:14  422325.0      0.00       0.0      25.0 fpu_div/fpu_div_frac_dp/n384
    0:00:14  422326.0      0.00       0.0      24.3 fpu_add/fpu_add_frac_dp/n2224

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:58:14 2017
****************************************
Std cell utilization: 60.85%  (458253/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.65%  (454421/(753134-3834))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        458253   sites, (non-fixed:454421 fixed:3832)
                      32467    cells, (non-fixed:32225  fixed:242)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3834     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       70 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:58:14 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 8 (out of 32225) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:58:14 2017
****************************************

avg cell displacement:    0.580 um ( 0.20 row height)
max cell displacement:    0.693 um ( 0.24 row height)
std deviation:            0.176 um ( 0.06 row height)
number of cell moved:         2 cells (out of 32225 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Legalizing 9 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:58:14 2017
****************************************

avg cell displacement:    2.911 um ( 1.01 row height)
max cell displacement:    4.160 um ( 1.44 row height)
std deviation:            0.734 um ( 0.25 row height)
number of cell moved:         4 cells (out of 32225 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(843920,842320). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(843920,842320). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Split 1 nets of total 1 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Mon Mar 13 13:58:29 2017
ROPT:    Running Stage 1 Eco Route             Mon Mar 13 13:58:29 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:06 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: Extraction] Stage (MB): Used   70  Alloctr   69  Proc    0 
[ECO: Extraction] Total (MB): Used   78  Alloctr   79  Proc 2257 
Num of eco nets = 34113
Num of open eco nets = 58
[ECO: Init] Elapsed real time: 0:00:06 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: Init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[ECO: Init] Total (MB): Used   81  Alloctr   82  Proc 2257 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   85  Alloctr   86  Proc 2257 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,843.92,842.32)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   98  Alloctr   99  Proc 2257 
Net statistics:
Total number of nets     = 34113
Number of nets to route  = 58
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 243
Number of nets with min-layer-mode soft-cost-medium = 243
Number of nets with max-layer-mode hard = 240
58 nets are partially connected,
 of which 58 are detail routed and 0 are global routed.
34017 nets are fully connected,
 of which 34017 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used  110  Alloctr  111  Proc 2257 
Average gCell capacity  2.13     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  4.49     on layer (3)    M3
Average gCell capacity  4.48     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.74     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.50  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 770004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  111  Alloctr  112  Proc 2257 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used  112  Alloctr  113  Proc 2257 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  112  Alloctr  113  Proc 2257 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  112  Alloctr  113  Proc 2257 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1301 Max = 4 GRCs =  1340 (0.78%)
Initial. H routing: Overflow =  1216 Max = 3 (GRCs =  3) GRCs =  1288 (1.51%)
Initial. V routing: Overflow =    85 Max = 4 (GRCs =  5) GRCs =    52 (0.06%)
Initial. M1         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.02%)
Initial. M2         Overflow =    75 Max = 4 (GRCs =  5) GRCs =    39 (0.05%)
Initial. M3         Overflow =  1167 Max = 3 (GRCs =  3) GRCs =  1233 (1.44%)
Initial. M4         Overflow =     9 Max = 1 (GRCs =  6) GRCs =    13 (0.02%)
Initial. M5         Overflow =    30 Max = 1 (GRCs = 24) GRCs =    36 (0.04%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       91.7 5.25 1.45 0.57 0.02 0.25 0.09 0.02 0.01 0.00 0.60 0.00 0.00 0.02
M2       7.78 15.6 23.1 24.2 17.3 8.45 2.73 0.58 0.08 0.00 0.02 0.02 0.02 0.01
M3       5.56 7.24 11.7 13.6 0.07 15.9 13.2 12.6 9.11 0.00 9.65 0.00 1.10 0.05
M4       34.4 17.5 19.4 11.8 0.00 8.65 4.63 1.93 1.12 0.00 0.34 0.00 0.01 0.00
M5       31.1 0.00 0.00 11.5 0.00 40.4 7.52 0.00 0.00 0.00 9.37 0.00 0.00 0.03
M6       69.9 0.00 0.00 8.32 0.00 18.1 2.58 0.00 0.00 0.00 1.05 0.00 0.00 0.00
M7       69.9 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 24.3 0.00 0.00 0.00
M8       94.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 5.98 0.00 0.00 0.00
M9       96.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 3.18 0.00 0.00 0.00
Total    52.4 5.49 6.71 8.43 2.09 11.7 3.70 1.82 1.24 0.00 6.20 0.00 0.13 0.01


Initial. Total Wire Length = 51.81
Initial. Layer M1 wire length = 1.49
Initial. Layer M2 wire length = 26.88
Initial. Layer M3 wire length = 23.45
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 35
Initial. Via VIA12C count = 17
Initial. Via VIA23C count = 18
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  112  Alloctr  113  Proc 2257 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1298 Max = 4 GRCs =  1338 (0.78%)
phase1. H routing: Overflow =  1213 Max = 3 (GRCs =  3) GRCs =  1286 (1.50%)
phase1. V routing: Overflow =    85 Max = 4 (GRCs =  5) GRCs =    52 (0.06%)
phase1. M1         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.02%)
phase1. M2         Overflow =    75 Max = 4 (GRCs =  5) GRCs =    39 (0.05%)
phase1. M3         Overflow =  1164 Max = 3 (GRCs =  3) GRCs =  1231 (1.44%)
phase1. M4         Overflow =     9 Max = 1 (GRCs =  6) GRCs =    13 (0.02%)
phase1. M5         Overflow =    30 Max = 1 (GRCs = 24) GRCs =    36 (0.04%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       91.7 5.25 1.45 0.57 0.02 0.25 0.09 0.02 0.01 0.00 0.60 0.00 0.00 0.02
M2       7.78 15.6 23.1 24.2 17.3 8.43 2.72 0.58 0.08 0.00 0.02 0.02 0.02 0.01
M3       5.56 7.25 11.7 13.6 0.07 15.9 13.2 12.6 9.10 0.00 9.63 0.00 1.10 0.05
M4       34.4 17.5 19.4 11.8 0.00 8.65 4.63 1.93 1.12 0.00 0.34 0.00 0.01 0.00
M5       31.1 0.00 0.00 11.5 0.00 40.4 7.52 0.00 0.00 0.00 9.37 0.00 0.00 0.03
M6       69.9 0.00 0.00 8.32 0.00 18.1 2.58 0.00 0.00 0.00 1.05 0.00 0.00 0.00
M7       69.9 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 24.3 0.00 0.00 0.00
M8       94.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 5.98 0.00 0.00 0.00
M9       96.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 3.18 0.00 0.00 0.00
Total    52.4 5.49 6.72 8.44 2.09 11.7 3.70 1.82 1.24 0.00 6.20 0.00 0.13 0.01


phase1. Total Wire Length = 55.19
phase1. Layer M1 wire length = 1.49
phase1. Layer M2 wire length = 30.25
phase1. Layer M3 wire length = 23.45
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 34
phase1. Via VIA12C count = 17
phase1. Via VIA23C count = 17
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  112  Alloctr  113  Proc 2257 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1297 Max = 4 GRCs =  1337 (0.78%)
phase2. H routing: Overflow =  1212 Max = 3 (GRCs =  3) GRCs =  1285 (1.50%)
phase2. V routing: Overflow =    85 Max = 4 (GRCs =  5) GRCs =    52 (0.06%)
phase2. M1         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.02%)
phase2. M2         Overflow =    75 Max = 4 (GRCs =  5) GRCs =    39 (0.05%)
phase2. M3         Overflow =  1163 Max = 3 (GRCs =  3) GRCs =  1230 (1.44%)
phase2. M4         Overflow =     9 Max = 1 (GRCs =  6) GRCs =    13 (0.02%)
phase2. M5         Overflow =    30 Max = 1 (GRCs = 24) GRCs =    36 (0.04%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       91.7 5.25 1.45 0.57 0.02 0.25 0.09 0.02 0.01 0.00 0.60 0.00 0.00 0.02
M2       7.78 15.6 23.1 24.2 17.3 8.42 2.72 0.58 0.08 0.00 0.02 0.02 0.02 0.01
M3       5.56 7.25 11.7 13.6 0.07 15.9 13.2 12.6 9.10 0.00 9.63 0.00 1.09 0.05
M4       34.4 17.5 19.4 11.8 0.00 8.65 4.63 1.93 1.12 0.00 0.34 0.00 0.01 0.00
M5       31.1 0.00 0.00 11.5 0.00 40.4 7.52 0.00 0.00 0.00 9.37 0.00 0.00 0.03
M6       69.9 0.00 0.00 8.32 0.00 18.1 2.58 0.00 0.00 0.00 1.05 0.00 0.00 0.00
M7       69.9 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 24.3 0.00 0.00 0.00
M8       94.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 5.98 0.00 0.00 0.00
M9       96.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 3.18 0.00 0.00 0.00
Total    52.4 5.49 6.72 8.43 2.09 11.7 3.70 1.82 1.24 0.00 6.20 0.00 0.13 0.01


phase2. Total Wire Length = 61.84
phase2. Layer M1 wire length = 1.49
phase2. Layer M2 wire length = 36.91
phase2. Layer M3 wire length = 23.45
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 34
phase2. Via VIA12C count = 17
phase2. Via VIA23C count = 17
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  112  Alloctr  113  Proc 2257 

Congestion utilization per direction:
Average vertical track utilization   = 24.91 %
Peak    vertical track utilization   = 106.67 %
Average horizontal track utilization = 35.62 %
Peak    horizontal track utilization = 128.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  109  Proc 2257 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[GR: Done] Stage (MB): Used   22  Alloctr   22  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  109  Proc 2257 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used   91  Alloctr   92  Proc 2257 
[ECO: GR] Elapsed real time: 0:00:12 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: GR] Stage (MB): Used   82  Alloctr   82  Proc    0 
[ECO: GR] Total (MB): Used   91  Alloctr   92  Proc 2257 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   90  Alloctr   91  Proc 2257 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 104 of 214


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   91  Alloctr   92  Proc 2257 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   91  Alloctr   92  Proc 2257 

Number of wires with overlap after iteration 1 = 61 of 160


Wire length and via report:
---------------------------
Number of M1 wires: 47           POLYCON: 0
Number of M2 wires: 63           VIA12C: 89
Number of M3 wires: 44           VIA23C: 67
Number of M4 wires: 5            VIA34C: 10
Number of M5 wires: 1            VIA45C: 2
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 160               vias: 168

Total M1 wire length: 19.7
Total M2 wire length: 63.5
Total M3 wire length: 54.2
Total M4 wire length: 14.1
Total M5 wire length: 1.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 153.1

Longest M1 wire length: 2.3
Longest M2 wire length: 9.3
Longest M3 wire length: 4.5
Longest M4 wire length: 6.7
Longest M5 wire length: 1.6
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   87  Alloctr   88  Proc 2257 
[ECO: CDR] Elapsed real time: 0:00:15 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[ECO: CDR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[ECO: CDR] Total (MB): Used   87  Alloctr   88  Proc 2257 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/64 Partitions, Violations =   6
Checked 2/64 Partitions, Violations =   40
Checked 4/64 Partitions, Violations =   43
Checked 6/64 Partitions, Violations =   66
Checked 8/64 Partitions, Violations =   69
Checked 10/64 Partitions, Violations =  95
Checked 12/64 Partitions, Violations =  120
Checked 14/64 Partitions, Violations =  126
Checked 16/64 Partitions, Violations =  133
Checked 18/64 Partitions, Violations =  146
Checked 20/64 Partitions, Violations =  155
Checked 22/64 Partitions, Violations =  189
Checked 24/64 Partitions, Violations =  192
Checked 26/64 Partitions, Violations =  219
Checked 28/64 Partitions, Violations =  252
Checked 30/64 Partitions, Violations =  267
Checked 32/64 Partitions, Violations =  267
Checked 34/64 Partitions, Violations =  293
Checked 36/64 Partitions, Violations =  310
Checked 38/64 Partitions, Violations =  329
Checked 40/64 Partitions, Violations =  344
Checked 42/64 Partitions, Violations =  344
Checked 44/64 Partitions, Violations =  346
Checked 46/64 Partitions, Violations =  353
Checked 48/64 Partitions, Violations =  419
Checked 50/64 Partitions, Violations =  421
Checked 52/64 Partitions, Violations =  449
Checked 54/64 Partitions, Violations =  466
Checked 56/64 Partitions, Violations =  467
Checked 58/64 Partitions, Violations =  467
Checked 60/64 Partitions, Violations =  467
Checked 62/64 Partitions, Violations =  467
Checked 64/64 Partitions, Violations =  467

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      467

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  101  Alloctr  102  Proc 2257 

Total Wire Length =                    1611010 micron
Total Number of Contacts =             289319
Total Number of Wires =                289945
Total Number of PtConns =              23314
Total Number of Routed Wires =       289945
Total Routed Wire Length =           1605428 micron
Total Number of Routed Contacts =       289319
        Layer          M1 :      34153 micron
        Layer          M2 :     523317 micron
        Layer          M3 :     460818 micron
        Layer          M4 :     220874 micron
        Layer          M5 :     198453 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11464
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22542
        Via        VIA23C :     124443
        Via   VIA23C(rot) :          3
        Via        VIA12B :        451
        Via   VIA12B(rot) :      18021
        Via        VIA12C :        152
        Via   VIA12C(rot) :     107295

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289319 vias)
 
    Layer VIA1       =  0.00% (0      / 125919  vias)
        Un-optimized = 100.00% (125919  vias)
    Layer VIA2       =  0.00% (0      / 124446  vias)
        Un-optimized = 100.00% (124446  vias)
    Layer VIA3       =  0.00% (0      / 23717   vias)
        Un-optimized = 100.00% (23717   vias)
    Layer VIA4       =  0.00% (0      / 11464   vias)
        Un-optimized = 100.00% (11464   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289319 vias)
 
    Layer VIA1       =  0.00% (0      / 125919  vias)
    Layer VIA2       =  0.00% (0      / 124446  vias)
    Layer VIA3       =  0.00% (0      / 23717   vias)
    Layer VIA4       =  0.00% (0      / 11464   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289319 vias)
 
    Layer VIA1       =  0.00% (0      / 125919  vias)
        Un-optimized = 100.00% (125919  vias)
    Layer VIA2       =  0.00% (0      / 124446  vias)
        Un-optimized = 100.00% (124446  vias)
    Layer VIA3       =  0.00% (0      / 23717   vias)
        Un-optimized = 100.00% (23717   vias)
    Layer VIA4       =  0.00% (0      / 11464   vias)
        Un-optimized = 100.00% (11464   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
Total number of nets = 34113, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/94 Partitions, Violations =   429
Routed  2/94 Partitions, Violations =   410
Routed  3/94 Partitions, Violations =   395
Routed  4/94 Partitions, Violations =   378
Routed  5/94 Partitions, Violations =   366
Routed  6/94 Partitions, Violations =   350
Routed  7/94 Partitions, Violations =   337
Routed  8/94 Partitions, Violations =   325
Routed  9/94 Partitions, Violations =   317
Routed  10/94 Partitions, Violations =  308
Routed  11/94 Partitions, Violations =  298
Routed  12/94 Partitions, Violations =  280
Routed  13/94 Partitions, Violations =  274
Routed  14/94 Partitions, Violations =  269
Routed  15/94 Partitions, Violations =  256
Routed  16/94 Partitions, Violations =  248
Routed  17/94 Partitions, Violations =  240
Routed  18/94 Partitions, Violations =  236
Routed  19/94 Partitions, Violations =  230
Routed  20/94 Partitions, Violations =  223
Routed  21/94 Partitions, Violations =  213
Routed  22/94 Partitions, Violations =  210
Routed  23/94 Partitions, Violations =  207
Routed  24/94 Partitions, Violations =  204
Routed  25/94 Partitions, Violations =  201
Routed  26/94 Partitions, Violations =  198
Routed  27/94 Partitions, Violations =  195
Routed  28/94 Partitions, Violations =  192
Routed  29/94 Partitions, Violations =  189
Routed  30/94 Partitions, Violations =  186
Routed  31/94 Partitions, Violations =  183
Routed  32/94 Partitions, Violations =  180
Routed  33/94 Partitions, Violations =  175
Routed  34/94 Partitions, Violations =  172
Routed  35/94 Partitions, Violations =  169
Routed  36/94 Partitions, Violations =  166
Routed  37/94 Partitions, Violations =  163
Routed  38/94 Partitions, Violations =  158
Routed  39/94 Partitions, Violations =  155
Routed  40/94 Partitions, Violations =  152
Routed  41/94 Partitions, Violations =  149
Routed  42/94 Partitions, Violations =  146
Routed  43/94 Partitions, Violations =  143
Routed  44/94 Partitions, Violations =  140
Routed  45/94 Partitions, Violations =  137
Routed  46/94 Partitions, Violations =  128
Routed  47/94 Partitions, Violations =  125
Routed  48/94 Partitions, Violations =  122
Routed  49/94 Partitions, Violations =  119
Routed  50/94 Partitions, Violations =  116
Routed  51/94 Partitions, Violations =  113
Routed  52/94 Partitions, Violations =  110
Routed  53/94 Partitions, Violations =  107
Routed  54/94 Partitions, Violations =  104
Routed  55/94 Partitions, Violations =  101
Routed  56/94 Partitions, Violations =  98
Routed  57/94 Partitions, Violations =  95
Routed  58/94 Partitions, Violations =  92
Routed  59/94 Partitions, Violations =  89
Routed  60/94 Partitions, Violations =  86
Routed  61/94 Partitions, Violations =  83
Routed  62/94 Partitions, Violations =  80
Routed  63/94 Partitions, Violations =  77
Routed  64/94 Partitions, Violations =  74
Routed  65/94 Partitions, Violations =  71
Routed  66/94 Partitions, Violations =  68
Routed  67/94 Partitions, Violations =  65
Routed  68/94 Partitions, Violations =  62
Routed  69/94 Partitions, Violations =  60
Routed  70/94 Partitions, Violations =  57
Routed  71/94 Partitions, Violations =  53
Routed  72/94 Partitions, Violations =  50
Routed  73/94 Partitions, Violations =  48
Routed  74/94 Partitions, Violations =  46
Routed  75/94 Partitions, Violations =  42
Routed  76/94 Partitions, Violations =  40
Routed  77/94 Partitions, Violations =  38
Routed  78/94 Partitions, Violations =  34
Routed  79/94 Partitions, Violations =  27
Routed  80/94 Partitions, Violations =  20
Routed  81/94 Partitions, Violations =  14
Routed  82/94 Partitions, Violations =  13
Routed  83/94 Partitions, Violations =  12
Routed  84/94 Partitions, Violations =  11
Routed  85/94 Partitions, Violations =  10
Routed  86/94 Partitions, Violations =  9
Routed  87/94 Partitions, Violations =  8
Routed  88/94 Partitions, Violations =  7
Routed  89/94 Partitions, Violations =  6
Routed  90/94 Partitions, Violations =  5
Routed  91/94 Partitions, Violations =  4
Routed  92/94 Partitions, Violations =  3
Routed  93/94 Partitions, Violations =  2
Routed  94/94 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used  101  Alloctr  102  Proc 2257 

End DR iteration 0 with 94 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used  101  Alloctr  102  Proc 2257 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1611016 micron
Total Number of Contacts =             289260
Total Number of Wires =                289991
Total Number of PtConns =              23279
Total Number of Routed Wires =       289991
Total Routed Wire Length =           1605434 micron
Total Number of Routed Contacts =       289260
        Layer          M1 :      34125 micron
        Layer          M2 :     523338 micron
        Layer          M3 :     460856 micron
        Layer          M4 :     220860 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124418
        Via   VIA23C(rot) :          3
        Via        VIA12B :        451
        Via   VIA12B(rot) :      18031
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107255

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:16 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   94  Alloctr   95  Proc 2257 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   94  Alloctr   95  Proc 2257 
[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   88  Alloctr   89  Proc 2257 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   88  Alloctr   89  Proc 2257 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = fpu_mul/i_m4stg_frac/n59
Net 2 = fpu_div/fpu_div_frac_dp/n2129
Net 3 = fpu_mul/i_m4stg_frac/n6
Net 4 = fpu_add/n1548
Net 5 = bw_r_rf16x160/n7
Net 6 = bw_r_rf16x160/n13
Net 7 = bw_r_rf16x160/n21
Net 8 = fpu_add/n1514
Net 9 = fpu_add/n1533
Net 10 = fpu_add/n1485
Net 11 = n1496
Net 12 = VDD
Net 13 = VSS
Net 14 = fpu_mul/i_m4stg_frac/ary1_a1/n1555
Net 15 = fpu_mul/i_m4stg_frac/ary1_a1/n863
Net 16 = fpu_mul/i_m4stg_frac/ary1_a1/n670
Net 17 = fpu_mul/i_m4stg_frac/ary1_a1/intadd_117/B[1]
Net 18 = fpu_mul/i_m4stg_frac/ary1_a1/intadd_109/B[0]
Net 19 = fpu_mul/i_m4stg_frac/ary1_a0/n1207
Net 20 = fpu_mul/i_m4stg_frac/ary1_a0/n825
Net 21 = fpu_mul/i_m4stg_frac/ary1_a0/n766
Net 22 = fpu_mul/i_m4stg_frac/ary1_a0/n619
Net 23 = fpu_mul/i_m4stg_frac/ary1_a0/n557
Net 24 = fpu_mul/i_m4stg_frac/ary1_a0/n447
Net 25 = fpu_mul/i_m4stg_frac/ary1_a0/n300
Net 26 = fpu_mul/i_m4stg_frac/ary1_a0/n301
Net 27 = fpu_mul/i_m4stg_frac/ary1_a0/n263
Net 28 = fpu_mul/i_m4stg_frac/ary1_a0/n198
Net 29 = fpu_mul/i_m4stg_frac/ary1_a0/n50
Net 30 = fpu_mul/i_m4stg_frac/ary1_a0/intadd_49/B[0]
Net 31 = fpu_div/fpu_div_frac_dp/n2104
Net 32 = fpu_div/fpu_div_frac_dp/n1537
Net 33 = fpu_div/fpu_div_frac_dp/n581
Net 34 = fpu_div/fpu_div_frac_dp/n468
Net 35 = fpu_div/fpu_div_frac_dp/n384
Net 36 = fpu_div/fpu_div_frac_dp/n45
Net 37 = fpu_div/fpu_div_frac_dp/n1407
Net 38 = fpu_div/fpu_div_frac_dp/n1424
Net 39 = fpu_div/fpu_div_frac_dp/n1432
Net 40 = fpu_div/fpu_div_frac_dp/n1363
Net 41 = fpu_div/fpu_div_frac_dp/n1304
Net 42 = fpu_div/fpu_div_frac_dp/div_shl_save[28]
Net 43 = fpu_mul/i_m4stg_frac/n1140
Net 44 = fpu_mul/i_m4stg_frac/addin_cout[30]
Net 45 = fpu_mul/i_m4stg_frac/a1s[66]
Net 46 = fpu_mul/i_m4stg_frac/b1[0]
Net 47 = fpu_mul/i_m4stg_frac/b4[0]
Net 48 = fpu_mul/fpu_mul_frac_dp/n2536
Net 49 = fpu_mul/fpu_mul_frac_dp/n1664
Net 50 = fpu_mul/fpu_mul_frac_dp/n926
Net 51 = fpu_mul/fpu_mul_frac_dp/n2245
Net 52 = fpu_mul/fpu_mul_frac_dp/n2251
Net 53 = fpu_mul/fpu_mul_frac_dp/n2180
Net 54 = fpu_mul/fpu_mul_frac_dp/m4stg_sh_cnt[1]
Net 55 = fpu_add/fpu_add_frac_dp/n5446
Net 56 = fpu_add/fpu_add_frac_dp/n5369
Net 57 = fpu_add/fpu_add_frac_dp/n4731
Net 58 = fpu_add/fpu_add_frac_dp/n4467
Net 59 = fpu_add/fpu_add_frac_dp/n4305
Net 60 = fpu_add/fpu_add_frac_dp/n4273
Net 61 = fpu_add/fpu_add_frac_dp/n4248
Net 62 = fpu_add/fpu_add_frac_dp/n2692
Net 63 = fpu_add/fpu_add_frac_dp/n2693
Net 64 = fpu_add/fpu_add_frac_dp/n2649
Net 65 = fpu_add/fpu_add_frac_dp/n2652
Net 66 = fpu_add/fpu_add_frac_dp/n2608
Net 67 = fpu_add/fpu_add_frac_dp/n2289
Net 68 = fpu_add/fpu_add_frac_dp/n2224
Net 69 = fpu_add/fpu_add_frac_dp/n2032
Net 70 = fpu_add/fpu_add_frac_dp/n2034
Net 71 = fpu_add/fpu_add_frac_dp/n1575
Net 72 = fpu_add/fpu_add_frac_dp/n1297
Net 73 = fpu_add/fpu_add_frac_dp/n1298
Net 74 = fpu_add/fpu_add_frac_dp/n1166
Net 75 = fpu_add/fpu_add_frac_dp/n399
Net 76 = fpu_add/fpu_add_frac_dp/n3640
Net 77 = fpu_add/fpu_add_frac_dp/n3545
Net 78 = fpu_add/fpu_add_frac_dp/n3494
Net 79 = fpu_add/fpu_add_frac_dp/n3448
Net 80 = fpu_add/fpu_add_frac_dp/n3455
Net 81 = fpu_add/fpu_add_frac_dp/n3247
Net 82 = fpu_add/fpu_add_frac_dp/n3199
Net 83 = fpu_add/fpu_add_frac_dp/n3121
Net 84 = fpu_add/fpu_add_frac_dp/n3127
Net 85 = fpu_add/fpu_add_frac_dp/n2985
Net 86 = fpu_add/fpu_add_frac_dp/n2823
Net 87 = fpu_add/fpu_add_frac_dp/a3stg_frac2[23]
Net 88 = fpu_add/fpu_add_frac_dp/a1stg_in2[61]
Net 89 = fpu_add/fpu_add_frac_dp/a1stg_in2[39]
Net 90 = fpu_div/n457
Net 91 = fpu_div/n345
Net 92 = fpu_div/d4stg_fdiv
Net 93 = fpu_mul/fpu_mul_frac_dp/n2601
Net 94 = fpu_mul/fpu_mul_ctl/m5stg_rnd_mode[1]
Net 95 = fpu_mul/m2stg_frac1_inf
Net 96 = fpu_add/n1216
Net 97 = fpu_add/n1196
Net 98 = fpu_add/n1099
Net 99 = fpu_add/n1002
Net 100 = fpu_add/n1004
.... and 80 other nets
Total number of changed nets = 180 (out of 34113)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   88  Alloctr   89  Proc 2257 
[ECO: DR] Elapsed real time: 0:00:32 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[ECO: DR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[ECO: DR] Total (MB): Used   88  Alloctr   89  Proc 2257 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1611016 micron
Total Number of Contacts =             289260
Total Number of Wires =                289991
Total Number of PtConns =              23279
Total Number of Routed Wires =       289991
Total Routed Wire Length =           1605434 micron
Total Number of Routed Contacts =       289260
        Layer          M1 :      34125 micron
        Layer          M2 :     523338 micron
        Layer          M3 :     460856 micron
        Layer          M4 :     220860 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124418
        Via   VIA23C(rot) :          3
        Via        VIA12B :        451
        Via   VIA12B(rot) :      18031
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107255

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 

Total number of nets = 34113
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1611016 micron
Total Number of Contacts =             289260
Total Number of Wires =                289991
Total Number of PtConns =              23279
Total Number of Routed Wires =       289991
Total Routed Wire Length =           1605434 micron
Total Number of Routed Contacts =       289260
        Layer          M1 :      34125 micron
        Layer          M2 :     523338 micron
        Layer          M3 :     460856 micron
        Layer          M4 :     220860 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124418
        Via   VIA23C(rot) :          3
        Via        VIA12B :        451
        Via   VIA12B(rot) :      18031
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107255

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289260 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 180 nets
[ECO: End] Elapsed real time: 0:00:33 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   11  Proc 2257 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Mon Mar 13 13:59:03 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar 13 13:59:48 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          1.94
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        3.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3196
  Leaf Cell Count:              32467
  Buf/Inv Cell Count:            2326
  Buf Cell Count:                 395
  Inv Cell Count:                1931
  CT Buf/Inv Cell Count:          233
  Combinational Cell Count:     25280
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250611.609304
  Noncombinational Area:
                        171714.355337
  Buf/Inv Area:          17098.445041
  Total Buffer Area:          6181.17
  Total Inverter Area:       10917.27
  Macro/Black Box Area:      0.000000
  Net Area:              88167.721748
  Net XLength        :      785901.06
  Net YLength        :      827031.75
  -----------------------------------
  Cell Area:            422325.964641
  Design Area:          510493.686389
  Net Length        :      1612932.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34349
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              158.26
  -----------------------------------------
  Overall Compile Time:              376.92
  Overall Compile Wall Clock Time:   390.09

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 3


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0046 TNS: 0.0110  Number of Violating Path: 3
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 
1
icc_shell> 
icc_shell> 
icc_shell> route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar 13 13:59:49 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          1.94
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.01
  No. of Violating Paths:        3.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3196
  Leaf Cell Count:              32467
  Buf/Inv Cell Count:            2326
  Buf Cell Count:                 395
  Inv Cell Count:                1931
  CT Buf/Inv Cell Count:          233
  Combinational Cell Count:     25280
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250611.609304
  Noncombinational Area:
                        171714.355337
  Buf/Inv Area:          17098.445041
  Total Buffer Area:          6181.17
  Total Inverter Area:       10917.27
  Macro/Black Box Area:      0.000000
  Net Area:              88167.721748
  Net XLength        :      785901.06
  Net YLength        :      827031.75
  -----------------------------------
  Cell Area:            422325.964641
  Design Area:          510493.686389
  Net Length        :      1612932.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34349
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              158.26
  -----------------------------------------
  Overall Compile Time:              376.92
  Overall Compile Wall Clock Time:   390.09

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 3


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0046 TNS: 0.0110  Number of Violating Path: 3
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Mon Mar 13 13:59:49 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0046  TNS: 0.0110  Number of Violating Paths: 3

  Nets with DRC Violations: 2
  Total moveable cell area: 418794.4
  Total fixed cell area: 3531.6
  Total physical cell area: 422326.0
  Core area: (5000 5000 838920 837320)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  422326.0      0.00       0.0      24.3                          
    0:00:05  422329.7      0.00       0.0      24.3                          
    0:00:05  422329.7      0.00       0.0      24.3                          
    0:00:05  422329.7      0.00       0.0      24.3                          
    0:00:05  422336.1      0.00       0.0      24.3                          
    0:00:05  422336.1      0.00       0.0      24.3                          
    0:00:05  422336.1      0.00       0.0      24.3                          


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:59:55 2017
****************************************
Std cell utilization: 60.85%  (458264/(753134-0))
(Non-fixed + Fixed)
Std cell utilization: 60.65%  (454432/(753134-3834))
(Non-fixed only)
Chip area:            753134   sites, bbox (5.00 5.00 838.92 837.32) um
Std cell area:        458264   sites, (non-fixed:454432 fixed:3832)
                      32467    cells, (non-fixed:32225  fixed:242)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3834     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       70 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 289)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:59:55 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 0 (out of 32225) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar 13 13:59:56 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 289 horizontal rows
    11 pre-routes for placement blockage/checking
    435 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(843920,842320). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(843920,842320). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Mon Mar 13 14:00:10 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Mon Mar 13 14:00:15 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:12 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: Extraction] Stage (MB): Used   70  Alloctr   69  Proc    0 
[ECO: Extraction] Total (MB): Used   79  Alloctr   80  Proc 2262 
Num of eco nets = 34113
Num of open eco nets = 6
[ECO: Init] Elapsed real time: 0:00:12 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: Init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[ECO: Init] Total (MB): Used   82  Alloctr   83  Proc 2262 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   86  Alloctr   87  Proc 2262 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,843.92,842.32)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   99  Alloctr  100  Proc 2262 
Net statistics:
Total number of nets     = 34113
Number of nets to route  = 6
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 243
Number of nets with min-layer-mode soft-cost-medium = 243
Number of nets with max-layer-mode hard = 240
6 nets are partially connected,
 of which 6 are detail routed and 0 are global routed.
34069 nets are fully connected,
 of which 34069 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used  111  Alloctr  112  Proc 2262 
Average gCell capacity  2.13     on layer (1)    M1
Average gCell capacity  8.97     on layer (2)    M2
Average gCell capacity  4.49     on layer (3)    M3
Average gCell capacity  4.48     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.74     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.50  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 770004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  112  Alloctr  113  Proc 2262 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used  113  Alloctr  115  Proc 2262 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  113  Alloctr  115  Proc 2262 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  113  Alloctr  115  Proc 2262 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1301 Max = 4 GRCs =  1342 (0.78%)
Initial. H routing: Overflow =  1216 Max = 3 (GRCs =  3) GRCs =  1290 (1.51%)
Initial. V routing: Overflow =    85 Max = 4 (GRCs =  5) GRCs =    52 (0.06%)
Initial. M1         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.02%)
Initial. M2         Overflow =    75 Max = 4 (GRCs =  5) GRCs =    39 (0.05%)
Initial. M3         Overflow =  1167 Max = 3 (GRCs =  3) GRCs =  1235 (1.44%)
Initial. M4         Overflow =     9 Max = 1 (GRCs =  6) GRCs =    13 (0.02%)
Initial. M5         Overflow =    30 Max = 1 (GRCs = 24) GRCs =    36 (0.04%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       91.7 5.25 1.45 0.57 0.02 0.24 0.09 0.02 0.01 0.00 0.60 0.00 0.00 0.02
M2       7.77 15.6 23.1 24.2 17.3 8.44 2.73 0.58 0.08 0.00 0.02 0.02 0.02 0.01
M3       5.56 7.24 11.7 13.6 0.07 15.9 13.2 12.6 9.12 0.00 9.65 0.00 1.10 0.05
M4       34.5 17.5 19.4 11.8 0.00 8.65 4.63 1.93 1.12 0.00 0.34 0.00 0.01 0.00
M5       31.1 0.00 0.00 11.5 0.00 40.4 7.52 0.00 0.00 0.00 9.37 0.00 0.00 0.03
M6       69.9 0.00 0.00 8.32 0.00 18.1 2.58 0.00 0.00 0.00 1.05 0.00 0.00 0.00
M7       69.9 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 24.3 0.00 0.00 0.00
M8       94.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 5.98 0.00 0.00 0.00
M9       96.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 3.18 0.00 0.00 0.00
Total    52.4 5.49 6.71 8.43 2.10 11.7 3.70 1.82 1.24 0.00 6.20 0.00 0.13 0.01


Initial. Total Wire Length = 1.01
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 1.01
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 5
Initial. Via VIA12C count = 2
Initial. Via VIA23C count = 3
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  113  Alloctr  115  Proc 2262 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1301 Max = 4 GRCs =  1342 (0.78%)
phase1. H routing: Overflow =  1216 Max = 3 (GRCs =  3) GRCs =  1290 (1.51%)
phase1. V routing: Overflow =    85 Max = 4 (GRCs =  5) GRCs =    52 (0.06%)
phase1. M1         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.02%)
phase1. M2         Overflow =    75 Max = 4 (GRCs =  5) GRCs =    39 (0.05%)
phase1. M3         Overflow =  1167 Max = 3 (GRCs =  3) GRCs =  1235 (1.44%)
phase1. M4         Overflow =     9 Max = 1 (GRCs =  6) GRCs =    13 (0.02%)
phase1. M5         Overflow =    30 Max = 1 (GRCs = 24) GRCs =    36 (0.04%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       91.7 5.25 1.45 0.57 0.02 0.24 0.09 0.02 0.01 0.00 0.60 0.00 0.00 0.02
M2       7.77 15.6 23.1 24.2 17.3 8.44 2.73 0.58 0.08 0.00 0.02 0.02 0.02 0.01
M3       5.56 7.24 11.7 13.6 0.07 15.9 13.2 12.6 9.12 0.00 9.65 0.00 1.10 0.05
M4       34.5 17.5 19.4 11.8 0.00 8.65 4.63 1.93 1.12 0.00 0.34 0.00 0.01 0.00
M5       31.1 0.00 0.00 11.5 0.00 40.4 7.52 0.00 0.00 0.00 9.37 0.00 0.00 0.03
M6       69.9 0.00 0.00 8.32 0.00 18.1 2.58 0.00 0.00 0.00 1.05 0.00 0.00 0.00
M7       69.9 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 24.3 0.00 0.00 0.00
M8       94.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 5.98 0.00 0.00 0.00
M9       96.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 3.18 0.00 0.00 0.00
Total    52.4 5.49 6.71 8.43 2.10 11.7 3.70 1.82 1.24 0.00 6.20 0.00 0.13 0.01


phase1. Total Wire Length = 1.01
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 1.01
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5
phase1. Via VIA12C count = 2
phase1. Via VIA23C count = 3
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  113  Alloctr  115  Proc 2262 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1301 Max = 4 GRCs =  1342 (0.78%)
phase2. H routing: Overflow =  1216 Max = 3 (GRCs =  3) GRCs =  1290 (1.51%)
phase2. V routing: Overflow =    85 Max = 4 (GRCs =  5) GRCs =    52 (0.06%)
phase2. M1         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.02%)
phase2. M2         Overflow =    75 Max = 4 (GRCs =  5) GRCs =    39 (0.05%)
phase2. M3         Overflow =  1167 Max = 3 (GRCs =  3) GRCs =  1235 (1.44%)
phase2. M4         Overflow =     9 Max = 1 (GRCs =  6) GRCs =    13 (0.02%)
phase2. M5         Overflow =    30 Max = 1 (GRCs = 24) GRCs =    36 (0.04%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       91.7 5.25 1.45 0.57 0.02 0.24 0.09 0.02 0.01 0.00 0.60 0.00 0.00 0.02
M2       7.77 15.6 23.1 24.2 17.3 8.44 2.73 0.58 0.08 0.00 0.02 0.02 0.02 0.01
M3       5.56 7.24 11.7 13.6 0.07 15.9 13.2 12.6 9.12 0.00 9.65 0.00 1.10 0.05
M4       34.5 17.5 19.4 11.8 0.00 8.65 4.63 1.93 1.12 0.00 0.34 0.00 0.01 0.00
M5       31.1 0.00 0.00 11.5 0.00 40.4 7.52 0.00 0.00 0.00 9.37 0.00 0.00 0.03
M6       69.9 0.00 0.00 8.32 0.00 18.1 2.58 0.00 0.00 0.00 1.05 0.00 0.00 0.00
M7       69.9 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 24.3 0.00 0.00 0.00
M8       94.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 5.98 0.00 0.00 0.00
M9       96.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 3.18 0.00 0.00 0.00
Total    52.4 5.49 6.71 8.43 2.10 11.7 3.70 1.82 1.24 0.00 6.20 0.00 0.13 0.01


phase2. Total Wire Length = 1.01
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 1.01
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5
phase2. Via VIA12C count = 2
phase2. Via VIA23C count = 3
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  113  Alloctr  115  Proc 2262 

Congestion utilization per direction:
Average vertical track utilization   = 24.92 %
Peak    vertical track utilization   = 106.67 %
Average horizontal track utilization = 35.63 %
Peak    horizontal track utilization = 128.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  110  Proc 2262 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:06 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   22  Alloctr   22  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  110  Proc 2262 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used   92  Alloctr   93  Proc 2262 
[ECO: GR] Elapsed real time: 0:00:20 
[ECO: GR] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:13
[ECO: GR] Stage (MB): Used   82  Alloctr   82  Proc    0 
[ECO: GR] Total (MB): Used   92  Alloctr   93  Proc 2262 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   91  Alloctr   92  Proc 2262 

Start initial assignment
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

Number of wires with overlap after iteration 0 = 9 of 19


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   91  Alloctr   92  Proc 2262 

Reroute to fix overlaps
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   91  Alloctr   92  Proc 2262 

Number of wires with overlap after iteration 1 = 7 of 12


Wire length and via report:
---------------------------
Number of M1 wires: 5            POLYCON: 0
Number of M2 wires: 5            VIA12C: 4
Number of M3 wires: 2            VIA23C: 3
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 12                vias: 7

Total M1 wire length: 2.9
Total M2 wire length: 3.6
Total M3 wire length: 2.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 8.7

Longest M1 wire length: 0.9
Longest M2 wire length: 1.0
Longest M3 wire length: 1.3
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   88  Alloctr   89  Proc 2262 
[ECO: CDR] Elapsed real time: 0:00:21 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:13
[ECO: CDR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[ECO: CDR] Total (MB): Used   88  Alloctr   89  Proc 2262 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/64 Partitions, Violations =   3
Checked 2/64 Partitions, Violations =   9
Checked 4/64 Partitions, Violations =   12
Checked 6/64 Partitions, Violations =   18
Checked 8/64 Partitions, Violations =   21
Checked 10/64 Partitions, Violations =  27
Checked 12/64 Partitions, Violations =  30
Checked 14/64 Partitions, Violations =  36
Checked 16/64 Partitions, Violations =  42
Checked 18/64 Partitions, Violations =  43
Checked 20/64 Partitions, Violations =  52
Checked 22/64 Partitions, Violations =  69
Checked 24/64 Partitions, Violations =  72
Checked 26/64 Partitions, Violations =  81
Checked 28/64 Partitions, Violations =  96
Checked 30/64 Partitions, Violations =  100
Checked 32/64 Partitions, Violations =  103
Checked 34/64 Partitions, Violations =  111
Checked 36/64 Partitions, Violations =  128
Checked 38/64 Partitions, Violations =  130
Checked 40/64 Partitions, Violations =  130
Checked 42/64 Partitions, Violations =  130
Checked 44/64 Partitions, Violations =  132
Checked 46/64 Partitions, Violations =  139
Checked 48/64 Partitions, Violations =  160
Checked 50/64 Partitions, Violations =  160
Checked 52/64 Partitions, Violations =  163
Checked 54/64 Partitions, Violations =  169
Checked 56/64 Partitions, Violations =  170
Checked 58/64 Partitions, Violations =  170
Checked 60/64 Partitions, Violations =  170
Checked 62/64 Partitions, Violations =  170
Checked 64/64 Partitions, Violations =  170

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      170

[DRC CHECK] Elapsed real time: 0:00:24 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 2262 

Total Wire Length =                    1611007 micron
Total Number of Contacts =             289258
Total Number of Wires =                289950
Total Number of PtConns =              23320
Total Number of Routed Wires =       289950
Total Routed Wire Length =           1605424 micron
Total Number of Routed Contacts =       289258
        Layer          M1 :      34114 micron
        Layer          M2 :     523340 micron
        Layer          M3 :     460856 micron
        Layer          M4 :     220860 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124418
        Via   VIA23C(rot) :          3
        Via        VIA12B :        451
        Via   VIA12B(rot) :      18030
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107254

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289258 vias)
 
    Layer VIA1       =  0.00% (0      / 125889  vias)
        Un-optimized = 100.00% (125889  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289258 vias)
 
    Layer VIA1       =  0.00% (0      / 125889  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289258 vias)
 
    Layer VIA1       =  0.00% (0      / 125889  vias)
        Un-optimized = 100.00% (125889  vias)
    Layer VIA2       =  0.00% (0      / 124421  vias)
        Un-optimized = 100.00% (124421  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
Total number of nets = 34113, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/60 Partitions, Violations =   162
Routed  2/60 Partitions, Violations =   156
Routed  3/60 Partitions, Violations =   148
Routed  4/60 Partitions, Violations =   145
Routed  5/60 Partitions, Violations =   142
Routed  6/60 Partitions, Violations =   139
Routed  7/60 Partitions, Violations =   136
Routed  8/60 Partitions, Violations =   133
Routed  9/60 Partitions, Violations =   130
Routed  10/60 Partitions, Violations =  127
Routed  11/60 Partitions, Violations =  124
Routed  12/60 Partitions, Violations =  121
Routed  13/60 Partitions, Violations =  118
Routed  14/60 Partitions, Violations =  115
Routed  15/60 Partitions, Violations =  112
Routed  16/60 Partitions, Violations =  109
Routed  17/60 Partitions, Violations =  106
Routed  18/60 Partitions, Violations =  103
Routed  19/60 Partitions, Violations =  100
Routed  20/60 Partitions, Violations =  97
Routed  21/60 Partitions, Violations =  94
Routed  22/60 Partitions, Violations =  91
Routed  23/60 Partitions, Violations =  88
Routed  24/60 Partitions, Violations =  85
Routed  25/60 Partitions, Violations =  82
Routed  26/60 Partitions, Violations =  79
Routed  27/60 Partitions, Violations =  76
Routed  28/60 Partitions, Violations =  73
Routed  29/60 Partitions, Violations =  70
Routed  30/60 Partitions, Violations =  67
Routed  31/60 Partitions, Violations =  64
Routed  32/60 Partitions, Violations =  61
Routed  33/60 Partitions, Violations =  58
Routed  34/60 Partitions, Violations =  55
Routed  35/60 Partitions, Violations =  52
Routed  36/60 Partitions, Violations =  49
Routed  37/60 Partitions, Violations =  44
Routed  38/60 Partitions, Violations =  41
Routed  39/60 Partitions, Violations =  38
Routed  40/60 Partitions, Violations =  35
Routed  41/60 Partitions, Violations =  32
Routed  42/60 Partitions, Violations =  29
Routed  43/60 Partitions, Violations =  26
Routed  44/60 Partitions, Violations =  23
Routed  45/60 Partitions, Violations =  20
Routed  46/60 Partitions, Violations =  17
Routed  47/60 Partitions, Violations =  15
Routed  48/60 Partitions, Violations =  13
Routed  49/60 Partitions, Violations =  11
Routed  50/60 Partitions, Violations =  10
Routed  51/60 Partitions, Violations =  9
Routed  52/60 Partitions, Violations =  8
Routed  53/60 Partitions, Violations =  7
Routed  54/60 Partitions, Violations =  6
Routed  55/60 Partitions, Violations =  5
Routed  56/60 Partitions, Violations =  4
Routed  57/60 Partitions, Violations =  3
Routed  58/60 Partitions, Violations =  2
Routed  59/60 Partitions, Violations =  1
Routed  60/60 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:26 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used  102  Alloctr  104  Proc 2262 

End DR iteration 0 with 60 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1611021 micron
Total Number of Contacts =             289256
Total Number of Wires =                289992
Total Number of PtConns =              23279
Total Number of Routed Wires =       289992
Total Routed Wire Length =           1605439 micron
Total Number of Routed Contacts =       289256
        Layer          M1 :      34129 micron
        Layer          M2 :     523349 micron
        Layer          M3 :     460853 micron
        Layer          M4 :     220854 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124414
        Via   VIA23C(rot) :          3
        Via        VIA12B :        453
        Via   VIA12B(rot) :      18027
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107257

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
        Un-optimized = 100.00% (124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
        Un-optimized = 100.00% (124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:27 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   95  Alloctr   96  Proc 2262 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   95  Alloctr   97  Proc 2262 
[DR] Elapsed real time: 0:00:27 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   89  Alloctr   90  Proc 2262 
[DR: Done] Elapsed real time: 0:00:27 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2262 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = fpu_mul/i_m4stg_frac/n59
Net 2 = fpu_add/n1541
Net 3 = VDD
Net 4 = fpu_mul/i_m4stg_frac/ary1_a1/n1555
Net 5 = fpu_mul/i_m4stg_frac/ary1_a1/n863
Net 6 = fpu_mul/i_m4stg_frac/ary1_a1/n670
Net 7 = fpu_mul/i_m4stg_frac/ary1_a1/intadd_117/B[1]
Net 8 = fpu_mul/i_m4stg_frac/ary1_a1/intadd_109/B[0]
Net 9 = fpu_mul/i_m4stg_frac/ary1_a0/n1207
Net 10 = fpu_mul/i_m4stg_frac/ary1_a0/n766
Net 11 = fpu_mul/i_m4stg_frac/ary1_a0/n619
Net 12 = fpu_mul/i_m4stg_frac/ary1_a0/n557
Net 13 = fpu_mul/i_m4stg_frac/ary1_a0/n447
Net 14 = fpu_mul/i_m4stg_frac/ary1_a0/intadd_49/B[0]
Net 15 = fpu_div/fpu_div_frac_dp/n45
Net 16 = fpu_div/fpu_div_frac_dp/n1407
Net 17 = fpu_div/fpu_div_frac_dp/n1424
Net 18 = fpu_div/fpu_div_frac_dp/n1432
Net 19 = fpu_div/fpu_div_frac_dp/n1363
Net 20 = fpu_div/fpu_div_frac_dp/n1304
Net 21 = fpu_div/fpu_div_frac_dp/div_shl_save[28]
Net 22 = fpu_mul/i_m4stg_frac/addin_cout[30]
Net 23 = fpu_mul/fpu_mul_frac_dp/n1664
Net 24 = fpu_mul/fpu_mul_frac_dp/n2245
Net 25 = fpu_mul/fpu_mul_frac_dp/n2251
Net 26 = fpu_mul/fpu_mul_frac_dp/n2180
Net 27 = fpu_add/fpu_add_frac_dp/n5369
Net 28 = fpu_add/fpu_add_frac_dp/n4731
Net 29 = fpu_add/fpu_add_frac_dp/n4215
Net 30 = fpu_add/fpu_add_frac_dp/n2608
Net 31 = fpu_add/fpu_add_frac_dp/n2389
Net 32 = fpu_add/fpu_add_frac_dp/n1295
Net 33 = fpu_add/fpu_add_frac_dp/n1156
Net 34 = fpu_add/fpu_add_frac_dp/n1177
Net 35 = fpu_add/fpu_add_frac_dp/n1178
Net 36 = fpu_add/fpu_add_frac_dp/n3640
Net 37 = fpu_add/fpu_add_frac_dp/n3545
Net 38 = fpu_add/fpu_add_frac_dp/n3494
Net 39 = fpu_add/fpu_add_frac_dp/n3448
Net 40 = fpu_add/fpu_add_frac_dp/n3455
Net 41 = fpu_add/fpu_add_frac_dp/n3247
Net 42 = fpu_add/fpu_add_frac_dp/n3199
Net 43 = fpu_add/fpu_add_frac_dp/n3121
Net 44 = fpu_add/fpu_add_frac_dp/n3127
Net 45 = fpu_add/fpu_add_frac_dp/n2985
Net 46 = fpu_add/fpu_add_frac_dp/n2823
Net 47 = fpu_add/fpu_add_frac_dp/a1stg_in2[39]
Net 48 = fpu_div/n345
Net 49 = fpu_mul/fpu_mul_ctl/m5stg_rnd_mode[1]
Net 50 = fpu_mul/m2stg_frac1_inf
Net 51 = fpu_add/n1216
Net 52 = fpu_add/n1004
Net 53 = fpu_add/n964
Net 54 = fpu_add/n286
Net 55 = fpu_add/n101
Net 56 = fpu_add/n35
Net 57 = fpu_add/n737
Net 58 = fpu_add/n553
Net 59 = fpu_add/fpu_add_exp_dp/a2stg_expa[5]
Net 60 = fpu_add/fpu_add_ctl/a2stg_opdec_19_11[7]
Net 61 = fpu_add/a3stg_exp_10_0[1]
Net 62 = bw_r_rf16x160/n3582
Net 63 = bw_r_rf16x160/n3280
Net 64 = bw_r_rf16x160/n3113
Net 65 = bw_r_rf16x160/n2878
Net 66 = bw_r_rf16x160/n2710
Net 67 = bw_r_rf16x160/n2418
Net 68 = bw_r_rf16x160/n2315
Net 69 = bw_r_rf16x160/n2116
Net 70 = bw_r_rf16x160/n1980
Net 71 = bw_r_rf16x160/n1880
Net 72 = bw_r_rf16x160/n1134
Net 73 = bw_r_rf16x160/n827
Net 74 = bw_r_rf16x160/n718
Net 75 = bw_r_rf16x160/n724
Net 76 = n706
Net 77 = n624
Total number of changed nets = 77 (out of 34113)

[DR: Done] Elapsed real time: 0:00:27 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2262 
[ECO: DR] Elapsed real time: 0:00:49 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:34
[ECO: DR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[ECO: DR] Total (MB): Used   89  Alloctr   90  Proc 2262 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1611021 micron
Total Number of Contacts =             289256
Total Number of Wires =                289992
Total Number of PtConns =              23279
Total Number of Routed Wires =       289992
Total Routed Wire Length =           1605439 micron
Total Number of Routed Contacts =       289256
        Layer          M1 :      34129 micron
        Layer          M2 :     523349 micron
        Layer          M3 :     460853 micron
        Layer          M4 :     220854 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124414
        Via   VIA23C(rot) :          3
        Via        VIA12B :        453
        Via   VIA12B(rot) :      18027
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107257

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
        Un-optimized = 100.00% (124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
        Un-optimized = 100.00% (124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 

Total number of nets = 34113
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1611021 micron
Total Number of Contacts =             289256
Total Number of Wires =                289992
Total Number of PtConns =              23279
Total Number of Routed Wires =       289992
Total Routed Wire Length =           1605439 micron
Total Number of Routed Contacts =       289256
        Layer          M1 :      34129 micron
        Layer          M2 :     523349 micron
        Layer          M3 :     460853 micron
        Layer          M4 :     220854 micron
        Layer          M5 :     198442 micron
        Layer          M6 :      79895 micron
        Layer          M7 :      78360 micron
        Layer          M8 :      10784 micron
        Layer          M9 :       4356 micron
        Via        VIA89C :         67
        Via   VIA78C(rot) :        179
        Via        VIA67C :       1289
        Via        VIA56C :         84
        Via   VIA56C(rot) :       2154
        Via        VIA45C :      11462
        Via        VIA34C :       1175
        Via   VIA34C(rot) :      22538
        Via        VIA23C :     124414
        Via   VIA23C(rot) :          3
        Via        VIA12B :        453
        Via   VIA12B(rot) :      18027
        Via        VIA12C :        154
        Via   VIA12C(rot) :     107257

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
        Un-optimized = 100.00% (124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
  Total double via conversion rate    =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 289256 vias)
 
    Layer VIA1       =  0.00% (0      / 125891  vias)
        Un-optimized = 100.00% (125891  vias)
    Layer VIA2       =  0.00% (0      / 124417  vias)
        Un-optimized = 100.00% (124417  vias)
    Layer VIA3       =  0.00% (0      / 23713   vias)
        Un-optimized = 100.00% (23713   vias)
    Layer VIA4       =  0.00% (0      / 11462   vias)
        Un-optimized = 100.00% (11462   vias)
    Layer VIA5       =  0.00% (0      / 2238    vias)
        Un-optimized = 100.00% (2238    vias)
    Layer VIA6       =  0.00% (0      / 1289    vias)
        Un-optimized = 100.00% (1289    vias)
    Layer VIA7       =  0.00% (0      / 179     vias)
        Un-optimized = 100.00% (179     vias)
    Layer VIA8       =  0.00% (0      / 67      vias)
        Un-optimized = 100.00% (67      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 77 nets
[ECO: End] Elapsed real time: 0:00:50 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:34 total=0:00:35
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   10  Alloctr   12  Proc 2262 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Mon Mar 13 14:01:06 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar 13 14:02:12 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.19
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3196
  Leaf Cell Count:              32467
  Buf/Inv Cell Count:            2326
  Buf Cell Count:                 395
  Inv Cell Count:                1931
  CT Buf/Inv Cell Count:          233
  Combinational Cell Count:     25280
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250621.746903
  Noncombinational Area:
                        171714.355337
  Buf/Inv Area:          17099.366641
  Total Buffer Area:          6181.17
  Total Inverter Area:       10918.20
  Macro/Black Box Area:      0.000000
  Net Area:              88167.721748
  Net XLength        :      785906.94
  Net YLength        :      827035.69
  -----------------------------------
  Cell Area:            422336.102241
  Design Area:          510503.823989
  Net Length        :      1612942.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         34349
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              160.35
  -----------------------------------------
  Overall Compile Time:              379.64
  Overall Compile Wall Clock Time:   393.23

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> extract_rc -coupling_cap -routed_nets_only
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> write_parasitics -output outputs/parasitic_extract.spef -format SPEF
Information: design is either fully routed or in placement stage.
Writing SPEF to outputs/parasitic_extract.spef.max ...
Writing SPEF to outputs/parasitic_extract.spef.min ...
1
icc_shell> 
icc_shell> 
icc_shell> write_sdf output/fpu_extracted.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/home/DREXEL/ekw47/ASIC_PROJECT/output/fpu_extracted.sdf' file. (UID-29)
0
icc_shell> 
icc_shell> 
icc_shell> write_sdc output/fpu_extracted.sdc
Error: Cannot write the 'output/fpu_extracted.sdc' script file. (UID-270)
0
icc_shell> 
icc_shell> 
icc_shell> write_verilog output/fpu_extracted.v
Error: Cannot open output verilog file output/fpu_extracted.v. (MW-012)
Write verilog failed.
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> report_placement_utilization > reports/fifo_route_util.rpt
icc_shell> 
icc_shell> 
icc_shell> report_timing -delay min > reports/place_hold_timing.rpt
icc_shell> 
icc_shell> 
icc_shell> report_timing -delay max > reports/place_setup_timing.rpt
icc_shell> 
icc_shell> 
icc_shell> report_qor > reports/place_qor.rpt
icc_shell> 
icc_shell> 
icc_shell> report_design > reports/place_design.rpt
icc_shell> 
icc_shell> 
icc_shell> report_power > reports/place_power.rpt
icc_shell> 
icc_shell> 
icc_shell> report_clock > reports/place_clock.rpt
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> save_mw_cel -as fpu_extracted
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_extracted. (UIG-5)
1
icc_shell> 
icc_shell> 
Thank you...
Exit IC Compiler!
