result sin = 0.498718, cos = 0.867004
result theta = 60.513073

C:\ELEC522\sl186\Assignment4\HLS\A4HLS\solution1\sim\verilog>set PATH= 

C:\ELEC522\sl186\Assignment4\HLS\A4HLS\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_cordic_top glbl -Oenable_linking_all_libraries  -prj cordic.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s cordic  
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cordic_top glbl -Oenable_linking_all_libraries -prj cordic.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s cordic 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/AESL_axi_slave_HLS_TREEADD_PERIPH_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_HLS_TREEADD_PERIPH_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cordic_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic_cordic_phase_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_cordic_phase_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic_HLS_TREEADD_PERIPH_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_HLS_TREEADD_PERIPH_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic_mac_mulsub_14ns_2s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_mac_mulsub_14ns_2s_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cordic_mac_mulsub_14ns_2s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic_mul_2s_16s_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_mul_2s_16s_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cordic_cordic_phase_V_ROM_AUTO_1...
Compiling module xil_defaultlib.cordic_HLS_TREEADD_PERIPH_BUS_s_...
Compiling module xil_defaultlib.cordic_mul_2s_16s_18_1_1(NUM_STA...
Compiling module xil_defaultlib.cordic_mac_mulsub_14ns_2s_16ns_1...
Compiling module xil_defaultlib.cordic_mac_mulsub_14ns_2s_16ns_1...
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.AESL_axi_slave_HLS_TREEADD_PERIP...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cordic_top
Compiling module work.glbl
Built simulation snapshot cordic

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cordic/xsim_script.tcl
# xsim {cordic} -autoloadwcfg -tclbatch {cordic.tcl}
Time resolution is 1 ps
source cordic.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [129.41%] @ "1445000"
// RTL Simulation : 2 / 2 [100.00%] @ "2635000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2695 ns : File "C:/ELEC522/sl186/Assignment4/HLS/A4HLS/solution1/sim/verilog/cordic.autotb.v" Line 307
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov  7 21:47:01 2022...
result sin = 0.498718, cos = 0.867004
result theta = 60.513073
