{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__698.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__702.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_922_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_926_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_927_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_928_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_922.out","add_922_936_937.in0"],
          ["add_output_cgra_stencil_3_935_936.out","add_922_936_937.in1"],
          ["self.out_output_cgra_stencil","add_922_936_937.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_923.out","add_923_934_935.in0"],
          ["add_924_933_934.out","add_923_934_935.in1"],
          ["add_output_cgra_stencil_3_935_936.in1","add_923_934_935.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_924.out","add_924_933_934.in0"],
          ["add_925_932_933.out","add_924_933_934.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_925.out","add_925_932_933.in0"],
          ["add_926_931_932.out","add_925_932_933.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_926.out","add_926_931_932.in0"],
          ["add_927_930_931.out","add_926_931_932.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_927.out","add_927_930_931.in0"],
          ["add_928_929_930.out","add_927_930_931.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_928.out","add_928_929_930.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_929.out","add_928_929_930.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_935_936.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_922.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_922.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_923.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_923.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_924.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_924.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_925.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_925.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_926.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_926.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_927.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_927.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_928.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_928.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_929.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_929.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_991_1005_1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_992_1003_1004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_993_1002_1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_994_1001_1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_995_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_996_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_997_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1004_1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_996":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_991.out","add_991_1005_1006.in0"],
          ["add_output_cgra_stencil_4_1004_1005.out","add_991_1005_1006.in1"],
          ["self.out_output_cgra_stencil","add_991_1005_1006.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_992.out","add_992_1003_1004.in0"],
          ["add_993_1002_1003.out","add_992_1003_1004.in1"],
          ["add_output_cgra_stencil_4_1004_1005.in1","add_992_1003_1004.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_993.out","add_993_1002_1003.in0"],
          ["add_994_1001_1002.out","add_993_1002_1003.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_994.out","add_994_1001_1002.in0"],
          ["add_995_1000_1001.out","add_994_1001_1002.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_995.out","add_995_1000_1001.in0"],
          ["add_996_999_1000.out","add_995_1000_1001.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_996.out","add_996_999_1000.in0"],
          ["add_997_998_999.out","add_996_999_1000.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_997.out","add_997_998_999.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_998.out","add_997_998_999.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1004_1005.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_991.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_991.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_992.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_992.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_993.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_993.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_994.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_994.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_995.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_995.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_996.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_996.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_997.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_997.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_998.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_998.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1060_1074_1075":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1061_1072_1073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1062_1071_1072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1063_1070_1071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1064_1069_1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1065_1068_1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1066_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1073_1074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1061":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1063":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1060.out","add_1060_1074_1075.in0"],
          ["add_output_cgra_stencil_5_1073_1074.out","add_1060_1074_1075.in1"],
          ["self.out_output_cgra_stencil","add_1060_1074_1075.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1061.out","add_1061_1072_1073.in0"],
          ["add_1062_1071_1072.out","add_1061_1072_1073.in1"],
          ["add_output_cgra_stencil_5_1073_1074.in1","add_1061_1072_1073.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1062.out","add_1062_1071_1072.in0"],
          ["add_1063_1070_1071.out","add_1062_1071_1072.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1063.out","add_1063_1070_1071.in0"],
          ["add_1064_1069_1070.out","add_1063_1070_1071.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1064.out","add_1064_1069_1070.in0"],
          ["add_1065_1068_1069.out","add_1064_1069_1070.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1065.out","add_1065_1068_1069.in0"],
          ["add_1066_1067_1068.out","add_1065_1068_1069.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1066.out","add_1066_1067_1068.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1067.out","add_1066_1067_1068.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1073_1074.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1060.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1060.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1061.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1061.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1062.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1062.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1063.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1063.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1064.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1064.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1065.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1065.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1066.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1066.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1067.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1067.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1129_1143_1144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1130_1141_1142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1131_1140_1141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1132_1139_1140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1133_1138_1139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1134_1137_1138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1135_1136_1137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1142_1143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1129.out","add_1129_1143_1144.in0"],
          ["add_output_cgra_stencil_6_1142_1143.out","add_1129_1143_1144.in1"],
          ["self.out_output_cgra_stencil","add_1129_1143_1144.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1130.out","add_1130_1141_1142.in0"],
          ["add_1131_1140_1141.out","add_1130_1141_1142.in1"],
          ["add_output_cgra_stencil_6_1142_1143.in1","add_1130_1141_1142.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1131.out","add_1131_1140_1141.in0"],
          ["add_1132_1139_1140.out","add_1131_1140_1141.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1132.out","add_1132_1139_1140.in0"],
          ["add_1133_1138_1139.out","add_1132_1139_1140.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1133.out","add_1133_1138_1139.in0"],
          ["add_1134_1137_1138.out","add_1133_1138_1139.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1134.out","add_1134_1137_1138.in0"],
          ["add_1135_1136_1137.out","add_1134_1137_1138.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1135.out","add_1135_1136_1137.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1136.out","add_1135_1136_1137.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1142_1143.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1129.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1129.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1130.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1130.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1131.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1131.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1132.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1132.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1133.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1133.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1134.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1134.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1135.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1135.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1136.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1136.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1198_1212_1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1199_1210_1211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1200_1209_1210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1201_1208_1209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1202_1207_1208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1203_1206_1207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1204_1205_1206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1211_1212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1198.out","add_1198_1212_1213.in0"],
          ["add_output_cgra_stencil_7_1211_1212.out","add_1198_1212_1213.in1"],
          ["self.out_output_cgra_stencil","add_1198_1212_1213.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1199.out","add_1199_1210_1211.in0"],
          ["add_1200_1209_1210.out","add_1199_1210_1211.in1"],
          ["add_output_cgra_stencil_7_1211_1212.in1","add_1199_1210_1211.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1200.out","add_1200_1209_1210.in0"],
          ["add_1201_1208_1209.out","add_1200_1209_1210.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1201.out","add_1201_1208_1209.in0"],
          ["add_1202_1207_1208.out","add_1201_1208_1209.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1202.out","add_1202_1207_1208.in0"],
          ["add_1203_1206_1207.out","add_1202_1207_1208.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1203.out","add_1203_1206_1207.in0"],
          ["add_1204_1205_1206.out","add_1203_1206_1207.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1204.out","add_1204_1205_1206.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1205.out","add_1204_1205_1206.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1211_1212.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1198.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1198.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1199.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1199.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1200.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1200.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1201.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1201.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1202.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1202.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1203.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1203.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1204.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1204.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1205.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1205.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1267_1281_1282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1268_1279_1280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1269_1278_1279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1270_1277_1278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1271_1276_1277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1272_1275_1276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1273_1274_1275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1280_1281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1267.out","add_1267_1281_1282.in0"],
          ["add_output_cgra_stencil_8_1280_1281.out","add_1267_1281_1282.in1"],
          ["self.out_output_cgra_stencil","add_1267_1281_1282.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1268.out","add_1268_1279_1280.in0"],
          ["add_1269_1278_1279.out","add_1268_1279_1280.in1"],
          ["add_output_cgra_stencil_8_1280_1281.in1","add_1268_1279_1280.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1269.out","add_1269_1278_1279.in0"],
          ["add_1270_1277_1278.out","add_1269_1278_1279.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1270.out","add_1270_1277_1278.in0"],
          ["add_1271_1276_1277.out","add_1270_1277_1278.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1271.out","add_1271_1276_1277.in0"],
          ["add_1272_1275_1276.out","add_1271_1276_1277.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1272.out","add_1272_1275_1276.in0"],
          ["add_1273_1274_1275.out","add_1272_1275_1276.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1273.out","add_1273_1274_1275.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1274.out","add_1273_1274_1275.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1280_1281.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1267.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1267.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1268.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1268.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1269.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1269.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1270.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1270.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1271.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1271.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1272.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1272.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1273.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1273.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1274.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1274.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__707.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__712.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__717.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__722.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__727.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__732.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_785.out","add_785_799_800.in0"],
          ["add_output_cgra_stencil_1_798_799.out","add_785_799_800.in1"],
          ["self.out_output_cgra_stencil","add_785_799_800.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_786.out","add_786_797_798.in0"],
          ["add_787_796_797.out","add_786_797_798.in1"],
          ["add_output_cgra_stencil_1_798_799.in1","add_786_797_798.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_787.out","add_787_796_797.in0"],
          ["add_788_795_796.out","add_787_796_797.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_788.out","add_788_795_796.in0"],
          ["add_789_794_795.out","add_788_795_796.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_789.out","add_789_794_795.in0"],
          ["add_790_793_794.out","add_789_794_795.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_790.out","add_790_793_794.in0"],
          ["add_791_792_793.out","add_790_793_794.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_791.out","add_791_792_793.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_792.out","add_791_792_793.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_798_799.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_785.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_785.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_786.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_786.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_787.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_787.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_788.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_788.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_789.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_789.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_790.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_790.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_791.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_791.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_792.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_792.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_853_867_868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_854_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_859_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_853.out","add_853_867_868.in0"],
          ["add_output_cgra_stencil_2_866_867.out","add_853_867_868.in1"],
          ["self.out_output_cgra_stencil","add_853_867_868.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_854.out","add_854_865_866.in0"],
          ["add_855_864_865.out","add_854_865_866.in1"],
          ["add_output_cgra_stencil_2_866_867.in1","add_854_865_866.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_855.out","add_855_864_865.in0"],
          ["add_856_863_864.out","add_855_864_865.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_856.out","add_856_863_864.in0"],
          ["add_857_862_863.out","add_856_863_864.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_857.out","add_857_862_863.in0"],
          ["add_858_861_862.out","add_857_862_863.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_858.out","add_858_861_862.in0"],
          ["add_859_860_861.out","add_858_861_862.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_859.out","add_859_860_861.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_860.out","add_859_860_861.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_866_867.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_854.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_854.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_855.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_855.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_856.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_856.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_857.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_857.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_858.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_858.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_859.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_859.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_860.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_860.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_853.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_853.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
