<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/video_clock_for_DE_video_pll_0_video_pll.vo"
   type="VERILOG"
   library="video_pll" />
 <file
   path="simulation/submodules/video_clock_for_DE_video_pll_0.vhd"
   type="VHDL"
   library="video_pll_0" />
 <file path="simulation/video_clock_for_DE.vhd" type="VHDL" />
 <topLevel name="video_clock_for_DE" />
 <deviceFamily name="cyclonev" />
</simPackage>
