
---------- Begin Simulation Statistics ----------
final_tick                                  133736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699184                       # Number of bytes of host memory used
host_op_rate                                   121817                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.65                       # Real time elapsed on the host
host_tick_rate                              206317682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       40364                       # Number of instructions simulated
sim_ops                                         78958                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000134                       # Number of seconds simulated
sim_ticks                                   133736500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                   54                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                35                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                65                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              54                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               42                       # Number of indirect misses.
system.cpu.branchPred.lookups                      65                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       40364                       # Number of instructions committed
system.cpu.committedOps                         78958                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.626524                       # CPI: cycles per instruction
system.cpu.discardedOps                         17715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                       10346                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           187                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5772                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 71                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          152306                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150909                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16133                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.numCycles                           267473                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 299      0.38%      0.38% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   63066     79.87%     80.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                     92      0.12%     80.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      91      0.12%     80.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    71      0.09%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    374      0.47%     81.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    362      0.46%     81.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    330      0.42%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   638      0.81%     82.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  186      0.24%     82.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                14      0.02%     82.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                35      0.04%     83.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 7      0.01%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     83.04% # Class of committed instruction
system.cpu.op_class_0::MemRead                   7798      9.88%     92.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4642      5.88%     98.79% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               337      0.43%     99.22% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              616      0.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    78958                       # Class of committed instruction
system.cpu.tickCycles                          115167                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1036                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        74688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        74688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1167                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1343000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6207750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           996                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        79552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  97152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1269     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1271                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1008500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            412500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1494000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                      104                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 103                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                     104                       # number of overall hits
system.l2.demand_misses::.cpu.inst                893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                274                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               893                       # number of overall misses
system.l2.overall_misses::.cpu.data               274                       # number of overall misses
system.l2.overall_misses::total                  1167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21588000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         89369500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67781500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21588000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        89369500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.896586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918175                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.896586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918175                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75903.135498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78788.321168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76580.548415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75903.135498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78788.321168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76580.548415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77699500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18848000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77699500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.896586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.918175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.896586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.918175                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65903.135498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68788.321168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66580.548415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65903.135498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68788.321168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66580.548415                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          247                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              247                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          247                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          247                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 131                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10271500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10271500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78408.396947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78408.396947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68408.396947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68408.396947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67781500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67781500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.896586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75903.135498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75903.135498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.896586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65903.135498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65903.135498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11316500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11316500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.993056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79136.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79136.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9886500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9886500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.993056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69136.363636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69136.363636                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   739.853547                       # Cycle average of tags in use
system.l2.tags.total_refs                        1523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.305056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       543.738866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       196.114681                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.033187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.045157                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.071228                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13351                       # Number of tag accesses
system.l2.tags.data_accesses                    13351                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          57152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1167                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         427347807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         131123515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             558471322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    427347807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        427347807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        427347807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        131123515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            558471322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7991750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                29873000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6848.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25598.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.898734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.797963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.381491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     31.22%     31.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     24.05%     55.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     12.24%     67.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24     10.13%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.64%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      5.49%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.69%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.95%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      7.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  74688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       558.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    558.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     133643500                       # Total gap between requests
system.mem_ctrls.avgGap                     114518.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        57152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 427347807.068376958370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 131123515.270700216293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22302750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7570250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24975.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27628.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               440220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3520020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         45898110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         12704160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           73868190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.341283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     32638250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     96678250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4812360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         49856760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9370560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           75818835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.927017                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     23903250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    105413250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       133736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15137                       # number of overall hits
system.cpu.icache.overall_hits::total           15137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          996                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          996                       # number of overall misses
system.cpu.icache.overall_misses::total           996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71354000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71354000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16133                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16133                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16133                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16133                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061737                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061737                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061737                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061737                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71640.562249                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71640.562249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71640.562249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71640.562249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          996                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          996                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          996                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70358000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70358000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061737                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061737                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70640.562249                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70640.562249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70640.562249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70640.562249                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          996                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71640.562249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71640.562249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70640.562249                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70640.562249                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           477.403015                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16133                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.197791                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   477.403015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.466214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.466214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          749                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             33262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            33262                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        14882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            14882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        14882                       # number of overall hits
system.cpu.dcache.overall_hits::total           14882                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          381                       # number of overall misses
system.cpu.dcache.overall_misses::total           381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30302000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30302000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30302000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30302000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024962                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024962                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024962                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024962                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79532.808399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79532.808399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79532.808399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79532.808399                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22012500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22012500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22012500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22012500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018017                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80045.454545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80045.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80045.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80045.454545                       # average overall mshr miss latency
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81185.185185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81185.185185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80170.138889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80170.138889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17150000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17150000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78310.502283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78310.502283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79908.396947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79908.396947                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           194.231807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               15157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.116364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   194.231807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.189679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.189679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.263672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             30801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            30801                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    133736500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
