
<!DOCTYPE html>
<html>
  <head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>
      IDMA_DATA_NOC
    </title>
    <style>
      div{
          text-align: center;
      }

      body{ font-size: 0.8em; }
      p.regif-title{
          font-weight:800;
          font-size:1.2em;
      }
      td{
          white-space:pre-line; word-wrap: break-word; word-break: break-all;
      }
      td.fixWidth{
          min-width:50px;
          max-width:300px;
      }
      td.fixWidth2{
          min-width:50px;
          max-width:400px;
      }
      footer div p.info{
          font-weight:300;
          font-size:0.7em;
      }
      a {
        color:black;text-decoration:none;
      }
      a:hover {
          color:#09f;
      }


      .theme-default {
          border: 3px solid #000;
          border-collapse: collapse;
      }
      .theme-default td,
      .theme-default th{
          border: 1px solid #000;
          border-top: 1px dashed #555;
          border-bottom: 1px dashed #555;
          padding: 3px;
      }
      .theme-default th{
          background: #bbb;
      }
      .theme-default tbody td.reserved{
          color: #bbb;
          font-weight:200;
          background : #eee;
          /* text-decoration:line-through; */
          text-decoration-color:#888;
      }
      .theme-default tbody tr.reg{
          border-top: 2px solid #000;
      }


      .theme-spring{
          border-collapse: collapse;
          font-size: 1.0em;
          min-width: 800px;
          border-radius: 5px 5px 0 0 ;
          overflow: hidden;
          box-shadow: 0 -10px 20px rgba(0,0,0,0.15);
      }
      .theme-spring th,
      .theme-spring td {
          padding:5px 10px;
      }
      .theme-spring thead tr {
          background-color: #009879;
          color: #ffffff;
          text-align:center;
          font-weight: bold;
      }
      .theme-spring tbody tr{
          border-bottom: 1px solid #ddd;
      }
      .theme-spring tbody td{
          border: 1px solid #ddd;
      }
      .theme-spring tbody tr:last-of-type{
          border-bottom: 3px solid #009879;
      }
      .theme-spring tbody tr.active-row {
          font-weight: bold;
          color: #009879;
      }
      .theme-spring tbody td.reserved{
          color: #aaa;
          background : #fffff0;
          /* font-style:italic; */
          font-weight:200;
          font-size:1.0em;
      }
      .theme-spring tbody tr.green{
          background :#fffff0 ;
      }

    </style>
  </head>
  <body>
  <header align="center">
  <p class="regif-title"> IDMA_DATA_NOC register interface </p>
  </header>
  <div class="table">
  <table  align="center" class="theme-default">
      <br/>

      <thead>
        <tr align="center" >
          <th>AddressOffset</th>
          <th>RegName</th>
          <th>Description</th>
          <th>Width</th>
          <th>Section</th>
          <th>FieldName</th>
          <th>R/W</th>
          <th>Reset value</th>
          <th>Field-Description</th>
        </tr>
      <thead>

      <tbody>
          <tr class="reg" align="left">
            <td align="center" rowspan="2">0x0000</td>
            <td align="left" rowspan="2">RD_CFG_EN</td>
            <td class="fixWidth" align="center" rowspan="2">Enable DMA Read </td>
            <td align="center" rowspan="2">32</td>
            <td class="reserved">[31:1]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">31'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">rd_cfg_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">read config enable</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="2">0x0004</td>
            <td align="left" rowspan="2">RD_AFIFO_CONTROL</td>
            <td class="fixWidth" align="center" rowspan="2">Init DMA Read Address FIFO </td>
            <td align="center" rowspan="2">32</td>
            <td class="reserved">[31:1]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">31'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">rd_afifo_init</td>
            <td class="" align="center">W1P</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">read addr fifo init</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="4">0x0008</td>
            <td align="left" rowspan="4">RD_DFIFO_CONTROL</td>
            <td class="fixWidth" align="center" rowspan="4">Control DMA Read Data FIFO </td>
            <td align="center" rowspan="4">32</td>
            <td class="reserved">[31:24]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">8'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[23:16]</td>
            <td class="">rd_cfg_dfifo_thd</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">8'b0</td>
            <td class=" fixWidth2">read data fifo threshold</td>
                      </tr>          <tr align="left">
            <td class="reserved">[15:1]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">15'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
                      </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">rd_dfifo_init</td>
            <td class="" align="center">W1P</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">read data fifo init</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="6">0x000C</td>
            <td align="left" rowspan="6">RD_CTRL0</td>
            <td class="fixWidth" align="center" rowspan="6">Control DMA Read No.0 </td>
            <td align="center" rowspan="6">32</td>
            <td class="reserved">[31:8]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">24'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[7]</td>
            <td class="">rd_cfg_resi_mode</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">resi mode</td>
                      </tr>          <tr align="left">
            <td class="">[6]</td>
            <td class="">rd_cfg_arvld_hold_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">enable hold ar valid</td>
                      </tr>          <tr align="left">
            <td class="">[5]</td>
            <td class="">rd_cfg_cross4k_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">enable cross 4k</td>
                      </tr>          <tr align="left">
            <td class="">[4]</td>
            <td class="">rd_cfg_outstd_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">enable outstanding</td>
                      </tr>          <tr align="left">
            <td class="">[3:0]</td>
            <td class="">rd_cfg_outstd</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">4'b0</td>
            <td class=" fixWidth2">max outstanding num</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0010</td>
            <td align="left" rowspan="1">RD_RESI_FMAP_A</td>
            <td class="fixWidth" align="center" rowspan="1">Fmap A Address of DMA Read at Resi Mode </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">rd_cfg_resi_fmap_a_addr</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">resi mode A address</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0014</td>
            <td align="left" rowspan="1">RD_RESI_FMAP_B</td>
            <td class="fixWidth" align="center" rowspan="1">Fmap B Address of DMA Read at Resi Mode </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">rd_cfg_resi_fmap_b_addr</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">resi mode B address</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0018</td>
            <td align="left" rowspan="1">RD_RESI_ADDR_GAP</td>
            <td class="fixWidth" align="center" rowspan="1">Address Gap of DMA Read at Resi Mode </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">rd_cfg_resi_addr_gap</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">resi mode address gap</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x001C</td>
            <td align="left" rowspan="1">RD_RESI_LOOP_NUM</td>
            <td class="fixWidth" align="center" rowspan="1">Loop Number of DMA Read at Resi Mode </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">rd_cfg_resi_loop_num</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">resi mode loop number</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="2">0x0020</td>
            <td align="left" rowspan="2">WR_CFG_EN</td>
            <td class="fixWidth" align="center" rowspan="2">Enable DMA Write </td>
            <td align="center" rowspan="2">32</td>
            <td class="reserved">[31:1]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">31'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">wr_cfg_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">write config enable</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="2">0x0024</td>
            <td align="left" rowspan="2">WR_AFIFO_CONTROL</td>
            <td class="fixWidth" align="center" rowspan="2">Init DMA Write Address FIFO </td>
            <td align="center" rowspan="2">32</td>
            <td class="reserved">[31:1]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">31'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">wr_afifo_init</td>
            <td class="" align="center">W1P</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">write addr fifo init</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="4">0x0028</td>
            <td align="left" rowspan="4">WR_DFIFO_CONTROL</td>
            <td class="fixWidth" align="center" rowspan="4">Control DMA Write Data FIFO </td>
            <td align="center" rowspan="4">32</td>
            <td class="reserved">[31:24]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">8'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[23:16]</td>
            <td class="">wr_cfg_dfifo_thd</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">8'b0</td>
            <td class=" fixWidth2">write data fifo threshold</td>
                      </tr>          <tr align="left">
            <td class="reserved">[15:1]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">15'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
                      </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">wr_dfifo_init</td>
            <td class="" align="center">W1P</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">write data fifo init</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="7">0x002C</td>
            <td align="left" rowspan="7">WR_CTRL0</td>
            <td class="fixWidth" align="center" rowspan="7">Control DMA Write No.0 </td>
            <td align="center" rowspan="7">32</td>
            <td class="reserved">[31:9]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">23'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[8]</td>
            <td class="">wr_cfg_strb_force</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">force strb to ffffffff</td>
                      </tr>          <tr align="left">
            <td class="">[7]</td>
            <td class="">wr_cfg_arvld_hold_olen_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">wr enable hold aw len</td>
                      </tr>          <tr align="left">
            <td class="">[6]</td>
            <td class="">wr_cfg_arvld_hold_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">wr enable hold aw valid</td>
                      </tr>          <tr align="left">
            <td class="">[5]</td>
            <td class="">wr_cfg_cross4k_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">wr enable cross 4k</td>
                      </tr>          <tr align="left">
            <td class="">[4]</td>
            <td class="">wr_cfg_outstd_en</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">wr enable outstanding</td>
                      </tr>          <tr align="left">
            <td class="">[3:0]</td>
            <td class="">wr_cfg_outstd</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">4'b0</td>
            <td class=" fixWidth2">wr max outstanding num</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0030</td>
            <td align="left" rowspan="1">BASE_ADDR0</td>
            <td class="fixWidth" align="center" rowspan="1">Base Addr 0  </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">base_addr_0</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">Base Addr 0</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0034</td>
            <td align="left" rowspan="1">BASE_ADDR1</td>
            <td class="fixWidth" align="center" rowspan="1">Base Addr 1  </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">base_addr_1</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">Base Addr 1</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0038</td>
            <td align="left" rowspan="1">BASE_ADDR2</td>
            <td class="fixWidth" align="center" rowspan="1">Base Addr 2  </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">base_addr_2</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">Base Addr 2</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x003C</td>
            <td align="left" rowspan="1">BASE_ADDR3</td>
            <td class="fixWidth" align="center" rowspan="1">Base Addr 3  </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">base_addr_3</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">Base Addr 3</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0040</td>
            <td align="left" rowspan="1">BASE_ADDR4</td>
            <td class="fixWidth" align="center" rowspan="1">Base Addr 4  </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">base_addr_4</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">Base Addr 4</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="1">0x0044</td>
            <td align="left" rowspan="1">BASE_ADDR5</td>
            <td class="fixWidth" align="center" rowspan="1">Base Addr 5  </td>
            <td align="center" rowspan="1">32</td>
            <td class="">[31:0]</td>
            <td class="">base_addr_5</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">32'b0</td>
            <td class=" fixWidth2">Base Addr 5</td>
          </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="2">0x0048</td>
            <td align="left" rowspan="2">RD_CNT</td>
            <td class="fixWidth" align="center" rowspan="2">DMA read in Count </td>
            <td align="center" rowspan="2">32</td>
            <td class="reserved">[31:16]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">16'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[15:0]</td>
            <td class="">debug_dma_rd_in_cnt</td>
            <td class="" align="center">RO</td>
            <td class="" align="right">16'b0</td>
            <td class=" fixWidth2">DMA read in Count</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="2">0x004C</td>
            <td align="left" rowspan="2">WR_CNT</td>
            <td class="fixWidth" align="center" rowspan="2">DMA write out Count </td>
            <td align="center" rowspan="2">32</td>
            <td class="reserved">[31:16]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">16'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[15:0]</td>
            <td class="">debug_dma_wr_out_cnt</td>
            <td class="" align="center">RO</td>
            <td class="" align="right">16'b0</td>
            <td class=" fixWidth2">DMA write out Count</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="3">0x0050</td>
            <td align="left" rowspan="3">INTR_INT_RAW</td>
            <td class="fixWidth" align="center" rowspan="3">Interrupt Raw status Register<br> set when event <br> clear when write 1 </td>
            <td align="center" rowspan="3">32</td>
            <td class="reserved">[31:2]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">30'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[1]</td>
            <td class="">rd_done_intr_raw</td>
            <td class="" align="center">W1C</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">raw, default 0</td>
                      </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">wr_done_intr_raw</td>
            <td class="" align="center">W1C</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">raw, default 0</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="3">0x0054</td>
            <td align="left" rowspan="3">INTR_INT_MASK</td>
            <td class="fixWidth" align="center" rowspan="3">Interrupt Mask   Register<br>1: int off<br>0: int open<br> default 1, int off </td>
            <td align="center" rowspan="3">32</td>
            <td class="reserved">[31:2]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">30'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[1]</td>
            <td class="">rd_done_intr_mask</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'h1</td>
            <td class=" fixWidth2">mask, default 1, int off</td>
                      </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">wr_done_intr_mask</td>
            <td class="" align="center">RW</td>
            <td class="" align="right">1'h1</td>
            <td class=" fixWidth2">mask, default 1, int off</td>
                      </tr>          <tr class="reg" align="left">
            <td align="center" rowspan="3">0x0058</td>
            <td align="left" rowspan="3">INTR_INT_STATUS</td>
            <td class="fixWidth" align="center" rowspan="3">Interrupt status Register<br>  status = raw && (!mask) </td>
            <td align="center" rowspan="3">32</td>
            <td class="reserved">[31:2]</td>
            <td class="reserved">--</td>
            <td class="reserved" align="center">NA</td>
            <td class="reserved" align="right">30'b0</td>
            <td class="reserved fixWidth2">Reserved</td>
          </tr>          <tr align="left">
            <td class="">[1]</td>
            <td class="">rd_done_intr_status</td>
            <td class="" align="center">RO</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">stauts default 0</td>
                      </tr>          <tr align="left">
            <td class="">[0]</td>
            <td class="">wr_done_intr_status</td>
            <td class="" align="center">RO</td>
            <td class="" align="right">1'b0</td>
            <td class=" fixWidth2">stauts default 0</td>
                      </tr>
      </tbody>
  </table>
  </div>
  <footer align="center">
  <div> <p class="info">Powered by <a href="https://spinalhdl.github.io/SpinalDoc-RTD/"> SpinalHDL </a> </p> </div>
  <div> <p class="info"> Fri Jul 12 09:29:13 CST 2024 </p> </div>
  </footer>
  </body>
</html>
