# system info AlarmClock_tb on 2024.08.19.17:28:37
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1724110107
#
#
# Files generated for AlarmClock_tb on 2024.08.19.17:28:37
files:
filepath,kind,attributes,module,is_top
AlarmClock/testbench/AlarmClock_tb/simulation/AlarmClock_tb.v,VERILOG,,AlarmClock_tb,true
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock.v,VERILOG,,AlarmClock,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_Timer.v,VERILOG,,AlarmClock_Timer,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu.v,VERILOG,,AlarmClock_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_jtag.v,VERILOG,,AlarmClock_jtag,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_memory.hex,HEX,,AlarmClock_memory,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_memory.v,VERILOG,,AlarmClock_memory,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_pio_0.v,VERILOG,,AlarmClock_pio_0,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_pio_1.v,VERILOG,,AlarmClock_pio_1,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0.v,VERILOG,,AlarmClock_mm_interconnect_0,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_irq_mapper.sv,SYSTEM_VERILOG,,AlarmClock_irq_mapper,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu.sdc,SDC,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu.v,VERILOG,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_debug_slave_sysclk.v,VERILOG,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_debug_slave_tck.v,VERILOG,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_debug_slave_wrapper.v,VERILOG,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_nios2_waves.do,OTHER,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_ociram_default_contents.dat,DAT,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_ociram_default_contents.hex,HEX,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_ociram_default_contents.mif,MIF,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_rf_ram_a.dat,DAT,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_rf_ram_a.hex,HEX,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_rf_ram_a.mif,MIF,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_rf_ram_b.dat,DAT,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_rf_ram_b.hex,HEX,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_rf_ram_b.mif,MIF,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_cpu_cpu_test_bench.v,VERILOG,,AlarmClock_cpu_cpu,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_router,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_router_001,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_router_002,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_router_003,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_cmd_demux,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_cmd_demux_001,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_cmd_mux,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_cmd_mux,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_cmd_mux_001,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_cmd_mux_001,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_rsp_demux,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_rsp_mux,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_rsp_mux,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_rsp_mux_001,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_rsp_mux_001,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,AlarmClock_mm_interconnect_0_avalon_st_adapter,false
AlarmClock/testbench/AlarmClock_tb/simulation/submodules/AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
AlarmClock_tb.AlarmClock_inst,AlarmClock
AlarmClock_tb.AlarmClock_inst.Timer,AlarmClock_Timer
AlarmClock_tb.AlarmClock_inst.cpu,AlarmClock_cpu
AlarmClock_tb.AlarmClock_inst.cpu.cpu,AlarmClock_cpu_cpu
AlarmClock_tb.AlarmClock_inst.jtag,AlarmClock_jtag
AlarmClock_tb.AlarmClock_inst.memory,AlarmClock_memory
AlarmClock_tb.AlarmClock_inst.pio_0,AlarmClock_pio_0
AlarmClock_tb.AlarmClock_inst.pio_1,AlarmClock_pio_1
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0,AlarmClock_mm_interconnect_0
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.memory_s1_translator,altera_merlin_slave_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.Timer_s1_translator,altera_merlin_slave_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.memory_s1_agent,altera_merlin_slave_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.Timer_s1_agent,altera_merlin_slave_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.Timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router,AlarmClock_mm_interconnect_0_router
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_001,AlarmClock_mm_interconnect_0_router_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_002,AlarmClock_mm_interconnect_0_router_002
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_005,AlarmClock_mm_interconnect_0_router_002
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_006,AlarmClock_mm_interconnect_0_router_002
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_007,AlarmClock_mm_interconnect_0_router_002
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_003,AlarmClock_mm_interconnect_0_router_003
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.router_004,AlarmClock_mm_interconnect_0_router_003
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_demux,AlarmClock_mm_interconnect_0_cmd_demux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_demux_001,AlarmClock_mm_interconnect_0_cmd_demux_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_demux_001,AlarmClock_mm_interconnect_0_cmd_demux_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_demux_002,AlarmClock_mm_interconnect_0_cmd_demux_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_mux,AlarmClock_mm_interconnect_0_cmd_mux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_mux_003,AlarmClock_mm_interconnect_0_cmd_mux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_mux_004,AlarmClock_mm_interconnect_0_cmd_mux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_mux_005,AlarmClock_mm_interconnect_0_cmd_mux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_mux_001,AlarmClock_mm_interconnect_0_cmd_mux_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.cmd_mux_002,AlarmClock_mm_interconnect_0_cmd_mux_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_demux,AlarmClock_mm_interconnect_0_rsp_demux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_demux_003,AlarmClock_mm_interconnect_0_rsp_demux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_demux_004,AlarmClock_mm_interconnect_0_rsp_demux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_demux_005,AlarmClock_mm_interconnect_0_rsp_demux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_mux,AlarmClock_mm_interconnect_0_rsp_mux
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.rsp_mux_001,AlarmClock_mm_interconnect_0_rsp_mux_001
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter,AlarmClock_mm_interconnect_0_avalon_st_adapter
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_001,AlarmClock_mm_interconnect_0_avalon_st_adapter
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_002,AlarmClock_mm_interconnect_0_avalon_st_adapter
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_003,AlarmClock_mm_interconnect_0_avalon_st_adapter
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_004,AlarmClock_mm_interconnect_0_avalon_st_adapter
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_005,AlarmClock_mm_interconnect_0_avalon_st_adapter
AlarmClock_tb.AlarmClock_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,AlarmClock_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClock_tb.AlarmClock_inst.irq_mapper,AlarmClock_irq_mapper
AlarmClock_tb.AlarmClock_inst.rst_controller,altera_reset_controller
AlarmClock_tb.AlarmClock_inst_clk_bfm,altera_avalon_clock_source
AlarmClock_tb.AlarmClock_inst_inputs_bfm,altera_conduit_bfm
AlarmClock_tb.AlarmClock_inst_leds_bfm,altera_conduit_bfm_0002
AlarmClock_tb.AlarmClock_inst_reset_bfm,altera_avalon_reset_source
