$date
	Sat Oct 15 12:12:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Arithmetic_Unit_Tb $end
$scope module Arithmetic_Unit_Dut $end
$var wire 8 ! In1 [7:0] $end
$var wire 8 " In2 [7:0] $end
$var wire 4 # Op [3:0] $end
$var reg 8 $ Out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#5
b10 $
b1 "
b1 !
b1 #
#15
b1100 $
b1001 "
b11 !
