--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     4.833ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y156.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y157.F4      net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y157.X       Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X9Y156.G2      net (fanout=2)        0.387   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y156.X       Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y156.G1      net (fanout=1)        0.379   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y156.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X10Y158.F2     net (fanout=1)        0.322   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X10Y158.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (3.458ns logic, 1.375ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.103ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y156.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y157.F4      net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y157.X       Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X6Y156.BY      net (fanout=2)        0.378   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y156.CLK     Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (1.438ns logic, 0.665ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.485ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y156.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y157.F4      net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y157.CLK     Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (1.198ns logic, 0.287ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.113ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y156.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y157.F4      net (fanout=1)        0.230   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y157.CLK     Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.883ns logic, 0.230ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.596ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y156.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y157.F4      net (fanout=1)        0.230   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y157.X       Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X6Y156.BY      net (fanout=2)        0.302   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y156.CLK     Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (1.064ns logic, 0.532ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.781ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.781ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y156.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y157.F4      net (fanout=1)        0.230   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y157.X       Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X9Y156.G2      net (fanout=2)        0.310   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y156.X       Tif5x                 0.633   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y156.G1      net (fanout=1)        0.303   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X8Y156.X       Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X10Y158.F2     net (fanout=1)        0.258   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X10Y158.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (2.680ns logic, 1.101ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.805ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.805ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y196.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X50Y195.F3     net (fanout=2)        0.358   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X50Y195.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y155.G3      net (fanout=10)       3.916   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (1.758ns logic, 5.047ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.529ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.529ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y171.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X19Y165.G2     net (fanout=4)        2.623   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X19Y165.Y      Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y155.G4      net (fanout=9)        1.516   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.529ns (1.617ns logic, 4.912ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.986ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.986ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y182.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y180.F1     net (fanout=5)        0.505   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y180.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y155.G1      net (fanout=10)       3.051   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (1.657ns logic, 4.329ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.944ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.944ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y182.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y180.F3     net (fanout=5)        0.434   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y180.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y155.G1      net (fanout=10)       3.051   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (1.686ns logic, 4.258ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.932ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.932ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y182.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y180.F4     net (fanout=5)        0.350   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X40Y180.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y155.G1      net (fanout=10)       3.051   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (1.758ns logic, 4.174ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.930ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y182.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y180.F2     net (fanout=4)        0.423   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y180.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y155.G1      net (fanout=10)       3.051   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.683ns logic, 4.247ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.901ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.901ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y168.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X17Y154.F4     net (fanout=10)       2.783   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X17Y154.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y155.G2      net (fanout=1)        0.626   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.719ns logic, 4.182ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.892ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.892ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y168.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y154.F3     net (fanout=10)       2.849   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y154.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y155.G2      net (fanout=1)        0.626   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.644ns logic, 4.248ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.795ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.795ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y169.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X17Y154.F2     net (fanout=10)       2.677   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X17Y154.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y155.G2      net (fanout=1)        0.626   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (1.719ns logic, 4.076ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.488ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.488ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y171.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X19Y165.G4     net (fanout=3)        1.553   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X19Y165.Y      Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y155.G4      net (fanout=9)        1.516   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (1.646ns logic, 3.842ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.108ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.108ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y169.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X17Y154.F1     net (fanout=10)       2.065   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X17Y154.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y155.G2      net (fanout=1)        0.626   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y155.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y156.CLK     net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (1.644ns logic, 3.464ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.303ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y203.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X88Y203.BY     net (fanout=7)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X88Y203.CLK    Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.876ns logic, 0.427ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y203.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X88Y203.BY     net (fanout=7)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X88Y203.CLK    Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y9.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y8.G4       net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X59Y8.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (1.125ns logic, 0.289ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y8.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y8.BX       net (fanout=2)        0.640   ftop/clkN210/unlock2
    SLICE_X59Y8.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.695ns logic, 0.640ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y8.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y8.BX       net (fanout=2)        0.512   ftop/clkN210/unlock2
    SLICE_X59Y8.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.481ns logic, 0.512ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y9.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y8.G4       net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X59Y8.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.825ns logic, 0.232ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.877ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.358 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y190.G3    net (fanout=5)        0.357   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y180.G3    net (fanout=7)        0.385   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X108Y180.F1    net (fanout=5)        0.842   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X108Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (4.769ns logic, 3.039ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y190.G3    net (fanout=5)        0.357   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y182.G2    net (fanout=11)       0.460   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X111Y183.G3    net (fanout=2)        0.066   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (5.276ns logic, 2.546ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.439 - 0.523)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y127.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X87Y126.F1     net (fanout=5)        0.707   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X87Y126.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y126.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y126.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X86Y121.F4     net (fanout=3)        0.537   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X86Y121.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.G4     net (fanout=7)        0.515   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X78Y119.G2     net (fanout=40)       1.261   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X78Y119.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N40
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X79Y119.SR     net (fanout=1)        1.049   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X79Y119.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (3.717ns logic, 4.069ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.358 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X104Y190.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y180.G3    net (fanout=7)        0.385   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X108Y180.F1    net (fanout=5)        0.842   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X108Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (4.694ns logic, 3.104ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.358 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y190.G4    net (fanout=5)        0.414   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y180.G3    net (fanout=7)        0.385   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X108Y180.F1    net (fanout=5)        0.842   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X108Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (4.697ns logic, 3.096ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.358 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3
    SLICE_X104Y190.F1    net (fanout=6)        1.114   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y180.G3    net (fanout=7)        0.385   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X108Y180.F1    net (fanout=5)        0.842   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X108Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (4.052ns logic, 3.740ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X104Y190.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y182.G2    net (fanout=11)       0.460   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X111Y183.G3    net (fanout=2)        0.066   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (5.201ns logic, 2.611ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y190.G4    net (fanout=5)        0.414   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y182.G2    net (fanout=11)       0.460   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X111Y183.G3    net (fanout=2)        0.066   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (5.204ns logic, 2.603ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.806ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3
    SLICE_X104Y190.F1    net (fanout=6)        1.114   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y182.G2    net (fanout=11)       0.460   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X111Y183.G3    net (fanout=2)        0.066   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.806ns (4.559ns logic, 3.247ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y190.G3    net (fanout=5)        0.357   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y180.G3    net (fanout=7)        0.408   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X107Y182.F2    net (fanout=3)        0.861   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X107Y182.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (4.660ns logic, 3.081ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X104Y190.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y180.G3    net (fanout=7)        0.408   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X107Y182.F2    net (fanout=3)        0.861   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X107Y182.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (4.585ns logic, 3.146ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y190.G3    net (fanout=5)        0.357   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X109Y183.F4    net (fanout=11)       0.175   ftop/gbe0/gmac/gmac/N2
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X111Y183.G4    net (fanout=3)        0.292   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (5.277ns logic, 2.487ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y190.G4    net (fanout=5)        0.414   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y180.G3    net (fanout=7)        0.408   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X107Y182.F2    net (fanout=3)        0.861   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X107Y182.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (4.588ns logic, 3.138ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3
    SLICE_X104Y190.F1    net (fanout=6)        1.114   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X111Y181.G4    net (fanout=11)       0.480   ftop/gbe0/gmac/gmac/N2
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X111Y180.G3    net (fanout=7)        0.408   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X111Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X107Y182.F2    net (fanout=3)        0.861   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X107Y182.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (3.943ns logic, 3.782ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X104Y190.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X109Y183.F4    net (fanout=11)       0.175   ftop/gbe0/gmac/gmac/N2
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X111Y183.G4    net (fanout=3)        0.292   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (5.202ns logic, 2.552ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.439 - 0.532)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y127.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X87Y127.BX     net (fanout=27)       0.717   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X87Y127.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y126.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y126.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X86Y121.F4     net (fanout=3)        0.537   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X86Y121.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.G4     net (fanout=7)        0.515   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X78Y119.G2     net (fanout=40)       1.261   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X78Y119.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N40
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X79Y119.SR     net (fanout=1)        1.049   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X79Y119.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (3.625ns logic, 4.079ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.439 - 0.532)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y127.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X87Y126.BX     net (fanout=27)       0.717   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X87Y126.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y126.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y126.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X86Y121.F4     net (fanout=3)        0.537   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X86Y121.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.G4     net (fanout=7)        0.515   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X78Y119.G2     net (fanout=40)       1.261   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X78Y119.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N40
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X79Y119.SR     net (fanout=1)        1.049   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X79Y119.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (3.625ns logic, 4.079ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y190.G4    net (fanout=5)        0.414   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X109Y183.F4    net (fanout=11)       0.175   ftop/gbe0/gmac/gmac/N2
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X111Y183.G4    net (fanout=3)        0.292   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (5.205ns logic, 2.544ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.748ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.379 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_3
    SLICE_X104Y190.F1    net (fanout=6)        1.114   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y190.F4    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X109Y183.G4    net (fanout=4)        0.798   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X109Y183.F4    net (fanout=11)       0.175   ftop/gbe0/gmac/gmac/N2
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X111Y183.G4    net (fanout=3)        0.292   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X111Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X111Y183.F4    net (fanout=10)       0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X111Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X110Y180.F3    net (fanout=4)        0.574   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X110Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (4.560ns logic, 3.188ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.692ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.439 - 0.529)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X87Y126.G1     net (fanout=5)        0.541   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X87Y126.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y126.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y126.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X86Y121.F4     net (fanout=3)        0.537   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X86Y121.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.G4     net (fanout=7)        0.515   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y121.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X78Y119.G2     net (fanout=40)       1.261   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X78Y119.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N40
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X79Y119.SR     net (fanout=1)        1.049   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X79Y119.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (3.789ns logic, 3.903ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.516 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y127.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X110Y127.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X110Y127.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.516 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y127.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X110Y127.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X110Y127.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.348ns logic, 0.311ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.447 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y139.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X104Y139.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X104Y139.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.447 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y139.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X104Y139.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X104Y139.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.450 - 0.416)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_5 to ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    SLICE_X108Y145.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
    SLICE_X108Y145.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.289ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.450 - 0.416)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_5 to ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    SLICE_X108Y145.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
    SLICE_X108Y145.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.290ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X110Y143.BY    net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X110Y143.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X110Y143.BY    net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X110Y143.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_26 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.083 - 0.063)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_26 to ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y129.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_26
    SLICE_X108Y130.BY    net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
    SLICE_X108Y130.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<26>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.289ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_26 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.083 - 0.063)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_26 to ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y129.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_26
    SLICE_X108Y130.BY    net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
    SLICE_X108Y130.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<26>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.290ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.380 - 0.355)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y133.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X100Y132.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X100Y132.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.347ns logic, 0.344ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.380 - 0.355)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y133.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X100Y132.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X100Y132.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.348ns logic, 0.344ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.020 - 0.011)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y155.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X112Y157.BY    net (fanout=2)        0.332   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X112Y157.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.347ns logic, 0.332ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.020 - 0.011)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y155.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X112Y157.BY    net (fanout=2)        0.332   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X112Y157.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.348ns logic, 0.332ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.075 - 0.052)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X108Y128.BY    net (fanout=2)        0.437   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X108Y128.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.289ns logic, 0.437ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.075 - 0.052)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X108Y128.BY    net (fanout=2)        0.437   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X108Y128.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.290ns logic, 0.437ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.748 - 0.684)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_36 to ftop/gbe0/gmac/rxF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_36
    SLICE_X104Y137.BY    net (fanout=2)        0.506   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
    SLICE_X104Y137.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<36>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.289ns logic, 0.506ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.748 - 0.684)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_36 to ftop/gbe0/gmac/rxF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_36
    SLICE_X104Y137.BY    net (fanout=2)        0.506   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
    SLICE_X104Y137.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<36>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.290ns logic, 0.506ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y114.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X81Y115.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X81Y115.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y195.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X105Y194.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X105Y194.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X106Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X106Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X106Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X106Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X104Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X104Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X98Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X98Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X112Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X112Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X112Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X112Y136.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.959ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.654 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (2.457ns logic, 4.462ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.654 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (2.457ns logic, 4.462ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.654 - 0.719)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y71.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (2.950ns logic, 3.816ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.654 - 0.719)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y71.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (2.950ns logic, 3.816ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.404 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y71.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y71.G4     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (3.051ns logic, 3.696ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.404 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y71.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y71.G4     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (3.051ns logic, 3.696ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.688 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y47.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y47.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (2.457ns logic, 4.231ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.688 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y46.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y46.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (2.457ns logic, 4.231ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.688 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y46.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y46.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (2.457ns logic, 4.231ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.688 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y47.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y47.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (2.457ns logic, 4.231ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y50.CE     net (fanout=17)       2.346   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y50.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.673ns (2.457ns logic, 4.216ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y50.CE     net (fanout=17)       2.346   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y50.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.673ns (2.457ns logic, 4.216ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y46.CE     net (fanout=17)       2.346   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y46.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.673ns (2.457ns logic, 4.216ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X110Y73.F4     net (fanout=3)        0.945   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.G3     net (fanout=2)        0.308   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X114Y46.CE     net (fanout=17)       2.346   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X114Y46.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.673ns (2.457ns logic, 4.216ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.654 - 0.662)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y71.F3     net (fanout=20)       0.853   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (2.418ns logic, 4.202ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.654 - 0.662)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y71.F3     net (fanout=20)       0.853   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       2.592   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (2.418ns logic, 4.202ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y71.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y47.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y47.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (2.950ns logic, 3.585ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y71.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y46.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y46.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (2.950ns logic, 3.585ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y71.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y47.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y47.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (2.950ns logic, 3.585ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y71.G2     net (fanout=4)        0.445   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y71.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y71.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y71.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.G1     net (fanout=2)        0.140   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y70.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y68.G4     net (fanout=34)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y68.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y46.CE     net (fanout=17)       2.361   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y46.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (2.950ns logic, 3.585ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.421 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y82.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X107Y83.BX     net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X107Y83.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.469 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y56.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X115Y56.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X115Y56.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.010 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y89.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y91.G3     net (fanout=13)       0.330   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.418ns logic, 0.330ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.010 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y89.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y91.G3     net (fanout=13)       0.330   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.418ns logic, 0.330ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.010 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y89.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y90.G3     net (fanout=13)       0.330   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.418ns logic, 0.330ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.010 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y89.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y90.G3     net (fanout=13)       0.330   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.418ns logic, 0.330ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y60.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X113Y61.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X113Y61.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y84.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X101Y85.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X101Y85.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.010 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y83.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X109Y84.BX     net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X109Y84.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y61.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X111Y61.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X111Y61.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.474 - 0.399)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y56.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X112Y57.BX     net (fanout=2)        0.375   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X112Y57.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.498ns logic, 0.375ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y60.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X110Y61.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X110Y61.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.474 - 0.399)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y56.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X112Y57.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X112Y57.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y58.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X112Y59.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X112Y59.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.422 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y87.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y85.G2     net (fanout=13)       0.536   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.416ns logic, 0.536ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.422 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y87.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y85.G2     net (fanout=13)       0.536   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y85.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.416ns logic, 0.536ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X101Y77.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X101Y77.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.421 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y82.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X107Y83.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X107Y83.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.010 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X109Y84.BY     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X109Y84.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.541ns logic, 0.316ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y85.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X102Y87.BX     net (fanout=7)        0.389   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X102Y87.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.498ns logic, 0.389ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y84.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y84.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y84.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y84.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y85.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y85.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y87.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X104Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X104Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X104Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X104Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y84.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y84.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X107Y98.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X107Y98.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X107Y84.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X107Y84.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.652ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 0)
  Clock Path Skew:      -4.864ns (-1.389 - 3.475)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y49.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y62.SR      net (fanout=3)        0.831   ftop/clkN210/rstInD
    SLICE_X73Y62.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.957ns logic, 0.831ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 0)
  Clock Path Skew:      -3.404ns (-0.624 - 2.780)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y49.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y62.SR      net (fanout=3)        0.665   ftop/clkN210/rstInD
    SLICE_X73Y62.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.709ns logic, 0.665ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y62.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y62.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y62.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106051495 paths analyzed, 52634 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.793ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.636ns (Levels of Logic = 16)
  Clock Path Skew:      -0.157ns (0.379 - 0.536)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y137.F1     net (fanout=4)        0.622   ftop/edp0/N283
    SLICE_X55Y137.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X51Y135.F3     net (fanout=3)        0.512   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.636ns (10.675ns logic, 8.961ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.593ns (Levels of Logic = 16)
  Clock Path Skew:      -0.157ns (0.379 - 0.536)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y137.F1     net (fanout=4)        0.622   ftop/edp0/N283
    SLICE_X55Y137.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X51Y135.F3     net (fanout=3)        0.512   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X48Y131.F1     net (fanout=3)        0.838   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.593ns (10.621ns logic, 8.972ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.588ns (Levels of Logic = 16)
  Clock Path Skew:      -0.157ns (0.379 - 0.536)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y136.F4     net (fanout=4)        0.519   ftop/edp0/N283
    SLICE_X55Y136.X      Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X53Y133.G3     net (fanout=24)       0.612   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X53Y133.Y      Tilo                  0.561   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X52Y134.F1     net (fanout=2)        0.379   ftop/edp0/N2942
    SLICE_X52Y134.X      Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X48Y132.G3     net (fanout=20)       0.550   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X48Y132.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X48Y132.F4     net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X48Y132.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X47Y131.G3     net (fanout=10)       0.648   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X47Y131.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<4>4
                                                       ftop/edp0/x__h55198_and0012<0>51
    SLICE_X51Y134.F4     net (fanout=8)        0.590   ftop/edp0/N221
    SLICE_X51Y134.X      Tilo                  0.562   ftop/edp0/x__h55198_and0012<0>4
                                                       ftop/edp0/x__h55198_and0012<0>4
    SLICE_X45Y127.F3     net (fanout=1)        0.745   ftop/edp0/x__h55198_and0012<0>4
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.588ns (10.660ns logic, 8.928ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.526ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y136.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X56Y137.G3     net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X48Y134.F2     net (fanout=3)        0.357   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.526ns (11.297ns logic, 8.229ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.510ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y137.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X56Y137.G4     net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X48Y134.F2     net (fanout=3)        0.357   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.510ns (11.297ns logic, 8.213ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.555ns (Levels of Logic = 15)
  Clock Path Skew:      -0.157ns (0.379 - 0.536)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y136.F4     net (fanout=4)        0.519   ftop/edp0/N283
    SLICE_X55Y136.X      Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X49Y135.G2     net (fanout=24)       1.420   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.555ns (10.113ns logic, 9.442ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.484ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y136.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X56Y137.G3     net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X51Y135.F4     net (fanout=3)        0.084   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.484ns (11.258ns logic, 8.226ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y136.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X56Y137.G3     net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X48Y134.F2     net (fanout=3)        0.357   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X48Y131.F1     net (fanout=3)        0.838   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.483ns (11.243ns logic, 8.240ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_693 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.354ns (Levels of Logic = 13)
  Clock Path Skew:      -0.325ns (0.674 - 0.999)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_693
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y136.F4     net (fanout=4)        0.519   ftop/edp0/N283
    SLICE_X55Y136.X      Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X55Y134.G1     net (fanout=24)       0.511   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X55Y134.Y      Tilo                  0.561   ftop/edp0/N272
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW2
    SLICE_X50Y135.F1     net (fanout=2)        0.637   ftop/edp0/N3812
    SLICE_X50Y135.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X42Y137.G2     net (fanout=906)      1.096   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X42Y137.Y      Tilo                  0.616   ftop/edp0/N2141
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X47Y122.G3     net (fanout=20)       1.507   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>
    SLICE_X47Y122.Y      Tilo                  0.561   ftop/edp0/x__h55198<141>
                                                       ftop/edp0/x__h55198_and0001<1>_SW0
    SLICE_X47Y122.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_and0001<1>_SW0/O
    SLICE_X47Y122.X      Tilo                  0.562   ftop/edp0/x__h55198<141>
                                                       ftop/edp0/x__h55198_and0001<1>
    SLICE_X37Y129.F2     net (fanout=4)        1.658   ftop/edp0/x__h55198<141>
    SLICE_X37Y129.X      Tilo                  0.562   ftop/edp0/Sh4141
                                                       ftop/edp0/Sh41411
    SLICE_X32Y136.F4     net (fanout=5)        1.330   ftop/edp0/Sh4141
    SLICE_X32Y136.X      Tif5x                 0.853   ftop/edp0/Sh4949
                                                       ftop/edp0/Sh494929_G
                                                       ftop/edp0/Sh494929
    SLICE_X28Y135.G1     net (fanout=4)        0.653   ftop/edp0/Sh4949
    SLICE_X28Y135.Y      Tilo                  0.616   ftop/edp0/Sh5781
                                                       ftop/edp0/Sh5781_SW2
    SLICE_X28Y135.F1     net (fanout=1)        0.373   ftop/edp0/Sh5781_SW2/O
    SLICE_X28Y135.X      Tilo                  0.601   ftop/edp0/Sh5781
                                                       ftop/edp0/Sh5781
    SLICE_X26Y134.F3     net (fanout=8)        1.162   ftop/edp0/Sh5781
    SLICE_X26Y134.X      Tif5x                 0.853   ftop/edp0/Sh6581
                                                       ftop/edp0/Sh6581_G
                                                       ftop/edp0/Sh6581
    SLICE_X23Y134.F3     net (fanout=3)        0.577   ftop/edp0/Sh6581
    SLICE_X23Y134.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<693>
                                                       ftop/edp0/edp_dgdpTx_vec_693_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_693
    -------------------------------------------------  ---------------------------
    Total                                     19.354ns (8.707ns logic, 10.647ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_680 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.433ns (Levels of Logic = 15)
  Clock Path Skew:      -0.245ns (0.754 - 0.999)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_680
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y137.F1     net (fanout=4)        0.622   ftop/edp0/N283
    SLICE_X55Y137.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X51Y135.F3     net (fanout=3)        0.512   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X45Y131.F3     net (fanout=3)        0.516   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X45Y131.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X40Y128.G3     net (fanout=7)        0.644   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X40Y128.Y      Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X43Y124.G1     net (fanout=16)       0.975   ftop/edp0/N142
    SLICE_X43Y124.Y      Tilo                  0.561   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>_SW0
    SLICE_X43Y124.F2     net (fanout=1)        0.351   ftop/edp0/x__h55198_and0005<3>_SW0/O
    SLICE_X43Y124.X      Tilo                  0.562   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>
    SLICE_X42Y142.G2     net (fanout=4)        1.181   ftop/edp0/x__h55198<103>
    SLICE_X42Y142.X      Tif5x                 0.853   ftop/edp0/Sh4104
                                                       ftop/edp0/Sh4104_F
                                                       ftop/edp0/Sh4104
    SLICE_X41Y144.G3     net (fanout=4)        0.341   ftop/edp0/Sh4104
    SLICE_X41Y144.X      Tif5x                 0.791   ftop/edp0/Sh4904
                                                       ftop/edp0/Sh490430_F
                                                       ftop/edp0/Sh490430
    SLICE_X40Y158.G1     net (fanout=4)        1.504   ftop/edp0/Sh4904
    SLICE_X40Y158.X      Tif5x                 0.853   ftop/edp0/Sh5704
                                                       ftop/edp0/Sh570431_F
                                                       ftop/edp0/Sh570431
    SLICE_X37Y160.G4     net (fanout=7)        0.885   ftop/edp0/Sh5704
    SLICE_X37Y160.Y      Tilo                  0.561   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568_SW0
    SLICE_X37Y160.F2     net (fanout=1)        0.576   ftop/edp0/Sh6568_SW0/O
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568
    SLICE_X36Y158.G4     net (fanout=3)        0.361   ftop/edp0/Sh6568
    SLICE_X36Y158.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<681>
                                                       ftop/edp0/edp_dgdpTx_vec_680_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_680
    -------------------------------------------------  ---------------------------
    Total                                     19.433ns (9.996ns logic, 9.437ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.468ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y137.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X56Y137.G4     net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X51Y135.F4     net (fanout=3)        0.084   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.468ns (11.258ns logic, 8.210ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.467ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y137.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X56Y137.G4     net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X48Y134.F2     net (fanout=3)        0.357   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X48Y131.F1     net (fanout=3)        0.838   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.467ns (11.243ns logic, 8.224ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.512ns (Levels of Logic = 15)
  Clock Path Skew:      -0.157ns (0.379 - 0.536)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y136.F4     net (fanout=4)        0.519   ftop/edp0/N283
    SLICE_X55Y136.X      Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X49Y135.G2     net (fanout=24)       1.420   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X48Y131.F1     net (fanout=3)        0.838   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.512ns (10.059ns logic, 9.453ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.441ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y136.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X56Y137.G3     net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X51Y135.F4     net (fanout=3)        0.084   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X48Y131.F1     net (fanout=3)        0.838   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.441ns (11.204ns logic, 8.237ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.425ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.379 - 0.584)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y137.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X56Y137.G4     net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X51Y135.F4     net (fanout=3)        0.084   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X48Y131.F1     net (fanout=3)        0.838   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.425ns (11.204ns logic, 8.221ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.465ns (Levels of Logic = 16)
  Clock Path Skew:      -0.157ns (0.379 - 0.536)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y137.F1     net (fanout=4)        0.622   ftop/edp0/N283
    SLICE_X55Y137.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X48Y134.F4     net (fanout=3)        0.572   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.465ns (10.714ns logic, 8.751ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_680 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.323ns (Levels of Logic = 16)
  Clock Path Skew:      -0.293ns (0.754 - 1.047)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_680
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y136.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X56Y137.G3     net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X48Y134.F2     net (fanout=3)        0.357   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X45Y131.F3     net (fanout=3)        0.516   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X45Y131.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X40Y128.G3     net (fanout=7)        0.644   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X40Y128.Y      Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X43Y124.G1     net (fanout=16)       0.975   ftop/edp0/N142
    SLICE_X43Y124.Y      Tilo                  0.561   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>_SW0
    SLICE_X43Y124.F2     net (fanout=1)        0.351   ftop/edp0/x__h55198_and0005<3>_SW0/O
    SLICE_X43Y124.X      Tilo                  0.562   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>
    SLICE_X42Y142.G2     net (fanout=4)        1.181   ftop/edp0/x__h55198<103>
    SLICE_X42Y142.X      Tif5x                 0.853   ftop/edp0/Sh4104
                                                       ftop/edp0/Sh4104_F
                                                       ftop/edp0/Sh4104
    SLICE_X41Y144.G3     net (fanout=4)        0.341   ftop/edp0/Sh4104
    SLICE_X41Y144.X      Tif5x                 0.791   ftop/edp0/Sh4904
                                                       ftop/edp0/Sh490430_F
                                                       ftop/edp0/Sh490430
    SLICE_X40Y158.G1     net (fanout=4)        1.504   ftop/edp0/Sh4904
    SLICE_X40Y158.X      Tif5x                 0.853   ftop/edp0/Sh5704
                                                       ftop/edp0/Sh570431_F
                                                       ftop/edp0/Sh570431
    SLICE_X37Y160.G4     net (fanout=7)        0.885   ftop/edp0/Sh5704
    SLICE_X37Y160.Y      Tilo                  0.561   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568_SW0
    SLICE_X37Y160.F2     net (fanout=1)        0.576   ftop/edp0/Sh6568_SW0/O
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568
    SLICE_X36Y158.G4     net (fanout=3)        0.361   ftop/edp0/Sh6568
    SLICE_X36Y158.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<681>
                                                       ftop/edp0/edp_dgdpTx_vec_680_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_680
    -------------------------------------------------  ---------------------------
    Total                                     19.323ns (10.618ns logic, 8.705ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_680 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.370ns (Levels of Logic = 14)
  Clock Path Skew:      -0.245ns (0.754 - 0.999)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_680
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y138.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X55Y136.G2     net (fanout=3)        0.603   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y136.F4     net (fanout=4)        0.519   ftop/edp0/N283
    SLICE_X55Y136.X      Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X55Y134.G1     net (fanout=24)       0.511   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X55Y134.Y      Tilo                  0.561   ftop/edp0/N272
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW2
    SLICE_X50Y135.F1     net (fanout=2)        0.637   ftop/edp0/N3812
    SLICE_X50Y135.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X45Y131.F1     net (fanout=906)      0.809   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X45Y131.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X40Y128.G3     net (fanout=7)        0.644   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X40Y128.Y      Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X43Y124.G1     net (fanout=16)       0.975   ftop/edp0/N142
    SLICE_X43Y124.Y      Tilo                  0.561   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>_SW0
    SLICE_X43Y124.F2     net (fanout=1)        0.351   ftop/edp0/x__h55198_and0005<3>_SW0/O
    SLICE_X43Y124.X      Tilo                  0.562   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>
    SLICE_X42Y142.G2     net (fanout=4)        1.181   ftop/edp0/x__h55198<103>
    SLICE_X42Y142.X      Tif5x                 0.853   ftop/edp0/Sh4104
                                                       ftop/edp0/Sh4104_F
                                                       ftop/edp0/Sh4104
    SLICE_X41Y144.G3     net (fanout=4)        0.341   ftop/edp0/Sh4104
    SLICE_X41Y144.X      Tif5x                 0.791   ftop/edp0/Sh4904
                                                       ftop/edp0/Sh490430_F
                                                       ftop/edp0/Sh490430
    SLICE_X40Y158.G1     net (fanout=4)        1.504   ftop/edp0/Sh4904
    SLICE_X40Y158.X      Tif5x                 0.853   ftop/edp0/Sh5704
                                                       ftop/edp0/Sh570431_F
                                                       ftop/edp0/Sh570431
    SLICE_X37Y160.G4     net (fanout=7)        0.885   ftop/edp0/Sh5704
    SLICE_X37Y160.Y      Tilo                  0.561   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568_SW0
    SLICE_X37Y160.F2     net (fanout=1)        0.576   ftop/edp0/Sh6568_SW0/O
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568
    SLICE_X36Y158.G4     net (fanout=3)        0.361   ftop/edp0/Sh6568
    SLICE_X36Y158.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<681>
                                                       ftop/edp0/edp_dgdpTx_vec_680_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_680
    -------------------------------------------------  ---------------------------
    Total                                     19.370ns (9.473ns logic, 9.897ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.447ns (Levels of Logic = 16)
  Clock Path Skew:      -0.160ns (0.379 - 0.539)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y136.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X55Y136.G1     net (fanout=2)        0.414   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X55Y136.Y      Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X55Y137.F1     net (fanout=4)        0.622   ftop/edp0/N283
    SLICE_X55Y137.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X51Y135.F3     net (fanout=3)        0.512   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X51Y135.X      Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X49Y135.G3     net (fanout=13)       0.324   ftop/edp0/N2337
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X48Y131.G1     net (fanout=2)        0.848   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X48Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X48Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X48Y131.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X48Y128.G3     net (fanout=47)       0.585   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X48Y128.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X45Y127.G4     net (fanout=8)        1.177   ftop/edp0/N119
    SLICE_X45Y127.Y      Tilo                  0.561   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>15
    SLICE_X45Y127.F4     net (fanout=1)        0.022   ftop/edp0/x__h55198_and0012<0>15/O
    SLICE_X45Y127.X      Tilo                  0.562   ftop/edp0/x__h55198<30>
                                                       ftop/edp0/x__h55198_and0012<0>17
    SLICE_X45Y140.F1     net (fanout=4)        0.859   ftop/edp0/x__h55198<30>
    SLICE_X45Y140.X      Tif5x                 0.791   ftop/edp0/Sh4032
                                                       ftop/edp0/Sh40321
                                                       ftop/edp0/Sh4032_f5
    SLICE_X50Y143.F2     net (fanout=4)        1.061   ftop/edp0/Sh4032
    SLICE_X50Y143.X      Tif5x                 0.853   ftop/edp0/Sh4844
                                                       ftop/edp0/Sh484430_G
                                                       ftop/edp0/Sh484430
    SLICE_X56Y147.F1     net (fanout=4)        1.224   ftop/edp0/Sh4844
    SLICE_X56Y147.X      Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_G
                                                       ftop/edp0/Sh569228
    SLICE_X62Y150.G4     net (fanout=7)        0.641   ftop/edp0/Sh5692
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X62Y150.X      Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X63Y151.G4     net (fanout=3)        0.044   ftop/edp0/Sh6684
    SLICE_X63Y151.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X63Y151.F1     net (fanout=1)        0.383   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X63Y151.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.447ns (10.675ns logic, 8.772ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_680 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.307ns (Levels of Logic = 16)
  Clock Path Skew:      -0.293ns (0.754 - 1.047)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_680
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y137.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X56Y137.G4     net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X56Y137.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X56Y137.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X56Y137.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y135.G4     net (fanout=2)        0.541   ftop/edp0/N1937
    SLICE_X51Y135.Y      Tilo                  0.561   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X48Y134.F2     net (fanout=3)        0.357   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X48Y134.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X49Y135.G4     net (fanout=3)        0.054   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X49Y135.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X49Y135.F4     net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X49Y135.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X45Y131.F3     net (fanout=3)        0.516   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X45Y131.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X40Y128.G3     net (fanout=7)        0.644   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X40Y128.Y      Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X43Y124.G1     net (fanout=16)       0.975   ftop/edp0/N142
    SLICE_X43Y124.Y      Tilo                  0.561   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>_SW0
    SLICE_X43Y124.F2     net (fanout=1)        0.351   ftop/edp0/x__h55198_and0005<3>_SW0/O
    SLICE_X43Y124.X      Tilo                  0.562   ftop/edp0/x__h55198<103>
                                                       ftop/edp0/x__h55198_and0005<3>
    SLICE_X42Y142.G2     net (fanout=4)        1.181   ftop/edp0/x__h55198<103>
    SLICE_X42Y142.X      Tif5x                 0.853   ftop/edp0/Sh4104
                                                       ftop/edp0/Sh4104_F
                                                       ftop/edp0/Sh4104
    SLICE_X41Y144.G3     net (fanout=4)        0.341   ftop/edp0/Sh4104
    SLICE_X41Y144.X      Tif5x                 0.791   ftop/edp0/Sh4904
                                                       ftop/edp0/Sh490430_F
                                                       ftop/edp0/Sh490430
    SLICE_X40Y158.G1     net (fanout=4)        1.504   ftop/edp0/Sh4904
    SLICE_X40Y158.X      Tif5x                 0.853   ftop/edp0/Sh5704
                                                       ftop/edp0/Sh570431_F
                                                       ftop/edp0/Sh570431
    SLICE_X37Y160.G4     net (fanout=7)        0.885   ftop/edp0/Sh5704
    SLICE_X37Y160.Y      Tilo                  0.561   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568_SW0
    SLICE_X37Y160.F2     net (fanout=1)        0.576   ftop/edp0/Sh6568_SW0/O
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/Sh6568
                                                       ftop/edp0/Sh6568
    SLICE_X36Y158.G4     net (fanout=3)        0.361   ftop/edp0/Sh6568
    SLICE_X36Y158.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<681>
                                                       ftop/edp0/edp_dgdpTx_vec_680_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_680
    -------------------------------------------------  ---------------------------
    Total                                     19.307ns (10.618ns logic, 8.689ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.504 - 0.385)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y108.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<61>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ
    SLICE_X6Y109.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<61>
    SLICE_X6Y109.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<61>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[95].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.505 - 0.401)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[95].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y135.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<95>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[95].U_DQ
    SLICE_X4Y135.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<95>
    SLICE_X4Y135.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<95>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.483 - 0.372)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.XQ       Tcko                  0.417   U_ila_pro_0/U0/iDATA<33>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ
    SLICE_X6Y97.BX       net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<33>
    SLICE_X6Y97.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.443 - 0.353)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y115.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<55>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ
    SLICE_X6Y115.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<55>
    SLICE_X6Y115.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<55>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.471 - 0.363)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y135.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<65>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ
    SLICE_X6Y135.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<65>
    SLICE_X6Y135.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<65>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[99].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.460 - 0.369)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[99].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y67.XQ       Tcko                  0.396   U_ila_pro_0/U0/iDATA<99>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[99].U_DQ
    SLICE_X4Y69.BX       net (fanout=1)        0.302   U_ila_pro_0/U0/iDATA<99>
    SLICE_X4Y69.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<99>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.244ns logic, 0.302ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (0.353 - 0.220)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y171.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X80Y172.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X80Y172.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (0.353 - 0.220)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y171.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X80Y172.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X80Y172.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[135].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.436 - 0.361)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[135].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y64.XQ       Tcko                  0.396   U_ila_pro_0/U0/iDATA<135>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[135].U_DQ
    SLICE_X4Y64.BX       net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<135>
    SLICE_X4Y64.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<135>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[93].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.453 - 0.359)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[93].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.XQ       Tcko                  0.417   U_ila_pro_0/U0/iDATA<93>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[93].U_DQ
    SLICE_X4Y82.BX       net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<93>
    SLICE_X4Y82.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<93>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[39].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.502 - 0.429)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[39].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y98.XQ       Tcko                  0.396   U_ila_pro_0/U0/iDATA<39>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[39].U_DQ
    SLICE_X4Y98.BX       net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<39>
    SLICE_X4Y98.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[21].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.515 - 0.450)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[21].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y102.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<21>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[21].U_DQ
    SLICE_X4Y102.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<21>
    SLICE_X4Y102.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<21>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[77].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.418 - 0.357)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[77].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y137.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<77>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[77].U_DQ
    SLICE_X4Y137.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<77>
    SLICE_X4Y137.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<77>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[67].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.485 - 0.428)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[67].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<67>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[67].U_DQ
    SLICE_X4Y109.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<67>
    SLICE_X4Y109.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<67>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.405 - 0.334)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y144.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<23>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ
    SLICE_X4Y145.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<23>
    SLICE_X4Y145.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<23>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.032 - 0.879)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X50Y44.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X50Y44.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.287ns logic, 0.360ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.483 - 0.374)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.XQ       Tcko                  0.417   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X4Y37.BY       net (fanout=2)        0.316   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X4Y37.CLK      Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.287ns logic, 0.316ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.032 - 0.879)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X50Y44.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X50Y44.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.288ns logic, 0.360ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.483 - 0.374)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.XQ       Tcko                  0.417   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X4Y37.BY       net (fanout=2)        0.316   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X4Y37.CLK      Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.288ns logic, 0.316ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_2 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.138ns (0.358 - 0.220)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_2 to ftop/edp0/wci_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y171.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_2
    SLICE_X80Y170.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_13_MData<2>
    SLICE_X80Y170.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<2>
                                                       ftop/edp0/wci_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_5/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_5/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_4/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR_dD_OUT<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_4/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_1/SR
  Location pin: SLICE_X74Y108.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_1/SR
  Location pin: SLICE_X74Y108.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_0/SR
  Location pin: SLICE_X74Y108.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_0/SR
  Location pin: SLICE_X74Y108.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X74Y111.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X74Y111.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X74Y111.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X74Y111.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X78Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X78Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X78Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X78Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X76Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X76Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X76Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X76Y0.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.896ns|            0|            0|            2|    106051496|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.652ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.793ns|          N/A|            0|            0|    106051495|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.959|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.877|         |    3.415|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.793|         |         |         |
sys0_clkp      |   19.793|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.793|         |         |         |
sys0_clkp      |   19.793|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106067734 paths, 0 nets, and 108693 connections

Design statistics:
   Minimum period:  19.793ns{1}   (Maximum frequency:  50.523MHz)
   Maximum path delay from/to any node:   1.303ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 16:34:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 868 MB



