#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 22 10:43:31 2023
# Process ID: 14636
# Current directory: E:/SoC/lab3/lab3.runs/impl_1
# Command line: vivado.exe -log lab1_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab1_design_wrapper.tcl -notrace
# Log file: E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper.vdi
# Journal file: E:/SoC/lab3/lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab1_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SoC/lab2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top lab1_design_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/lab1_design_axi_gpio_0_0.dcp' for cell 'lab1_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/lab1_design_axi_uartlite_0_0.dcp' for cell 'lab1_design_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.dcp' for cell 'lab1_design_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_getFilterOut_0_2/lab1_design_getFilterOut_0_2.dcp' for cell 'lab1_design_i/getFilterOut_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_mdm_1_0/lab1_design_mdm_1_0.dcp' for cell 'lab1_design_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_microblaze_0_0/lab1_design_microblaze_0_0.dcp' for cell 'lab1_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_reset_inv_0_0/lab1_design_reset_inv_0_0.dcp' for cell 'lab1_design_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/lab1_design_rst_clk_wiz_1_100M_0.dcp' for cell 'lab1_design_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_xbar_0/lab1_design_xbar_0.dcp' for cell 'lab1_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_dlmb_bram_if_cntlr_0/lab1_design_dlmb_bram_if_cntlr_0.dcp' for cell 'lab1_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_dlmb_v10_0/lab1_design_dlmb_v10_0.dcp' for cell 'lab1_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_ilmb_bram_if_cntlr_0/lab1_design_ilmb_bram_if_cntlr_0.dcp' for cell 'lab1_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_ilmb_v10_0/lab1_design_ilmb_v10_0.dcp' for cell 'lab1_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_lmb_bram_0/lab1_design_lmb_bram_0.dcp' for cell 'lab1_design_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 807 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_microblaze_0_0/lab1_design_microblaze_0_0.xdc] for cell 'lab1_design_i/microblaze_0/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_microblaze_0_0/lab1_design_microblaze_0_0.xdc] for cell 'lab1_design_i/microblaze_0/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/lab1_design_axi_gpio_0_0_board.xdc] for cell 'lab1_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/lab1_design_axi_gpio_0_0_board.xdc] for cell 'lab1_design_i/axi_gpio_0/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/lab1_design_axi_gpio_0_0.xdc] for cell 'lab1_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/lab1_design_axi_gpio_0_0.xdc] for cell 'lab1_design_i/axi_gpio_0/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/lab1_design_axi_uartlite_0_0_board.xdc] for cell 'lab1_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/lab1_design_axi_uartlite_0_0_board.xdc] for cell 'lab1_design_i/axi_uartlite_0/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/lab1_design_axi_uartlite_0_0.xdc] for cell 'lab1_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/lab1_design_axi_uartlite_0_0.xdc] for cell 'lab1_design_i/axi_uartlite_0/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_dlmb_v10_0/lab1_design_dlmb_v10_0.xdc] for cell 'lab1_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_dlmb_v10_0/lab1_design_dlmb_v10_0.xdc] for cell 'lab1_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_ilmb_v10_0/lab1_design_ilmb_v10_0.xdc] for cell 'lab1_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_ilmb_v10_0/lab1_design_ilmb_v10_0.xdc] for cell 'lab1_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_mdm_1_0/lab1_design_mdm_1_0.xdc] for cell 'lab1_design_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_mdm_1_0/lab1_design_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1478.180 ; gain = 576.648
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_mdm_1_0/lab1_design_mdm_1_0.xdc] for cell 'lab1_design_i/mdm_1/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_board.xdc] for cell 'lab1_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_board.xdc] for cell 'lab1_design_i/clk_wiz_1/inst'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.xdc] for cell 'lab1_design_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.xdc] for cell 'lab1_design_i/clk_wiz_1/inst'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/lab1_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'lab1_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/lab1_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'lab1_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/lab1_design_rst_clk_wiz_1_100M_0.xdc] for cell 'lab1_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/lab1_design_rst_clk_wiz_1_100M_0.xdc] for cell 'lab1_design_i/rst_clk_wiz_1_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'lab1_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: E:/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1478.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1478.180 ; gain = 1028.273
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1478.180 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe96a42d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1493.281 ; gain = 15.102

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10fe3a99b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1636.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 132 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Retarget, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a997274d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1636.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 93 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14f300c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 670 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14f300c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.008 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14f300c0a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14f300c0a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             132  |             204  |                                             34  |
|  Constant propagation         |              22  |              93  |                                              0  |
|  Sweep                        |               0  |             670  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1636.008 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 74b8cc63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.008 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.626 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 132
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: bca6a6f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1883.566 ; gain = 0.000
Ending Power Optimization Task | Checksum: bca6a6f4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1883.566 ; gain = 247.559

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10aac7c24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.566 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 10aac7c24

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.566 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1883.566 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10aac7c24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1883.566 ; gain = 405.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab1_design_wrapper_drc_opted.rpt -pb lab1_design_wrapper_drc_opted.pb -rpx lab1_design_wrapper_drc_opted.rpx
Command: report_drc -file lab1_design_wrapper_drc_opted.rpt -pb lab1_design_wrapper_drc_opted.pb -rpx lab1_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: lab1_design_i/getFilterOut_0/inst/getFilterOut_faddbkb_U2/getFilterOut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 65b40ba7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1883.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ab911dfe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 110dfcb26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 110dfcb26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 110dfcb26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16ae26a46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1883.566 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 5df49212

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 9c6c549d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 2 Global Placement | Checksum: 9c6c549d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13c481a32

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f403aec4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1778903d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d16fb642

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 99163b57

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1663c38c5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 137d7a538

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 137d7a538

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e4f67371

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e4f67371

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.532. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1457b0828

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1457b0828

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1457b0828

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1457b0828

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14949854d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14949854d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000
Ending Placer Task | Checksum: fe6d30cd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1883.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab1_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1883.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lab1_design_wrapper_utilization_placed.rpt -pb lab1_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab1_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1883.566 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 69b637db ConstDB: 0 ShapeSum: 94b6f8f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13befd1f9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1883.566 ; gain = 0.000
Post Restoration Checksum: NetGraph: 968b3030 NumContArr: a564a1c9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13befd1f9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13befd1f9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1883.566 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13befd1f9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1883.566 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 148a389ef

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1885.109 ; gain = 1.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=-0.191 | THS=-98.202|

Phase 2 Router Initialization | Checksum: 130b2e052

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1911.223 ; gain = 27.656

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9063
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9063
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10128fda1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 930
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a73ea531

Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1deb48789

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2006.312 ; gain = 122.746
Phase 4 Rip-up And Reroute | Checksum: 1deb48789

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1deb48789

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1deb48789

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2006.312 ; gain = 122.746
Phase 5 Delay and Skew Optimization | Checksum: 1deb48789

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17869027a

Time (s): cpu = 00:02:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2006.312 ; gain = 122.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1998bbd3b

Time (s): cpu = 00:02:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2006.312 ; gain = 122.746
Phase 6 Post Hold Fix | Checksum: 1998bbd3b

Time (s): cpu = 00:02:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.65613 %
  Global Horizontal Routing Utilization  = 2.71625 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18e6c0737

Time (s): cpu = 00:02:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18e6c0737

Time (s): cpu = 00:02:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 149057e42

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2006.312 ; gain = 122.746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.690  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 149057e42

Time (s): cpu = 00:02:17 ; elapsed = 00:01:35 . Memory (MB): peak = 2006.312 ; gain = 122.746
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:17 ; elapsed = 00:01:35 . Memory (MB): peak = 2006.312 ; gain = 122.746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 2006.312 ; gain = 122.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2006.312 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab1_design_wrapper_drc_routed.rpt -pb lab1_design_wrapper_drc_routed.pb -rpx lab1_design_wrapper_drc_routed.rpx
Command: report_drc -file lab1_design_wrapper_drc_routed.rpt -pb lab1_design_wrapper_drc_routed.pb -rpx lab1_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab1_design_wrapper_methodology_drc_routed.rpt -pb lab1_design_wrapper_methodology_drc_routed.pb -rpx lab1_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab1_design_wrapper_methodology_drc_routed.rpt -pb lab1_design_wrapper_methodology_drc_routed.pb -rpx lab1_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/SoC/lab3/lab3.runs/impl_1/lab1_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.312 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file lab1_design_wrapper_power_routed.rpt -pb lab1_design_wrapper_power_summary_routed.pb -rpx lab1_design_wrapper_power_routed.rpx
Command: report_power -file lab1_design_wrapper_power_routed.rpt -pb lab1_design_wrapper_power_summary_routed.pb -rpx lab1_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab1_design_wrapper_route_status.rpt -pb lab1_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab1_design_wrapper_timing_summary_routed.rpt -pb lab1_design_wrapper_timing_summary_routed.pb -rpx lab1_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab1_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab1_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab1_design_wrapper_bus_skew_routed.rpt -pb lab1_design_wrapper_bus_skew_routed.pb -rpx lab1_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 10:47:35 2023...
