git clone --depth 1 --no-tags https://github.com/n4tlf/Quartus_Waveshare.git f:/verilog_sva_gh_scraper/data/full_repos/691371327
git clone --depth 1 --no-tags https://github.com/YashChavda777/Decoder-2x4.git f:/verilog_sva_gh_scraper/data/full_repos/691176839
git clone --depth 1 --no-tags https://github.com/Sarunesh/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/691418905
git clone --depth 1 --no-tags https://github.com/9964ERESH/32-BIT--CARRY-LOOK-ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/691862945
git clone --depth 1 --no-tags https://github.com/roncedupon/Transformer.git f:/verilog_sva_gh_scraper/data/full_repos/692376282
git clone --depth 1 --no-tags https://github.com/psg-titech/apris-2023-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/692042568
git clone --depth 1 --no-tags https://github.com/riscvsi/serverul.git f:/verilog_sva_gh_scraper/data/full_repos/692085751
git clone --depth 1 --no-tags https://github.com/PrettyMisaka/gowin_fpga_study.git f:/verilog_sva_gh_scraper/data/full_repos/689509403
git clone --depth 1 --no-tags https://github.com/harshasus/hfadder.git f:/verilog_sva_gh_scraper/data/full_repos/685219660
git clone --depth 1 --no-tags https://github.com/suchuankai/RISC-V-PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/685780971
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_crc16_parallel.git f:/verilog_sva_gh_scraper/data/full_repos/686003696
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/mips-32-bit-5-stage-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/685584158
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/twisted_ring_counter.git f:/verilog_sva_gh_scraper/data/full_repos/685473884
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-35.git f:/verilog_sva_gh_scraper/data/full_repos/685505031
git clone --depth 1 --no-tags https://github.com/PJM0213/Verilog_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/685380602
git clone --depth 1 --no-tags https://github.com/Hyunkil76/Velilog_Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/686195128
git clone --depth 1 --no-tags https://github.com/valmyr/VeriRISC_CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/686421687
git clone --depth 1 --no-tags https://github.com/sohamgokhale/Connect4-Scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/688425534
git clone --depth 1 --no-tags https://github.com/dip-0011/divider_ckt.git f:/verilog_sva_gh_scraper/data/full_repos/688624081
git clone --depth 1 --no-tags https://github.com/Omarafifi1/ALSU.git f:/verilog_sva_gh_scraper/data/full_repos/686644708
git clone --depth 1 --no-tags https://github.com/Ibroad/My_Verilog_Module.git f:/verilog_sva_gh_scraper/data/full_repos/687286949
git clone --depth 1 --no-tags https://github.com/kgw08003/HDL_coding.git f:/verilog_sva_gh_scraper/data/full_repos/686967808
git clone --depth 1 --no-tags https://github.com/nrc2/SD_Project2.git f:/verilog_sva_gh_scraper/data/full_repos/686504738
git clone --depth 1 --no-tags https://github.com/rabieifk/efabless_project.git f:/verilog_sva_gh_scraper/data/full_repos/689106125
git clone --depth 1 --no-tags https://github.com/Howie354/UART.git f:/verilog_sva_gh_scraper/data/full_repos/689535437
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/Verilog_Classic_Problems.git f:/verilog_sva_gh_scraper/data/full_repos/689591022
git clone --depth 1 --no-tags https://github.com/pkuligowski/riscv_tests.git f:/verilog_sva_gh_scraper/data/full_repos/689445804
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/moorenon.git f:/verilog_sva_gh_scraper/data/full_repos/689655565
git clone --depth 1 --no-tags https://github.com/KATTA-00/RV32IM-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/689645140
git clone --depth 1 --no-tags https://github.com/Vijayn25/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/690506871
git clone --depth 1 --no-tags https://github.com/R0B0T003/traffic_light_control.git f:/verilog_sva_gh_scraper/data/full_repos/690614479
git clone --depth 1 --no-tags https://github.com/urish/tt05-3x2-tiles-test.git f:/verilog_sva_gh_scraper/data/full_repos/691026784
git clone --depth 1 --no-tags https://github.com/venkateshn19/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/687162459
git clone --depth 1 --no-tags https://github.com/fuweiting/CO_Lab2_32-bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/687619905
git clone --depth 1 --no-tags https://github.com/m0jks/corundum.git f:/verilog_sva_gh_scraper/data/full_repos/687619362
git clone --depth 1 --no-tags https://github.com/IUST-Computer-Organization/Spring-2023.git f:/verilog_sva_gh_scraper/data/full_repos/688660754
git clone --depth 1 --no-tags https://github.com/aricneto/projeto-ihs-old.git f:/verilog_sva_gh_scraper/data/full_repos/687766571
git clone --depth 1 --no-tags https://github.com/lhclbt/ECE4750lab.git f:/verilog_sva_gh_scraper/data/full_repos/687861417
git clone --depth 1 --no-tags https://github.com/IoannisIn/tt4_test.git f:/verilog_sva_gh_scraper/data/full_repos/688005041
git clone --depth 1 --no-tags https://github.com/hard-won/Mapreduce_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/687916485
git clone --depth 1 --no-tags https://github.com/byu-ecen522r-vlsi-cad/labs-jgoeders.git f:/verilog_sva_gh_scraper/data/full_repos/690211052
git clone --depth 1 --no-tags https://github.com/Kowarder/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/692065283
git clone --depth 1 --no-tags https://github.com/p810105b/FPGA_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/685845195
git clone --depth 1 --no-tags https://github.com/xmy01/xmy01.git f:/verilog_sva_gh_scraper/data/full_repos/687958400
git clone --depth 1 --no-tags https://github.com/Benisonpin/isp_cteTWLCEO.git f:/verilog_sva_gh_scraper/data/full_repos/686838408
git clone --depth 1 --no-tags https://github.com/Gowda07/pes_smartlocksystem.git f:/verilog_sva_gh_scraper/data/full_repos/686054081
git clone --depth 1 --no-tags https://github.com/woni1213/KAERI-TRBDS3.git f:/verilog_sva_gh_scraper/data/full_repos/685456939
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/adder_cum_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/685460799
git clone --depth 1 --no-tags https://github.com/voniu/E203_spi_enhance.git f:/verilog_sva_gh_scraper/data/full_repos/685356813
git clone --depth 1 --no-tags https://github.com/YashChavda777/Half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/685839887
git clone --depth 1 --no-tags https://github.com/ananya343B/Bidirectional-counter.git f:/verilog_sva_gh_scraper/data/full_repos/685895079
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/pes_cache_compression.git f:/verilog_sva_gh_scraper/data/full_repos/685893489
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_prince_block_cipher.git f:/verilog_sva_gh_scraper/data/full_repos/686227154
git clone --depth 1 --no-tags https://github.com/apoorvaaaa5/pes_uarxtxp.git f:/verilog_sva_gh_scraper/data/full_repos/685963828
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/pes_bcdbin.git f:/verilog_sva_gh_scraper/data/full_repos/685894204
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Clock_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/687227736
git clone --depth 1 --no-tags https://github.com/MosTransistor/round-robin_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/687249103
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/UART-Universal-Asynchronous-Reciever-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/686671291
git clone --depth 1 --no-tags https://github.com/nlshipp/PSoc5_FifoTest.git f:/verilog_sva_gh_scraper/data/full_repos/686867943
git clone --depth 1 --no-tags https://github.com/Drake-mcg21/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/687051866
git clone --depth 1 --no-tags https://github.com/lucasgsantos018/Eletronica.git f:/verilog_sva_gh_scraper/data/full_repos/686515223
git clone --depth 1 --no-tags https://github.com/chanhong513/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/690416288
git clone --depth 1 --no-tags https://github.com/chandanabgowda/8BIT-MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/690431036
git clone --depth 1 --no-tags https://github.com/camilacareggio/alu-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/689807055
git clone --depth 1 --no-tags https://github.com/yashas-adi/pes_SISO.git f:/verilog_sva_gh_scraper/data/full_repos/687846183
git clone --depth 1 --no-tags https://github.com/ram2k1/32Bit_Butterfly.git f:/verilog_sva_gh_scraper/data/full_repos/687929692
git clone --depth 1 --no-tags https://github.com/chosen-ox/5-stage-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/689600756
git clone --depth 1 --no-tags https://github.com/basemhesham/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/689783204
git clone --depth 1 --no-tags https://github.com/yfjobs97/Testable-Design-Homework.git f:/verilog_sva_gh_scraper/data/full_repos/689756402
git clone --depth 1 --no-tags https://github.com/WongFoo001/SCIOP.git f:/verilog_sva_gh_scraper/data/full_repos/689454364
git clone --depth 1 --no-tags https://github.com/DangoD0/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/689362478
git clone --depth 1 --no-tags https://github.com/Adib-Rezaei/Computer-Architecture-Lab-ARM-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/689417979
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_1.0_Task_1.git f:/verilog_sva_gh_scraper/data/full_repos/689658958
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab5-Advanced-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/690103737
git clone --depth 1 --no-tags https://github.com/Seyviour/log-fp8.git f:/verilog_sva_gh_scraper/data/full_repos/692238451
git clone --depth 1 --no-tags https://github.com/kilowiski/verilog_2021.git f:/verilog_sva_gh_scraper/data/full_repos/692183063
git clone --depth 1 --no-tags https://github.com/Veda1809/risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/691569063
git clone --depth 1 --no-tags https://github.com/ruei-chen/logical-design.git f:/verilog_sva_gh_scraper/data/full_repos/691556329
git clone --depth 1 --no-tags https://github.com/Hardikagrwl03/CSE-Bubble-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/691529952
git clone --depth 1 --no-tags https://github.com/Negin-Safari/Convolution-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/691745770
git clone --depth 1 --no-tags https://github.com/webber98008092/Soc_webber.git f:/verilog_sva_gh_scraper/data/full_repos/684953591
git clone --depth 1 --no-tags https://github.com/corbbo/verilog_exercicios.git f:/verilog_sva_gh_scraper/data/full_repos/688941380
git clone --depth 1 --no-tags https://github.com/2X-ercha/riscv64_cpu_design_try.git f:/verilog_sva_gh_scraper/data/full_repos/688928141
git clone --depth 1 --no-tags https://github.com/fuweiting/CO_Lab3_Single_cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/687620561
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/SET.git f:/verilog_sva_gh_scraper/data/full_repos/688883115
git clone --depth 1 --no-tags https://github.com/ChrisLalloMiami/Verilog-SPI-Master.git f:/verilog_sva_gh_scraper/data/full_repos/688281523
git clone --depth 1 --no-tags https://github.com/Shehab-Hegab/Washing_Machine_Automatic_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/687634380
git clone --depth 1 --no-tags https://github.com/Hemanth798/AHB-TO-APB.git f:/verilog_sva_gh_scraper/data/full_repos/689195846
git clone --depth 1 --no-tags https://github.com/SayanRit123/traffic_light_control_using_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/689029111
git clone --depth 1 --no-tags https://github.com/xXNarstickXx/E-Digital-I-2023-2-G3M-G6L-EQ1.git f:/verilog_sva_gh_scraper/data/full_repos/685290549
git clone --depth 1 --no-tags https://github.com/sherry186/Computer-Architecture-2023.git f:/verilog_sva_gh_scraper/data/full_repos/686622310
git clone --depth 1 --no-tags https://github.com/Advaith-RN/pes_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/687274074
git clone --depth 1 --no-tags https://github.com/Hakusye/Cyclon2RespiCom.git f:/verilog_sva_gh_scraper/data/full_repos/689315375
git clone --depth 1 --no-tags https://github.com/Lovemeama/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689525196
git clone --depth 1 --no-tags https://github.com/AnKdy1227/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689503404
git clone --depth 1 --no-tags https://github.com/AstroPix/astropix-fw.git f:/verilog_sva_gh_scraper/data/full_repos/692067368
git clone --depth 1 --no-tags https://github.com/Paritosh-Narayan/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/691699476
git clone --depth 1 --no-tags https://github.com/hkust-zhiyao/RTLLM.git f:/verilog_sva_gh_scraper/data/full_repos/696691552
git clone --depth 1 --no-tags https://github.com/Vidhi24-hub/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/694206516
git clone --depth 1 --no-tags https://github.com/machdyne/lowe.git f:/verilog_sva_gh_scraper/data/full_repos/698915161
