{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604603560267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604603560286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:12:40 2020 " "Processing started: Thu Nov 05 16:12:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604603560286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603560286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603560286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604603561317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604603561317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControl-LogicFunction " "Found design unit 1: UnidadeControl-LogicFunction" {  } { { "UnidadeControl.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/UnidadeControl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575570 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControl " "Found entity 1: UnidadeControl" {  } { { "UnidadeControl.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/UnidadeControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-LogicFunction " "Found design unit 1: ULA-LogicFunction" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-LogicFunction " "Found design unit 1: Register8-LogicFunction" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-LogicFunction " "Found design unit 1: Register16-LogicFunction" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-LogicFunction " "Found design unit 1: Mux4-LogicFunction" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-LogicFunction " "Found design unit 1: Mux2-LogicFunction" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunction " "Found design unit 1: fulladd-LogicFunction" {  } { { "fulladd.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/fulladd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575851 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-dataArchitecture " "Found design unit 1: DataMemory-dataArchitecture" {  } { { "DataMemory.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575899 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-LogicFunction " "Found design unit 1: CPU-LogicFunction" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575950 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistrador-behaviorBanco " "Found design unit 1: BancoRegistrador-behaviorBanco" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575996 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrador " "Found entity 1: BancoRegistrador" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603575996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603575996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-LogicFunction " "Found design unit 1: adder-LogicFunction" {  } { { "adder.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603576042 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604603576042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604603576241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register8:RegAux " "Elaborating entity \"Register8\" for hierarchy \"Register8:RegAux\"" {  } { { "cpu.vhd" "RegAux" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576258 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output Register8.vhd(15) " "VHDL Process Statement warning at Register8.vhd(15): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576263 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Register8.vhd(15) " "Inferred latch for \"Output\[0\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Register8.vhd(15) " "Inferred latch for \"Output\[1\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Register8.vhd(15) " "Inferred latch for \"Output\[2\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Register8.vhd(15) " "Inferred latch for \"Output\[3\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Register8.vhd(15) " "Inferred latch for \"Output\[4\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Register8.vhd(15) " "Inferred latch for \"Output\[5\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Register8.vhd(15) " "Inferred latch for \"Output\[6\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Register8.vhd(15) " "Inferred latch for \"Output\[7\]\" at Register8.vhd(15)" {  } { { "Register8.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576264 "|cpu|Register8:RegAux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:RegInst " "Elaborating entity \"Register16\" for hierarchy \"Register16:RegInst\"" {  } { { "cpu.vhd" "RegInst" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576282 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D Register16.vhd(20) " "VHDL Process Statement warning at Register16.vhd(20): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output Register16.vhd(15) " "VHDL Process Statement warning at Register16.vhd(15): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Register16.vhd(15) " "Inferred latch for \"Output\[0\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Register16.vhd(15) " "Inferred latch for \"Output\[1\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Register16.vhd(15) " "Inferred latch for \"Output\[2\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Register16.vhd(15) " "Inferred latch for \"Output\[3\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Register16.vhd(15) " "Inferred latch for \"Output\[4\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Register16.vhd(15) " "Inferred latch for \"Output\[5\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Register16.vhd(15) " "Inferred latch for \"Output\[6\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Register16.vhd(15) " "Inferred latch for \"Output\[7\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576287 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Register16.vhd(15) " "Inferred latch for \"Output\[8\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Register16.vhd(15) " "Inferred latch for \"Output\[9\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Register16.vhd(15) " "Inferred latch for \"Output\[10\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Register16.vhd(15) " "Inferred latch for \"Output\[11\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Register16.vhd(15) " "Inferred latch for \"Output\[12\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Register16.vhd(15) " "Inferred latch for \"Output\[13\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[14\] Register16.vhd(15) " "Inferred latch for \"Output\[14\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[15\] Register16.vhd(15) " "Inferred latch for \"Output\[15\]\" at Register16.vhd(15)" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576288 "|cpu|Register16:RegInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:MuxRegData " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:MuxRegData\"" {  } { { "cpu.vhd" "MuxRegData" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576302 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 Mux2.vhd(21) " "VHDL Process Statement warning at Mux2.vhd(21): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input2 Mux2.vhd(23) " "VHDL Process Statement warning at Mux2.vhd(23): signal \"input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Mux2.vhd(14) " "VHDL Process Statement warning at Mux2.vhd(14): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Mux2.vhd(14) " "Inferred latch for \"output\[0\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Mux2.vhd(14) " "Inferred latch for \"output\[1\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Mux2.vhd(14) " "Inferred latch for \"output\[2\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Mux2.vhd(14) " "Inferred latch for \"output\[3\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] Mux2.vhd(14) " "Inferred latch for \"output\[4\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] Mux2.vhd(14) " "Inferred latch for \"output\[5\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] Mux2.vhd(14) " "Inferred latch for \"output\[6\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] Mux2.vhd(14) " "Inferred latch for \"output\[7\]\" at Mux2.vhd(14)" {  } { { "Mux2.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576307 "|cpu|Mux2:MuxRegData"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:MuxUlaA " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:MuxUlaA\"" {  } { { "cpu.vhd" "MuxUlaA" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576322 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 Mux4.vhd(19) " "VHDL Process Statement warning at Mux4.vhd(19): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input2 Mux4.vhd(20) " "VHDL Process Statement warning at Mux4.vhd(20): signal \"input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input3 Mux4.vhd(21) " "VHDL Process Statement warning at Mux4.vhd(21): signal \"input3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input4 Mux4.vhd(22) " "VHDL Process Statement warning at Mux4.vhd(22): signal \"input4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Mux4.vhd(14) " "VHDL Process Statement warning at Mux4.vhd(14): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Mux4.vhd(14) " "Inferred latch for \"output\[0\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Mux4.vhd(14) " "Inferred latch for \"output\[1\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Mux4.vhd(14) " "Inferred latch for \"output\[2\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Mux4.vhd(14) " "Inferred latch for \"output\[3\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] Mux4.vhd(14) " "Inferred latch for \"output\[4\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] Mux4.vhd(14) " "Inferred latch for \"output\[5\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] Mux4.vhd(14) " "Inferred latch for \"output\[6\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] Mux4.vhd(14) " "Inferred latch for \"output\[7\]\" at Mux4.vhd(14)" {  } { { "Mux4.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576328 "|cpu|Mux4:MuxUlaA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistrador BancoRegistrador:BancoReg " "Elaborating entity \"BancoRegistrador\" for hierarchy \"BancoRegistrador:BancoReg\"" {  } { { "cpu.vhd" "BancoReg" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROTHERS bancoRegistrador.vhd(17) " "Verilog HDL or VHDL warning at bancoRegistrador.vhd(17): object \"ROTHERS\" assigned a value but never read" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604603576357 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeAdress bancoRegistrador.vhd(22) " "VHDL Process Statement warning at bancoRegistrador.vhd(22): signal \"writeAdress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576357 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeData bancoRegistrador.vhd(24) " "VHDL Process Statement warning at bancoRegistrador.vhd(24): signal \"writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576357 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeData bancoRegistrador.vhd(26) " "VHDL Process Statement warning at bancoRegistrador.vhd(26): signal \"writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576357 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeData bancoRegistrador.vhd(28) " "VHDL Process Statement warning at bancoRegistrador.vhd(28): signal \"writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576357 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeData bancoRegistrador.vhd(30) " "VHDL Process Statement warning at bancoRegistrador.vhd(30): signal \"writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 bancoRegistrador.vhd(37) " "VHDL Process Statement warning at bancoRegistrador.vhd(37): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 bancoRegistrador.vhd(39) " "VHDL Process Statement warning at bancoRegistrador.vhd(39): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 bancoRegistrador.vhd(41) " "VHDL Process Statement warning at bancoRegistrador.vhd(41): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 bancoRegistrador.vhd(43) " "VHDL Process Statement warning at bancoRegistrador.vhd(43): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 bancoRegistrador.vhd(49) " "VHDL Process Statement warning at bancoRegistrador.vhd(49): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 bancoRegistrador.vhd(51) " "VHDL Process Statement warning at bancoRegistrador.vhd(51): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 bancoRegistrador.vhd(53) " "VHDL Process Statement warning at bancoRegistrador.vhd(53): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 bancoRegistrador.vhd(55) " "VHDL Process Statement warning at bancoRegistrador.vhd(55): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 bancoRegistrador.vhd(19) " "VHDL Process Statement warning at bancoRegistrador.vhd(19): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 bancoRegistrador.vhd(19) " "VHDL Process Statement warning at bancoRegistrador.vhd(19): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 bancoRegistrador.vhd(19) " "VHDL Process Statement warning at bancoRegistrador.vhd(19): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 bancoRegistrador.vhd(19) " "VHDL Process Statement warning at bancoRegistrador.vhd(19): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readData1 bancoRegistrador.vhd(19) " "VHDL Process Statement warning at bancoRegistrador.vhd(19): inferring latch(es) for signal or variable \"readData1\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readData2 bancoRegistrador.vhd(19) " "VHDL Process Statement warning at bancoRegistrador.vhd(19): inferring latch(es) for signal or variable \"readData2\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[0\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[0\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[1\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[1\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[2\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[2\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[3\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[3\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[4\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[4\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576358 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[5\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[5\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[6\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[6\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[7\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData2\[7\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[0\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[0\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[1\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[1\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[2\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[2\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[3\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[3\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[4\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[4\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[5\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[5\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[6\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[6\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData1\[7\] bancoRegistrador.vhd(19) " "Inferred latch for \"readData1\[7\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[0\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[1\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[2\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[3\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[4\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[5\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[6\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] bancoRegistrador.vhd(19) " "Inferred latch for \"R3\[7\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576359 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[0\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[1\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[2\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[3\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[4\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[5\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[6\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] bancoRegistrador.vhd(19) " "Inferred latch for \"R2\[7\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[0\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[1\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[2\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[3\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[4\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[5\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[6\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] bancoRegistrador.vhd(19) " "Inferred latch for \"R1\[7\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[0\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[1\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[2\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[3\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[4\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[5\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[6\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] bancoRegistrador.vhd(19) " "Inferred latch for \"R0\[7\]\" at bancoRegistrador.vhd(19)" {  } { { "bancoRegistrador.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576360 "|cpu|BancoRegistrador:BancoReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMem\"" {  } { { "cpu.vhd" "DataMem" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:Alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:Alu\"" {  } { { "cpu.vhd" "Alu" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576399 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Res ula.vhd(17) " "VHDL Process Statement warning at ula.vhd(17): inferring latch(es) for signal or variable \"Res\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[0\] ula.vhd(17) " "Inferred latch for \"Res\[0\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[1\] ula.vhd(17) " "Inferred latch for \"Res\[1\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[2\] ula.vhd(17) " "Inferred latch for \"Res\[2\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[3\] ula.vhd(17) " "Inferred latch for \"Res\[3\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[4\] ula.vhd(17) " "Inferred latch for \"Res\[4\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[5\] ula.vhd(17) " "Inferred latch for \"Res\[5\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[6\] ula.vhd(17) " "Inferred latch for \"Res\[6\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[7\] ula.vhd(17) " "Inferred latch for \"Res\[7\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603576404 "|cpu|ULA:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControl UnidadeControl:ContrUnit " "Elaborating entity \"UnidadeControl\" for hierarchy \"UnidadeControl:ContrUnit\"" {  } { { "cpu.vhd" "ContrUnit" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603576417 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Register16:RegInst\|Output\[0\] Register16:RegInst\|Output\[12\] " "Duplicate LATCH primitive \"Register16:RegInst\|Output\[0\]\" merged with LATCH primitive \"Register16:RegInst\|Output\[12\]\"" {  } { { "Register16.vhd" "" { Text "C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1604603577528 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1604603577528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604603577705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604603579055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603579055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604603579557 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604603579557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604603579557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604603579557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603579617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:12:59 2020 " "Processing ended: Thu Nov 05 16:12:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603579617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603579617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603579617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603579617 ""}
