<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2892-2-e</Part>
        <TopModelName>QuantumMonteCarloU50</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.885</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2082954</Best-caseLatency>
            <Average-caseLatency>2128043</Average-caseLatency>
            <Worst-caseLatency>2169033</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.942 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.093 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.229 ms</Worst-caseRealTimeLatency>
            <Interval-min>2082955</Interval-min>
            <Interval-max>2169034</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4099</TripCount>
                <Latency>
                    <range>
                        <min>2082292</min>
                        <max>2168371</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>6940279</min>
                        <max>7227180</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>508</min>
                        <max>529</max>
                    </range>
                </IterationLatency>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>124</BRAM_18K>
            <DSP>527</DSP>
            <FF>191826</FF>
            <LUT>134427</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>QuantumMonteCarloU50</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_1761</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1761</ID>
                    <BindInstances>add_ln280_fu_199_p2 add_ln280_1_fu_267_p2 add_ln282_fu_232_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_UpdateState_fu_1772</InstName>
                    <ModuleName>UpdateState</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1772</ID>
                    <BindInstances>add_ln250_fu_328_p2 add_ln251_fu_354_p2 ofst_fu_380_p2 add_ln243_2_fu_689_p2 add_ln250_1_fu_407_p2 add_ln251_1_fu_446_p2 ofst_1_fu_471_p2 add_ln243_fu_707_p2 add_ln250_2_fu_498_p2 add_ln251_2_fu_537_p2 ofst_2_fu_562_p2 add_ln243_4_fu_725_p2 add_ln250_3_fu_589_p2 add_ln251_3_fu_632_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_UpdateJcoup_fu_1787</InstName>
                    <ModuleName>UpdateJcoup</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1787</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ShiftJcoupCache_fu_1103</InstName>
                            <ModuleName>ShiftJcoupCache</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1103</ID>
                            <BindInstances>add_ln322_fu_1357_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln308_fu_1555_p2 add_ln310_1_fu_1577_p2 add_ln310_fu_1582_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_2055</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2055</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_622</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>622</ID>
                            <BindInstances>add_ln171_fu_10621_p2 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U492 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U497 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U492 add_ln171_1_fu_10650_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_2_U fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U608 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U606 fdiv_32ns_32ns_32_12_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U609</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_2136</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2136</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_622</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>622</ID>
                            <BindInstances>add_ln171_fu_10621_p2 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U492 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U497 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U492 add_ln171_1_fu_10650_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_2_U fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U608 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U606 fdiv_32ns_32ns_32_12_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U609</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_2217</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2217</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_622</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>622</ID>
                            <BindInstances>add_ln171_fu_10621_p2 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U492 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U497 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U492 add_ln171_1_fu_10650_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_2_U fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U608 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U606 fdiv_32ns_32ns_32_12_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U609</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_2298</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2298</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_622</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>622</ID>
                            <BindInstances>add_ln171_fu_10621_p2 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U492 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U497 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U492 add_ln171_1_fu_10650_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_2_U fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U608 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U606 fdiv_32ns_32ns_32_12_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U609</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_2379</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2379</ID>
                    <BindInstances>add_ln292_fu_197_p2 add_ln292_1_fu_272_p2 add_ln294_fu_238_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>cu_0_0_U cu_0_1_U cu_0_2_U cu_0_3_U cu_trotters_local_V_0_U cu_trotters_local_V_1_U cu_trotters_local_V_2_U cu_trotters_local_V_3_U j_stream_V_data_0_0_fifo_U j_stream_V_data_0_1_fifo_U j_stream_V_data_0_2_fifo_U j_stream_V_data_0_3_fifo_U j_stream_V_data_0_4_fifo_U j_stream_V_data_0_5_fifo_U j_stream_V_data_0_6_fifo_U j_stream_V_data_0_7_fifo_U j_stream_V_data_0_8_fifo_U j_stream_V_data_0_9_fifo_U j_stream_V_data_0_10_fifo_U j_stream_V_data_0_11_fifo_U j_stream_V_data_0_12_fifo_U j_stream_V_data_0_13_fifo_U j_stream_V_data_0_14_fifo_U j_stream_V_data_0_15_fifo_U j_stream_V_data_0_16_fifo_U j_stream_V_data_0_17_fifo_U j_stream_V_data_0_18_fifo_U j_stream_V_data_0_19_fifo_U j_stream_V_data_0_20_fifo_U j_stream_V_data_0_21_fifo_U j_stream_V_data_0_22_fifo_U j_stream_V_data_0_23_fifo_U j_stream_V_data_0_24_fifo_U j_stream_V_data_0_25_fifo_U j_stream_V_data_0_26_fifo_U j_stream_V_data_0_27_fifo_U j_stream_V_data_0_28_fifo_U j_stream_V_data_0_29_fifo_U j_stream_V_data_0_30_fifo_U j_stream_V_data_0_31_fifo_U j_stream_V_data_0_32_fifo_U j_stream_V_data_0_33_fifo_U j_stream_V_data_0_34_fifo_U j_stream_V_data_0_35_fifo_U j_stream_V_data_0_36_fifo_U j_stream_V_data_0_37_fifo_U j_stream_V_data_0_38_fifo_U j_stream_V_data_0_39_fifo_U j_stream_V_data_0_40_fifo_U j_stream_V_data_0_41_fifo_U j_stream_V_data_0_42_fifo_U j_stream_V_data_0_43_fifo_U j_stream_V_data_0_44_fifo_U j_stream_V_data_0_45_fifo_U j_stream_V_data_0_46_fifo_U j_stream_V_data_0_47_fifo_U j_stream_V_data_0_48_fifo_U j_stream_V_data_0_49_fifo_U j_stream_V_data_0_50_fifo_U j_stream_V_data_0_51_fifo_U j_stream_V_data_0_52_fifo_U j_stream_V_data_0_53_fifo_U j_stream_V_data_0_54_fifo_U j_stream_V_data_0_55_fifo_U j_stream_V_data_0_56_fifo_U j_stream_V_data_0_57_fifo_U j_stream_V_data_0_58_fifo_U j_stream_V_data_0_59_fifo_U j_stream_V_data_0_60_fifo_U j_stream_V_data_0_61_fifo_U j_stream_V_data_0_62_fifo_U j_stream_V_data_0_63_fifo_U j_stream_V_data_1_0_fifo_U j_stream_V_data_1_1_fifo_U j_stream_V_data_1_2_fifo_U j_stream_V_data_1_3_fifo_U j_stream_V_data_1_4_fifo_U j_stream_V_data_1_5_fifo_U j_stream_V_data_1_6_fifo_U j_stream_V_data_1_7_fifo_U j_stream_V_data_1_8_fifo_U j_stream_V_data_1_9_fifo_U j_stream_V_data_1_10_fifo_U j_stream_V_data_1_11_fifo_U j_stream_V_data_1_12_fifo_U j_stream_V_data_1_13_fifo_U j_stream_V_data_1_14_fifo_U j_stream_V_data_1_15_fifo_U j_stream_V_data_1_16_fifo_U j_stream_V_data_1_17_fifo_U j_stream_V_data_1_18_fifo_U j_stream_V_data_1_19_fifo_U j_stream_V_data_1_20_fifo_U j_stream_V_data_1_21_fifo_U j_stream_V_data_1_22_fifo_U j_stream_V_data_1_23_fifo_U j_stream_V_data_1_24_fifo_U j_stream_V_data_1_25_fifo_U j_stream_V_data_1_26_fifo_U j_stream_V_data_1_27_fifo_U j_stream_V_data_1_28_fifo_U j_stream_V_data_1_29_fifo_U j_stream_V_data_1_30_fifo_U j_stream_V_data_1_31_fifo_U j_stream_V_data_1_32_fifo_U j_stream_V_data_1_33_fifo_U j_stream_V_data_1_34_fifo_U j_stream_V_data_1_35_fifo_U j_stream_V_data_1_36_fifo_U j_stream_V_data_1_37_fifo_U j_stream_V_data_1_38_fifo_U j_stream_V_data_1_39_fifo_U j_stream_V_data_1_40_fifo_U j_stream_V_data_1_41_fifo_U j_stream_V_data_1_42_fifo_U j_stream_V_data_1_43_fifo_U j_stream_V_data_1_44_fifo_U j_stream_V_data_1_45_fifo_U j_stream_V_data_1_46_fifo_U j_stream_V_data_1_47_fifo_U j_stream_V_data_1_48_fifo_U j_stream_V_data_1_49_fifo_U j_stream_V_data_1_50_fifo_U j_stream_V_data_1_51_fifo_U j_stream_V_data_1_52_fifo_U j_stream_V_data_1_53_fifo_U j_stream_V_data_1_54_fifo_U j_stream_V_data_1_55_fifo_U j_stream_V_data_1_56_fifo_U j_stream_V_data_1_57_fifo_U j_stream_V_data_1_58_fifo_U j_stream_V_data_1_59_fifo_U j_stream_V_data_1_60_fifo_U j_stream_V_data_1_61_fifo_U j_stream_V_data_1_62_fifo_U j_stream_V_data_1_63_fifo_U j_stream_V_data_2_0_fifo_U j_stream_V_data_2_1_fifo_U j_stream_V_data_2_2_fifo_U j_stream_V_data_2_3_fifo_U j_stream_V_data_2_4_fifo_U j_stream_V_data_2_5_fifo_U j_stream_V_data_2_6_fifo_U j_stream_V_data_2_7_fifo_U j_stream_V_data_2_8_fifo_U j_stream_V_data_2_9_fifo_U j_stream_V_data_2_10_fifo_U j_stream_V_data_2_11_fifo_U j_stream_V_data_2_12_fifo_U j_stream_V_data_2_13_fifo_U j_stream_V_data_2_14_fifo_U j_stream_V_data_2_15_fifo_U j_stream_V_data_2_16_fifo_U j_stream_V_data_2_17_fifo_U j_stream_V_data_2_18_fifo_U j_stream_V_data_2_19_fifo_U j_stream_V_data_2_20_fifo_U j_stream_V_data_2_21_fifo_U j_stream_V_data_2_22_fifo_U j_stream_V_data_2_23_fifo_U j_stream_V_data_2_24_fifo_U j_stream_V_data_2_25_fifo_U j_stream_V_data_2_26_fifo_U j_stream_V_data_2_27_fifo_U j_stream_V_data_2_28_fifo_U j_stream_V_data_2_29_fifo_U j_stream_V_data_2_30_fifo_U j_stream_V_data_2_31_fifo_U j_stream_V_data_2_32_fifo_U j_stream_V_data_2_33_fifo_U j_stream_V_data_2_34_fifo_U j_stream_V_data_2_35_fifo_U j_stream_V_data_2_36_fifo_U j_stream_V_data_2_37_fifo_U j_stream_V_data_2_38_fifo_U j_stream_V_data_2_39_fifo_U j_stream_V_data_2_40_fifo_U j_stream_V_data_2_41_fifo_U j_stream_V_data_2_42_fifo_U j_stream_V_data_2_43_fifo_U j_stream_V_data_2_44_fifo_U j_stream_V_data_2_45_fifo_U j_stream_V_data_2_46_fifo_U j_stream_V_data_2_47_fifo_U j_stream_V_data_2_48_fifo_U j_stream_V_data_2_49_fifo_U j_stream_V_data_2_50_fifo_U j_stream_V_data_2_51_fifo_U j_stream_V_data_2_52_fifo_U j_stream_V_data_2_53_fifo_U j_stream_V_data_2_54_fifo_U j_stream_V_data_2_55_fifo_U j_stream_V_data_2_56_fifo_U j_stream_V_data_2_57_fifo_U j_stream_V_data_2_58_fifo_U j_stream_V_data_2_59_fifo_U j_stream_V_data_2_60_fifo_U j_stream_V_data_2_61_fifo_U j_stream_V_data_2_62_fifo_U j_stream_V_data_2_63_fifo_U j_stream_V_data_3_0_fifo_U j_stream_V_data_3_1_fifo_U j_stream_V_data_3_2_fifo_U j_stream_V_data_3_3_fifo_U j_stream_V_data_3_4_fifo_U j_stream_V_data_3_5_fifo_U j_stream_V_data_3_6_fifo_U j_stream_V_data_3_7_fifo_U j_stream_V_data_3_8_fifo_U j_stream_V_data_3_9_fifo_U j_stream_V_data_3_10_fifo_U j_stream_V_data_3_11_fifo_U j_stream_V_data_3_12_fifo_U j_stream_V_data_3_13_fifo_U j_stream_V_data_3_14_fifo_U j_stream_V_data_3_15_fifo_U j_stream_V_data_3_16_fifo_U j_stream_V_data_3_17_fifo_U j_stream_V_data_3_18_fifo_U j_stream_V_data_3_19_fifo_U j_stream_V_data_3_20_fifo_U j_stream_V_data_3_21_fifo_U j_stream_V_data_3_22_fifo_U j_stream_V_data_3_23_fifo_U j_stream_V_data_3_24_fifo_U j_stream_V_data_3_25_fifo_U j_stream_V_data_3_26_fifo_U j_stream_V_data_3_27_fifo_U j_stream_V_data_3_28_fifo_U j_stream_V_data_3_29_fifo_U j_stream_V_data_3_30_fifo_U j_stream_V_data_3_31_fifo_U j_stream_V_data_3_32_fifo_U j_stream_V_data_3_33_fifo_U j_stream_V_data_3_34_fifo_U j_stream_V_data_3_35_fifo_U j_stream_V_data_3_36_fifo_U j_stream_V_data_3_37_fifo_U j_stream_V_data_3_38_fifo_U j_stream_V_data_3_39_fifo_U j_stream_V_data_3_40_fifo_U j_stream_V_data_3_41_fifo_U j_stream_V_data_3_42_fifo_U j_stream_V_data_3_43_fifo_U j_stream_V_data_3_44_fifo_U j_stream_V_data_3_45_fifo_U j_stream_V_data_3_46_fifo_U j_stream_V_data_3_47_fifo_U j_stream_V_data_3_48_fifo_U j_stream_V_data_3_49_fifo_U j_stream_V_data_3_50_fifo_U j_stream_V_data_3_51_fifo_U j_stream_V_data_3_52_fifo_U j_stream_V_data_3_53_fifo_U j_stream_V_data_3_54_fifo_U j_stream_V_data_3_55_fifo_U j_stream_V_data_3_56_fifo_U j_stream_V_data_3_57_fifo_U j_stream_V_data_3_58_fifo_U j_stream_V_data_3_59_fifo_U j_stream_V_data_3_60_fifo_U j_stream_V_data_3_61_fifo_U j_stream_V_data_3_62_fifo_U j_stream_V_data_3_63_fifo_U fmul_32ns_32ns_32_4_max_dsp_1_U700 stage_2_fu_2466_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1</Name>
            <Loops>
                <READ_TROTTERS_READ_TROTTERS_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TROTTERS_READ_TROTTERS_1>
                        <Name>READ_TROTTERS_READ_TROTTERS_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_TROTTERS_READ_TROTTERS_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1004</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_199_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:280" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_1_fu_267_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:280" URAM="0" VARIABLE="add_ln280_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_232_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:282" URAM="0" VARIABLE="add_ln282"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>UpdateState</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.247 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.247 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.247 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>74</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1121</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1323</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_328_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:250" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_354_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ofst_fu_380_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:243" URAM="0" VARIABLE="ofst"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_2_fu_689_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:243" URAM="0" VARIABLE="add_ln243_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_1_fu_407_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:250" URAM="0" VARIABLE="add_ln250_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_1_fu_446_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:251" URAM="0" VARIABLE="add_ln251_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ofst_1_fu_471_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:243" URAM="0" VARIABLE="ofst_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_707_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:243" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_2_fu_498_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:250" URAM="0" VARIABLE="add_ln250_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_2_fu_537_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:251" URAM="0" VARIABLE="add_ln251_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ofst_2_fu_562_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:243" URAM="0" VARIABLE="ofst_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_4_fu_725_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:243" URAM="0" VARIABLE="add_ln243_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_3_fu_589_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:250" URAM="0" VARIABLE="add_ln250_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_3_fu_632_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:251" URAM="0" VARIABLE="add_ln251_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ShiftJcoupCache</Name>
            <Loops>
                <SHIFT_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.417</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JCOUP>
                        <Name>SHIFT_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1801</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_1357_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:322" URAM="0" VARIABLE="add_ln322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>UpdateJcoup</Name>
            <Loops>
                <READ_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>333</Best-caseLatency>
                    <Average-caseLatency>333</Average-caseLatency>
                    <Worst-caseLatency>333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_JCOUP>
                        <Name>READ_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>0.880 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31002</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6633</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_1555_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:308" URAM="0" VARIABLE="add_ln308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_1_fu_1577_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:310" URAM="0" VARIABLE="add_ln310_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_1582_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:310" URAM="0" VARIABLE="add_ln310"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Run_Pipeline_SUM_UP</Name>
            <Loops>
                <SUM_UP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>116</Best-caseLatency>
                    <Average-caseLatency>116</Average-caseLatency>
                    <Worst-caseLatency>116</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.387 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.387 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.387 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>116</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SUM_UP>
                        <Name>SUM_UP</Name>
                        <TripCount>32</TripCount>
                        <Latency>114</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SUM_UP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>122</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>27825</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>19198</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SUM_UP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_10621_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U480" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U532" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U529" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U493" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U530" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U504" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U511" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U478" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U492" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U498" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U502" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U481" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U488" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U525" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U487" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U499" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U524" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U505" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U537" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U536" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U509" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U491" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U503" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U485" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U517" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U506" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U531" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U479" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U525" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U536" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U524" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U503" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U509" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U506" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U488" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U485" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U529" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U498" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U480" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U491" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U505" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U517" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U508" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U507" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U494" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U538" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U533" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U519" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U528" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U534" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U479" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U493" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U513" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U481" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U515" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U533" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U523" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U500" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U510" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U522" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U490" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U507" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U538" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U534" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U495" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U528" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U519" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U514" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U527" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U482" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U516" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U483" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U497" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U501" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U496" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U513" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U526" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U494" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U486" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U508" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U521" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U489" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U535" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U520" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U526" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U535" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U523" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U510" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U516" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U515" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U495" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U490" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U489" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U527" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U501" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U483" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U496" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U514" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U521" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U502" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U499" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U487" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U537" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U531" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U511" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U530" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U532" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U482" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U522" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U520" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U500" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U478" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U504" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U486" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="fp_buffer_253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U492" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:107" URAM="0" VARIABLE="fp_buffer_254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SUM_UP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_10650_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:171" URAM="0" VARIABLE="add_ln171_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Run</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>182</Average-caseLatency>
                    <Worst-caseLatency>192</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.607 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>171 ~ 192</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>131</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>30197</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>21667</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dh_tmp_2_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:165" URAM="0" VARIABLE="dh_tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U607" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U608" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U607" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U607" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="add3_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:69" URAM="0" VARIABLE="dh"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:138" URAM="0" VARIABLE="dh_tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U609" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:142" URAM="0" VARIABLE="dh_tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:143" URAM="0" VARIABLE="dh_tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U610" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:153" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U609" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:153" URAM="0" VARIABLE="mul9_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1</Name>
            <Loops>
                <WRITE_TROTTERS_WRITE_TROTTERS_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TROTTERS_WRITE_TROTTERS_1>
                        <Name>WRITE_TROTTERS_WRITE_TROTTERS_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </WRITE_TROTTERS_WRITE_TROTTERS_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>988</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>963</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_197_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:292" URAM="0" VARIABLE="add_ln292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_1_fu_272_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:292" URAM="0" VARIABLE="add_ln292_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_238_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:294" URAM="0" VARIABLE="add_ln294"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50</Name>
            <Loops>
                <LOOP_STAGE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082954</Best-caseLatency>
                    <Average-caseLatency>2128043</Average-caseLatency>
                    <Worst-caseLatency>2169033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.942 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.093 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.229 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2082955 ~ 2169034</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4099</TripCount>
                        <Latency>2082292 ~ 2168371</Latency>
                        <AbsoluteTimeLatency>6.940 ms ~ 7.227 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>508</min>
                                <max>529</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>508 ~ 529</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>124</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>527</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>191826</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>134427</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cu_0_0_U" SOURCE="" URAM="0" VARIABLE="cu_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_0_1_U" SOURCE="" URAM="0" VARIABLE="cu_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_0_2_U" SOURCE="" URAM="0" VARIABLE="cu_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_0_3_U" SOURCE="" URAM="0" VARIABLE="cu_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_trotters_local_V_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349" URAM="0" VARIABLE="cu_trotters_local_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_trotters_local_V_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349" URAM="0" VARIABLE="cu_trotters_local_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_trotters_local_V_2_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349" URAM="0" VARIABLE="cu_trotters_local_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cu_trotters_local_V_3_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349" URAM="0" VARIABLE="cu_trotters_local_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_0_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_1_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_2_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_3_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_4_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_5_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_6_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_7_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_8_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_9_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_10_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_11_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_12_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_13_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_14_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_15_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_16_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_17_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_18_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_19_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_20_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_21_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_22_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_23_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_24_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_25_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_26_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_27_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_28_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_29_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_30_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_31_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_32_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_33_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_34_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_35_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_36_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_37_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_38_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_39_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_40_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_41_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_42_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_43_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_44_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_45_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_46_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_47_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_48_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_49_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_50_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_51_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_52_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_53_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_54_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_55_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_56_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_57_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_58_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_59_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_60_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_61_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_62_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_0_63_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_0_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_1_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_2_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_3_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_4_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_5_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_6_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_7_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_8_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_9_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_10_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_11_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_12_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_13_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_14_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_15_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_16_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_17_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_18_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_19_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_20_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_21_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_22_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_23_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_24_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_25_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_26_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_27_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_28_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_29_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_30_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_31_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_32_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_33_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_34_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_35_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_36_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_37_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_38_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_39_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_40_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_41_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_42_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_43_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_44_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_45_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_46_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_47_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_48_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_49_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_50_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_51_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_52_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_53_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_54_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_55_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_56_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_57_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_58_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_59_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_60_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_61_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_62_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_1_63_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_1_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_0_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_1_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_2_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_3_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_4_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_5_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_6_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_7_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_8_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_9_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_10_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_11_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_12_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_13_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_14_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_15_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_16_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_17_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_18_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_19_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_20_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_21_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_22_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_23_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_24_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_25_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_26_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_27_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_28_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_29_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_30_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_31_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_32_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_33_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_34_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_35_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_36_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_37_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_38_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_39_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_40_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_41_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_42_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_43_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_44_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_45_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_46_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_47_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_48_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_49_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_50_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_51_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_52_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_53_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_54_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_55_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_56_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_57_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_58_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_59_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_60_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_61_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_62_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_2_63_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_2_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_0_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_1_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_2_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_3_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_4_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_5_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_6_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_7_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_8_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_9_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_10_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_11_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_12_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_13_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_14_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_15_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_16_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_17_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_18_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_19_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_20_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_21_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_22_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_23_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_24_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_25_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_26_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_27_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_28_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_29_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_30_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_31_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_32_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_33_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_34_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_35_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_36_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_37_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_38_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_39_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_40_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_41_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_42_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_43_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_44_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_45_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_46_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_47_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_48_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_49_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_50_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_51_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_52_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_53_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_54_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_55_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_56_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_57_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_58_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_59_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_60_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_61_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_62_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j_stream_V_data_3_63_fifo_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:352" URAM="0" VARIABLE="j_stream_V_data_3_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U700" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:355" URAM="0" VARIABLE="dh_tunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="stage_2_fu_2466_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:374" URAM="0" VARIABLE="stage_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="jcoup" index="1" direction="in" srcType=" const *" srcSize="2048">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="jcoup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="jcoup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_rand" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="log_rand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="log_rand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="trotters_1" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 31 to 0 of trotters"/>
                    </fields>
                </register>
                <register offset="0x14" name="trotters_2" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 63 to 32 of trotters"/>
                    </fields>
                </register>
                <register offset="0x1c" name="jcoup_1" access="W" description="Data signal of jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="jcoup" access="W" description="Bit 31 to 0 of jcoup"/>
                    </fields>
                </register>
                <register offset="0x20" name="jcoup_2" access="W" description="Data signal of jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="jcoup" access="W" description="Bit 63 to 32 of jcoup"/>
                    </fields>
                </register>
                <register offset="0x28" name="h_1" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 31 to 0 of h"/>
                    </fields>
                </register>
                <register offset="0x2c" name="h_2" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 63 to 32 of h"/>
                    </fields>
                </register>
                <register offset="0x34" name="jperp" access="W" description="Data signal of jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="jperp" access="W" description="Bit 31 to 0 of jperp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x44" name="log_rand_1" access="W" description="Data signal of log_rand" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_rand" access="W" description="Bit 31 to 0 of log_rand"/>
                    </fields>
                </register>
                <register offset="0x48" name="log_rand_2" access="W" description="Data signal of log_rand" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_rand" access="W" description="Bit 63 to 32 of log_rand"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="jcoup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="log_rand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="trotters"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="jcoup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="2048" final_bitwidth="1024" argName="jcoup"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="h"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="log_rand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="log_rand"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">64 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem1">2048 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, ap_uint&lt;64&gt;*</column>
                    <column name="jcoup">in,  const *</column>
                    <column name="h">in, float const *</column>
                    <column name="jperp">in, float const </column>
                    <column name="beta">in, float const </column>
                    <column name="log_rand">in, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="trotters">m_axi_gmem0, interface, , </column>
                    <column name="trotters">s_axi_control trotters_1, register, offset, offset=0x10 range=32</column>
                    <column name="trotters">s_axi_control trotters_2, register, offset, offset=0x14 range=32</column>
                    <column name="jcoup">m_axi_gmem1, interface, , </column>
                    <column name="jcoup">s_axi_control jcoup_1, register, offset, offset=0x1c range=32</column>
                    <column name="jcoup">s_axi_control jcoup_2, register, offset, offset=0x20 range=32</column>
                    <column name="h">m_axi_gmem2, interface, , </column>
                    <column name="h">s_axi_control h_1, register, offset, offset=0x28 range=32</column>
                    <column name="h">s_axi_control h_2, register, offset, offset=0x2c range=32</column>
                    <column name="jperp">s_axi_control jperp, register, , offset=0x34 range=32</column>
                    <column name="beta">s_axi_control beta, register, , offset=0x3c range=32</column>
                    <column name="log_rand">m_axi_gmem3, interface, , </column>
                    <column name="log_rand">s_axi_control log_rand_1, register, offset, offset=0x44 range=32</column>
                    <column name="log_rand">s_axi_control log_rand_2, register, offset, offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem0">Multiple burst reads of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:280:9</column>
                    <column name="m_axi_gmem0">Multiple burst writes of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:292:9</column>
                    <column name="m_axi_gmem1">Multiple burst reads of variable length and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:310:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

