// Copyright (C) 1991-2008 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 8.1 Build 163 10/28/2008 SJ Full Version"

// DATE "12/10/2008 19:30:48"

module 	CPU8051V1 (
	DOUT,
	NO,
	MT,
	RESET,
	X1,
	NMOE,
	X2,
	NEA,
	NESFR,
	ALEI,
	PSEI,
	P0I,
	P1I,
	P2I,
	P3I,
	RAMdaO,
	ROMdaO,
	NMWE,
	DLM,
	ALE,
	PSEN,
	ALEN,
	FWE,
	FOE,
	SFRWE,
	SFROE,
	IDLE,
	XOFF,
	P0E,
	P0O,
	P1E,
	P1O,
	P2E,
	P2O,
	P3E,
	P3O,
	POE,
	RAMadr,
	RAMdaI,
	ROMadr);
output 	DOUT;
input 	NO;
input 	MT;
input 	RESET;
input 	X1;
output 	NMOE;
input 	X2;
input 	NEA;
input 	NESFR;
input 	ALEI;
input 	PSEI;
input 	[7:0] P0I;
input 	[7:0] P1I;
input 	[7:0] P2I;
input 	[7:0] P3I;
input 	[7:0] RAMdaO;
input 	[7:0] ROMdaO;
output 	NMWE;
output 	DLM;
output 	ALE;
output 	PSEN;
output 	ALEN;
output 	FWE;
output 	FOE;
output 	SFRWE;
output 	SFROE;
output 	IDLE;
output 	XOFF;
output 	[7:0] P0E;
output 	[7:0] P0O;
output 	[7:0] P1E;
output 	[7:0] P1O;
output 	[7:0] P2E;
output 	[7:0] P2O;
output 	[7:0] P3E;
output 	[7:0] P3O;
output 	[7:0] POE;
output 	[7:0] RAMadr;
output 	[7:0] RAMdaI;
output 	[15:0] ROMadr;
wire \JM_S1:inst|FPGA_1:inst1|inst24 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~109 ;
wire \MCU80512:inst3|DLMSTQ[1] ;
wire inst9;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0 ;
wire \JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 ;
wire \JM_S1:inst|FPGA_1:inst1|inst20 ;
wire \JM_S1:inst|FPGA_1:inst1|inst18 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~114 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~36 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~36COUT1_12 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49 ;
wire \JM_S1:inst|FPGA_1:inst1|inst19 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~119 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~32 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~32COUT1_10 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~34 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~34COUT1_6 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~30 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~30COUT1_8 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2] ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~124 ;
wire \JM_S1:inst|FPGA_1:inst1|inst26 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~129 ;
wire \JM_S1:inst|FPGA_1:inst1|inst25 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~134 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~139 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] ;
wire \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1 ;
wire \JM_S1:inst|FPGA_1:inst1|START:inst1|inst ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~120 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~132 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~132COUT1_19 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~124 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~124COUT1_21 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~122 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~122COUT1_23 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~140 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~140COUT1_25 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~128 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~130 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~130COUT1_27 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~118 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~118COUT1_29 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~126 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~126COUT1_31 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~150 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~150COUT1_33 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~144 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~136 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~136COUT1_35 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~148 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~148COUT1_37 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~142 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~142COUT1_39 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~134 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~134COUT1_41 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~162 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~160 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~160COUT1_43 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~158 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~158COUT1_45 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~156 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~156COUT1_47 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~154 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~154COUT1_49 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~152 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~146 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~146COUT1_51 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
wire \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
wire \JM_S1:inst|FPGA_1:inst1|inst5 ;
wire \JM_S1:inst|FPGA_1:inst1|inst10 ;
wire \JM_S1:inst|FPGA_1:inst1|inst22~16 ;
wire \JM_S1:inst|FPGA_1:inst1|inst28 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23 ;
wire \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q ;
wire \JM_S1:inst|FPGA_1:inst1|inst30 ;
wire \JM_S1:inst|FPGA_1:inst1|inst23~34 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~36 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~36COUT1_12 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~34 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~34COUT1_14 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~28 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~28COUT1_16 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~30 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~30COUT1_18 ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5] ;
wire \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ;
wire \MCU80512:inst3|LDLM ;
wire \MCU80512:inst3|m3s001bo:U1|LDV2CK1 ;
wire \MCU80512:inst3|m3s001bo:U1|SMF~45 ;
wire \MCU80512:inst3|m3s001bo:U1|SMF~3 ;
wire \MCU80512:inst3|m3s001bo:U1|SMF ;
wire \MCU80512:inst3|m3s001bo:U1|SMA ;
wire \MCU80512:inst3|m3s001bo:U1|SMB ;
wire \MCU80512:inst3|m3s001bo:U1|SMC ;
wire \MCU80512:inst3|m3s001bo:U1|SMD ;
wire \MCU80512:inst3|m3s001bo:U1|SME ;
wire \MCU80512:inst3|m3s019bo:U11|INT_EN ;
wire \MCU80512:inst3|m3s019bo:U11|setinta~10 ;
wire \MCU80512:inst3|IROMD[2]~133 ;
wire \MCU80512:inst3|IROMD[1]~134 ;
wire \MCU80512:inst3|IROMD[3]~132 ;
wire \MCU80512:inst3|IMMDAT[3] ;
wire \MCU80512:inst3|IMMDAT[3]~COMBOUT ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[1] ;
wire \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48 ;
wire \MCU80512:inst3|m3s025bo:U14|L_OPLOAD ;
wire \MCU80512:inst3|m3s025bo:U14|dat_lat~23 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[3] ;
wire \MCU80512:inst3|IROMD[0]~135 ;
wire \MCU80512:inst3|IMMDAT[0] ;
wire \MCU80512:inst3|IMMDAT[0]~COMBOUT ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[0] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ;
wire \MCU80512:inst3|IROMD[5]~130 ;
wire \MCU80512:inst3|IMMDAT[5] ;
wire \MCU80512:inst3|IMMDAT[5]~COMBOUT ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[5] ;
wire \MCU80512:inst3|IROMD[6]~129 ;
wire \MCU80512:inst3|IMMDAT[6] ;
wire \MCU80512:inst3|IMMDAT[6]~COMBOUT ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[6] ;
wire \MCU80512:inst3|IROMD[7]~128 ;
wire \MCU80512:inst3|IMMDAT[7] ;
wire \MCU80512:inst3|IMMDAT[7]~COMBOUT ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[7] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~502 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ;
wire \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~503 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~504 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~505 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~506 ;
wire \MCU80512:inst3|IMMDATEN~228 ;
wire \MCU80512:inst3|m3s001bo:U1|Q4~78 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ;
wire \MCU80512:inst3|m3s001bo:U1|Q4 ;
wire \MCU80512:inst3|m3s001bo:U1|Q5 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB4~68 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB4~69 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[4] ;
wire \MCU80512:inst3|IMMDATEN~230 ;
wire \MCU80512:inst3|IMMDATEN~229 ;
wire \MCU80512:inst3|IMMDAT[1] ;
wire \MCU80512:inst3|IMMDAT[1]~COMBOUT ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[1] ;
wire \MCU80512:inst3|m3s004bo:U3|AJ~17 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[3] ;
wire \MCU80512:inst3|OA[2]~1923 ;
wire \MCU80512:inst3|muxiromd~49 ;
wire \MCU80512:inst3|muxiromd~1 ;
wire \MCU80512:inst3|IMMDAT[2] ;
wire \MCU80512:inst3|IMMDAT[2]~COMBOUT ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[2] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~384 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~385 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ;
wire \MCU80512:inst3|m3s004bo:U3|AB~21 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~389 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~386 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~381 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~380 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775 ;
wire \MCU80512:inst3|m3s004bo:U3|AJ~18 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~382 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~383 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~387 ;
wire \MCU80512:inst3|m3s001bo:U1|LCYC~194 ;
wire \MCU80512:inst3|m3s001bo:U1|LCYC ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313 ;
wire \MCU80512:inst3|m3s004bo:U3|LEITHER_RET ;
wire \MCU80512:inst3|m3s001bo:U1|CYC~2 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194 ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315 ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ;
wire \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195 ;
wire \MCU80512:inst3|m3s020bo:U12|ENAB~567 ;
wire \MCU80512:inst3|m3s020bo:U12|L_RESINT ;
wire \MCU80512:inst3|m3s020bo:U12|ENAB~568 ;
wire \MCU80512:inst3|m3s008bo:U7|muxrdat~0 ;
wire \MUX44:inst6|AT[5]~86 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6] ;
wire \MUX44:inst6|AT[6]~85 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[6] ;
wire \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ;
wire \MCU80512:inst3|m3s003bo:U2|AAF~67 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[5] ;
wire \MCU80512:inst3|m3s005bo:U4|AF ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[2] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ;
wire \MCU80512:inst3|m3s005bo:U4|MULDIV ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6] ;
wire \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786 ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625 ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626 ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ;
wire \MCU80512:inst3|m3s005bo:U4|BF~10 ;
wire \MCU80512:inst3|m3s005bo:U4|ADD3MOD ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1360 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055 ;
wire \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782 ;
wire \MCU80512:inst3|m3s003bo:U2|BD~155 ;
wire \MCU80512:inst3|m3s003bo:U2|BD~156 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166 ;
wire \MCU80512:inst3|m3s020bo:U12|setpsw~114 ;
wire \MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ;
wire \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ;
wire \MCU80512:inst3|m3s001bo:U1|CYC[2] ;
wire \MCU80512:inst3|m3s007bo:U6|Mux0~1059 ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ;
wire \MCU80512:inst3|m3s003bo:U2|EJ~213 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~116 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL~212 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2] ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL~213 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL~211 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[1] ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1359 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2037 ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197 ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2048 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2049 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ;
wire \MUX44:inst6|AT[7]~84 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~315 ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~316 ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~319 ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~317 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[7] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692 ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ;
wire \MCU80512:inst3|m3s006bo:U5|tmpout~200 ;
wire \MCU80512:inst3|m3s006bo:U5|tmpout~201 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL_EN~293 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL_EN~294 ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~COMBOUT ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2056 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2053 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2054 ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2055 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[2] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~112 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH_EN~150 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[3] ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[3] ;
wire \MCU80512:inst3|m3s010bo:U8|misc2~0 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38 ;
wire \MCU80512:inst3|m3s010bo:U8|JMP_REL~444 ;
wire \MCU80512:inst3|m3s010bo:U8|JMP_REL~445 ;
wire \MCU80512:inst3|m3s010bo:U8|JMP_REL ;
wire \MCU80512:inst3|IROMD[4]~131 ;
wire \MCU80512:inst3|IMMDAT[4] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~388 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2672 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2673 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2671 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2674 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2675 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2677 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2670 ;
wire \MCU80512:inst3|m3s010bo:U8|BA ;
wire \MCU80512:inst3|m3s010bo:U8|PC_INCR ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ;
wire \MCU80512:inst3|m3s004bo:U3|LRETI ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193 ;
wire \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33 ;
wire \MCU80512:inst3|m3s008bo:U7|SFR_LOAD ;
wire \MCU80512:inst3|m3s019bo:U11|BA~40 ;
wire \MCU80512:inst3|m3s019bo:U11|IP1~0 ;
wire \MCU80512:inst3|m3s019bo:U11|IP1 ;
wire \MCU80512:inst3|m3s019bo:U11|IP0~125 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[3] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[1] ;
wire \MCU80512:inst3|m3s019bo:U11|setlilx~1 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[2] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[2] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ;
wire \MCU80512:inst3|m3s015bo:U9|INT1 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_INT1 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON3SET ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON3~91 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[1] ;
wire \MCU80512:inst3|m3s019bo:U11|AL ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[1] ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~119 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALC~247 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALC~248 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~115 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ;
wire \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ;
wire \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~167 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[0] ;
wire \MCU80512:inst3|m3s004bo:U3|CODAT[0] ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[0] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0] ;
wire \MCU80512:inst3|m3s008bo:U7|file_control~2 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBH~94 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBH~95 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBH ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852 ;
wire \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1 ;
wire \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54 ;
wire \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[0] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~114 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ;
wire \MCU80512:inst3|m3s005bo:U4|ACC0 ;
wire \MCU80512:inst3|m3s003bo:U2|CMUX~60 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ;
wire \MCU80512:inst3|m3s005bo:U4|Mux24~242 ;
wire \MCU80512:inst3|m3s005bo:U4|Mux24~243 ;
wire \MCU80512:inst3|m3s005bo:U4|Mux24~244 ;
wire \MCU80512:inst3|m3s005bo:U4|Mux15~12 ;
wire \MCU80512:inst3|m3s005bo:U4|Mux15~13 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO ;
wire \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277 ;
wire \MCU80512:inst3|m3s003bo:U2|AAF~68 ;
wire \MCU80512:inst3|m3s003bo:U2|AAF~69 ;
wire \MCU80512:inst3|m3s003bo:U2|QCI~0 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~113 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~278 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~279 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~173 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[5] ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[5] ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[5] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2] ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~117 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux5~21 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux5~22 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0] ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096 ;
wire \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192 ;
wire \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284 ;
wire \MUX44:inst6|AT[4]~87 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~171 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[4] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[4] ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~318 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[4] ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[7] ;
wire \MCU80512:inst3|m3s028bo:U15|MODE0~0 ;
wire \MCU80512:inst3|m3s001bo:U1|STATE12 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~511 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[6] ;
wire \MCU80512:inst3|m3s015bo:U9|T1 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_T1 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[4] ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[5] ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~154 ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~155 ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~156 ;
wire \MCU80512:inst3|m3s015bo:U9|OV1_EN~221 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON6 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[2] ;
wire \MCU80512:inst3|m3s015bo:U9|T0 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_T0 ;
wire \MCU80512:inst3|m3s015bo:U9|T0L_EN~99 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON4 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[3] ;
wire \MCU80512:inst3|m3s015bo:U9|INT0 ;
wire \MCU80512:inst3|m3s015bo:U9|CIL0~40 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ;
wire \MCU80512:inst3|m3s015bo:U9|CIH0~140 ;
wire \MCU80512:inst3|m3s015bo:U9|CIH0~141 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~505 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~506 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[7] ;
wire \MCU80512:inst3|m3s015bo:U9|CIL1~40 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~508 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133 ;
wire \MCU80512:inst3|m3s015bo:U9|CIH1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~507 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~509 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~510 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1 ;
wire \MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[7] ;
wire \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71 ;
wire \MCU80512:inst3|m3s028bo:U15|DIVTWO ;
wire \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ;
wire \MCU80512:inst3|m3s028bo:U15|TCI[0] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|RXC9~94 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC8~80 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC8 ;
wire \MCU80512:inst3|m3s028bo:U15|MAJQ2 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC7~71 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC7 ;
wire \MCU80512:inst3|m3s028bo:U15|MAJQ1 ;
wire \MCU80512:inst3|m3s028bo:U15|RX_DIN ;
wire \MCU80512:inst3|m3s028bo:U15|RST16C~0 ;
wire \MCU80512:inst3|m3s028bo:U15|RSTQ1 ;
wire \MCU80512:inst3|m3s028bo:U15|DELRST16C~115 ;
wire \MCU80512:inst3|m3s028bo:U15|DELRCV ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ;
wire \MCU80512:inst3|m3s028bo:U15|DELCLRRCV ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136 ;
wire \MCU80512:inst3|m3s028bo:U15|DELRST16C ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC9~95 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC9 ;
wire \MCU80512:inst3|m3s028bo:U15|RB8control~34 ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ;
wire \MCU80512:inst3|m3s028bo:U15|END_DATA~65 ;
wire \MCU80512:inst3|m3s028bo:U15|END_DATA ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[5] ;
wire \MCU80512:inst3|m3s028bo:U15|MAJOUT~87 ;
wire \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ;
wire \MCU80512:inst3|m3s028bo:U15|SWREC~200 ;
wire \MCU80512:inst3|m3s028bo:U15|SWREC ;
wire \MCU80512:inst3|m3s028bo:U15|FSREJ ;
wire \MCU80512:inst3|m3s028bo:U15|RCV~527 ;
wire \MCU80512:inst3|m3s028bo:U15|RCV~528 ;
wire \MCU80512:inst3|m3s028bo:U15|RCV~529 ;
wire \MCU80512:inst3|m3s028bo:U15|RCV ;
wire \MCU80512:inst3|m3s028bo:U15|LORCV~218 ;
wire \MCU80512:inst3|m3s028bo:U15|LORCV ;
wire \MCU80512:inst3|m3s028bo:U15|BITIN~238 ;
wire \MCU80512:inst3|m3s028bo:U15|BITIN ;
wire \MCU80512:inst3|m3s028bo:U15|MODE0_IN ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ;
wire \MCU80512:inst3|m3s028bo:U15|RISET~95 ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747 ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ;
wire \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ;
wire \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166 ;
wire \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~594 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~595 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[4] ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[4] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284 ;
wire \MCU80512:inst3|m3s003bo:U2|CBEN ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux1~13 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux1~14 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~281 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~282 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~175 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[6] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[6] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[6] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux2~13 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux2~14 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ;
wire \MCU80512:inst3|m3s005bo:U4|PAR~46 ;
wire \MCU80512:inst3|m3s005bo:U4|PAR~47 ;
wire \MCU80512:inst3|m3s005bo:U4|PAR ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[0] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[0] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[0] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[0] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[0] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON0 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[0] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux3~13 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux3~14 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~275 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~276 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ;
wire \MCU80512:inst3|m3s003bo:U2|DA ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux7~12 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux7~13 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~602 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~603 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[0] ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[0] ;
wire \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ;
wire \MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0~268 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0~266 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0~265 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~758 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~761 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~762 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON[5] ;
wire \MCU80512:inst3|m3s019bo:U11|PRB ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[1]~121 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ;
wire \MCU80512:inst3|m3s019bo:U11|AI~13 ;
wire \MCU80512:inst3|m3s019bo:U11|AI ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON3 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~12 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON2 ;
wire \MCU80512:inst3|m3s015bo:U9|p3sampler~0 ;
wire \MCU80512:inst3|m3s019bo:U11|PRC ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[2]~122 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ;
wire \MCU80512:inst3|m3s019bo:U11|AJ~14 ;
wire \MCU80512:inst3|m3s019bo:U11|AJ ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~759 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~760 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON[7] ;
wire \MCU80512:inst3|m3s019bo:U11|PRD ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[3] ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[3]~120 ;
wire \MCU80512:inst3|m3s019bo:U11|AF~68 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ;
wire \MCU80512:inst3|m3s028bo:U15|settsend~1 ;
wire \MCU80512:inst3|m3s028bo:U15|DELCNT ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ;
wire \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|Q1~136 ;
wire \MCU80512:inst3|m3s028bo:U15|Q1 ;
wire \MCU80512:inst3|m3s028bo:U15|setlastbit~118 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151 ;
wire \MCU80512:inst3|m3s028bo:U15|TSEND ;
wire \MCU80512:inst3|m3s028bo:U15|DATAEN~184 ;
wire \MCU80512:inst3|m3s028bo:U15|DATAEN ;
wire \MCU80512:inst3|m3s028bo:U15|NEWDATA ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[3] ;
wire \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101 ;
wire \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ;
wire \MCU80512:inst3|m3s028bo:U15|Q3 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302 ;
wire \MCU80512:inst3|m3s028bo:U15|setlastbit~119 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT ;
wire \MCU80512:inst3|m3s028bo:U15|TISET~47 ;
wire \MCU80512:inst3|m3s028bo:U15|Q5 ;
wire \MCU80512:inst3|m3s028bo:U15|Q6 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301 ;
wire \MCU80512:inst3|m3s028bo:U15|TXEND ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ;
wire \MCU80512:inst3|m3s028bo:U15|set_riti~33 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI~374 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI~375 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI~376 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI ;
wire \MCU80512:inst3|m3s019bo:U11|PRE ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[4]~123 ;
wire \MCU80512:inst3|m3s019bo:U11|AF~69 ;
wire \MCU80512:inst3|m3s019bo:U11|AF~70 ;
wire \MCU80512:inst3|m3s019bo:U11|BB ;
wire \MCU80512:inst3|m3s019bo:U11|IP0~126 ;
wire \MCU80512:inst3|m3s019bo:U11|IP0 ;
wire \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0] ;
wire \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ;
wire \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4] ;
wire \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~161 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[3] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[3] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[3] ;
wire \MCU80512:inst3|m3s019bo:U11|PRC~COMBOUT ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773 ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[3] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779 ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~163 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[2] ;
wire \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194 ;
wire \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[2] ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[2] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[0] ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[1] ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[1] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~165 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[1] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~931 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~932 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211 ;
wire \MCU80512:inst3|m3s003bo:U2|EK ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379 ;
wire \MCU80512:inst3|m3s003bo:U2|AAD~102 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux6~13 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux6~14 ;
wire \MCU80512:inst3|m3s003bo:U2|AAD~103 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785 ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[2] ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276 ;
wire \MCU80512:inst3|m3s028bo:U15|RX_EN~71 ;
wire \MCU80512:inst3|m3s028bo:U15|SELRB8~2 ;
wire \MCU80512:inst3|m3s028bo:U15|SELRB8 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[2] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791 ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[2] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[2] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux0~12 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALD~124 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALD~125 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux0~13 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336 ;
wire \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337 ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[7] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[7] ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG~169 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[7] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698 ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~587 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~588 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[7] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[7] ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_INT0 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON1SET ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON1~91 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON1 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~10 ;
wire \MCU80512:inst3|m3s019bo:U11|PRA ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[0]~124 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ;
wire \MCU80512:inst3|m3s019bo:U11|ILL[0]~51 ;
wire \MCU80512:inst3|m3s019bo:U11|AH ;
wire \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2] ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~596 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~597 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[3] ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2050 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2051 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[3] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[1] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[1] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[1] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807 ;
wire \MCU80512:inst3|m3s019bo:U11|PRA~COMBOUT ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[1] ;
wire \MCU80512:inst3|m3s020bo:U12|setpconlo~0 ;
wire \MCU80512:inst3|m3s020bo:U12|L_PCON[1] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818 ;
wire \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~600 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~601 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[1] ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~287 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~288 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~785 ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~787 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216 ;
wire \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux4~13 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux4~14 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~284 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~285 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ;
wire \MCU80512:inst3|m3s003bo:U2|Mux9~32 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux9~33 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux9~30 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux9~31 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux9~34 ;
wire \MCU80512:inst3|m3s007bo:U6|Mux0~1057 ;
wire \MCU80512:inst3|m3s007bo:U6|Mux0~1058 ;
wire \MCU80512:inst3|m3s007bo:U6|AA~102 ;
wire \MCU80512:inst3|m3s007bo:U6|AA~101 ;
wire \MCU80512:inst3|m3s007bo:U6|AA ;
wire \MCU80512:inst3|m3s007bo:U6|Mux0~1060 ;
wire \MCU80512:inst3|m3s007bo:U6|C_TRUE ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~544 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~545 ;
wire \MCU80512:inst3|DLMSTQ[0] ;
wire \MCU80512:inst3|DLMSTB~15 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~598 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~599 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[2] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2045 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2046 ;
wire \MCU80512:inst3|IMMDAT[4]~COMBOUT ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2044 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[4] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21] ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~272 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~273 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ;
wire \MCU80512:inst3|m3s003bo:U2|DB~930 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~933 ;
wire \MCU80512:inst3|m3s003bo:U2|CARI ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057 ;
wire \MCU80512:inst3|m3s003bo:U2|EJ~214 ;
wire \MCU80512:inst3|m3s003bo:U2|EJ ;
wire \MCU80512:inst3|m3s003bo:U2|Mux8~12 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux8~13 ;
wire \MCU80512:inst3|m3s020bo:U12|setpsw~115 ;
wire \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1350 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1349 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1351 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1352 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1354 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1355 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1356 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1353 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1357 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1358 ;
wire \MCU80512:inst3|m3s003bo:U2|Mux17~118 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~290 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT~291 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~786 ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~784 ;
wire \MCU80512:inst3|m3s003bo:U2|CA~72 ;
wire \MCU80512:inst3|m3s003bo:U2|CA~73 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[6] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708 ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[6] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[6] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[6] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714 ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[6] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~590 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~591 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[6] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2039 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2038 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[6] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[5] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726 ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[5] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[5] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[5] ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~592 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI~593 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[5] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2042 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2041 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[5] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ;
wire \MCU80512:inst3|m3s020bo:U12|AA~159 ;
wire \MCU80512:inst3|m3s020bo:U12|ENAB~569 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ;
wire \MCU80512:inst3|m3s008bo:U7|SFRWE~39 ;
wire \MCU80512:inst3|m3s008bo:U7|SFRWE~40 ;
wire \MCU80512:inst3|m3s008bo:U7|SFRWE ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[0] ;
wire \MCU80512:inst3|m3s019bo:U11|AG~76 ;
wire \MCU80512:inst3|m3s019bo:U11|AG~77 ;
wire \MCU80512:inst3|m3s019bo:U11|AG~78 ;
wire \MCU80512:inst3|m3s019bo:U11|L_INTA~0 ;
wire \MCU80512:inst3|m3s019bo:U11|L_INTA ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[4] ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2064 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2065 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0] ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~COMBOUT ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2063 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[0] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[6] ;
wire \MCU80512:inst3|m3s001bo:U1|S_EN ;
wire \MCU80512:inst3|CLEAR ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~551 ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~554 ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~552 ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~553 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2058 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2059 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2060 ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~COMBOUT ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA~2061 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[1] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ;
wire \MCU80512:inst3|m3s020bo:U12|L_PCON[0] ;
wire \MCU80512:inst3|m3s001bo:U1|LDV2CK2 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~539 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~538 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~540 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~537 ;
wire \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33 ;
wire \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~141 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~141COUT1_152 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~136 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~136COUT1_154 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~131 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~131COUT1_156 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~126 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~126COUT1_158 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~121 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~116 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~116COUT1_160 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~111 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~111COUT1_162 ;
wire \MCU80512:inst3|m3s010bo:U8|LessThan0~104 ;
wire \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97 ;
wire \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ;
wire \MCU80512:inst3|m3s018bo:U10|L_EXPMEM ;
wire \MCU80512:inst3|m3s018bo:U10|NQEN~361 ;
wire \MCU80512:inst3|m3s018bo:U10|NQEN~360 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN~170 ;
wire \MCU80512:inst3|m3s018bo:U10|NQEN ;
wire \MCU80512:inst3|NMOE~63 ;
wire \MCU80512:inst3|NMWE ;
wire \MCU80512:inst3|m3s018bo:U10|QALE~257 ;
wire \MCU80512:inst3|m3s018bo:U10|QALE~259 ;
wire \MCU80512:inst3|m3s018bo:U10|QALE ;
wire \MCU80512:inst3|m3s018bo:U10|ALE ;
wire \MCU80512:inst3|m3s018bo:U10|IDLE ;
wire \MCU80512:inst3|m3s018bo:U10|NPSEN~36 ;
wire \MCU80512:inst3|m3s008bo:U7|FOE~1 ;
wire \MCU80512:inst3|m3s008bo:U7|FWE ;
wire \MCU80512:inst3|m3s008bo:U7|file_control~1 ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0 ;
wire \MCU80512:inst3|m3s008bo:U7|file_control~3 ;
wire \MCU80512:inst3|m3s008bo:U7|FOE~322 ;
wire \MCU80512:inst3|m3s008bo:U7|FOE ;
wire \MCU80512:inst3|m3s008bo:U7|SFROE~231 ;
wire \MCU80512:inst3|m3s008bo:U7|SFROE ;
wire \MCU80512:inst3|m3s018bo:U10|setextdat~36 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN~169 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN~0 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN ;
wire \MCU80512:inst3|m3s018bo:U10|setextdat~1 ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN~72 ;
wire \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176 ;
wire \MCU80512:inst3|m3s018bo:U10|EXTDAT ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN~73 ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN~74 ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN ;
wire \MCU80512:inst3|m3s018bo:U10|AEEN~26 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[7]~200 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[6]~201 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[5]~202 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[4]~203 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[3]~204 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[2]~205 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[1]~206 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[0]~207 ;
wire \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175 ;
wire \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ;
wire \MCU80512:inst3|m3s018bo:U10|P0DADD ;
wire \MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ;
wire \MCU80512:inst3|m3s018bo:U10|SELA[2] ;
wire \MCU80512:inst3|OA[2]~1922 ;
wire \MCU80512:inst3|OA[2]~1924 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7] ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[7] ;
wire \MCU80512:inst3|OA[7]~1925 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ;
wire \MCU80512:inst3|OA[7]~1926 ;
wire \MCU80512:inst3|OA[7]~1927 ;
wire \MCU80512:inst3|OA[7]~1928 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ;
wire \MCU80512:inst3|OA[6]~1929 ;
wire \MCU80512:inst3|OA[6]~1930 ;
wire \MCU80512:inst3|OA[6]~1931 ;
wire \MCU80512:inst3|OA[6]~1932 ;
wire \MCU80512:inst3|OA[5]~1933 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ;
wire \MCU80512:inst3|OA[5]~1934 ;
wire \MCU80512:inst3|OA[5]~1935 ;
wire \MCU80512:inst3|OA[5]~1936 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ;
wire \MCU80512:inst3|OA[4]~1937 ;
wire \MCU80512:inst3|OA[4]~1938 ;
wire \MCU80512:inst3|OA[4]~1939 ;
wire \MCU80512:inst3|OA[4]~1940 ;
wire \MCU80512:inst3|OA[3]~1941 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ;
wire \MCU80512:inst3|OA[3]~1942 ;
wire \MCU80512:inst3|OA[3]~1943 ;
wire \MCU80512:inst3|OA[3]~1944 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ;
wire \MCU80512:inst3|OA[2]~1945 ;
wire \MCU80512:inst3|OA[2]~1946 ;
wire \MCU80512:inst3|OA[2]~1947 ;
wire \MCU80512:inst3|OA[2]~1948 ;
wire \MCU80512:inst3|OA[1]~1949 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ;
wire \MCU80512:inst3|OA[1]~1950 ;
wire \MCU80512:inst3|OA[1]~1951 ;
wire \MCU80512:inst3|OA[1]~1952 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ;
wire \MCU80512:inst3|OA[0]~1953 ;
wire \MCU80512:inst3|OA[0]~1954 ;
wire \MCU80512:inst3|OA[0]~1955 ;
wire \MCU80512:inst3|OA[0]~1956 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[1] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[0] ;
wire \MCU80512:inst3|m3s018bo:U10|SELC~2 ;
wire \MCU80512:inst3|m3s018bo:U10|SELC ;
wire \MCU80512:inst3|m3s018bo:U10|OC[7]~1768 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[7]~1769 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[7] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[6]~1770 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[6]~1771 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[5]~1772 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[5]~1773 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[5] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[4]~1774 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[4]~1775 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[4] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[3]~1776 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[3]~1777 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[3] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[2]~1778 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[2]~1779 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[2] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[1]~1780 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[1]~1781 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[1] ;
wire \MCU80512:inst3|m3s018bo:U10|OC[0]~1782 ;
wire \MCU80512:inst3|m3s018bo:U10|OC[0]~1783 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[0] ;
wire \MCU80512:inst3|m3s018bo:U10|NRD~278 ;
wire \MCU80512:inst3|m3s018bo:U10|NRD~279 ;
wire \MCU80512:inst3|m3s018bo:U10|NRD ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[7] ;
wire \MCU80512:inst3|m3s018bo:U10|NWR ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[2] ;
wire \MCU80512:inst3|m3s028bo:U15|SETTXCLK ;
wire \MCU80512:inst3|m3s028bo:U15|TXCLK ;
wire \MCU80512:inst3|m3s018bo:U10|OD[1]~298 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ;
wire \MCU80512:inst3|m3s018bo:U10|OD[1]~299 ;
wire \MCU80512:inst3|m3s018bo:U10|OD[1]~300 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[1] ;
wire \MCU80512:inst3|m3s018bo:U10|OD[0]~301 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[0] ;
wire \MCU80512:inst3|m3s018bo:U10|OD[7] ;
wire \MCU80512:inst3|m3s018bo:U10|OD[6] ;
wire \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13 ;
wire inst19;
wire \JM_S1:inst|FPGA_1:inst1|inst15 ;
wire \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1 ;
wire \MCU80512:inst3|FO[7]~80 ;
wire \MCU80512:inst3|FO[6]~81 ;
wire \MCU80512:inst3|FO[5]~82 ;
wire \MCU80512:inst3|FO[4]~83 ;
wire \MCU80512:inst3|FO[3]~84 ;
wire \MCU80512:inst3|FO[2]~85 ;
wire \MCU80512:inst3|FO[1]~86 ;
wire \MCU80512:inst3|FO[0]~87 ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|PSWDAT ;
wire [7:0] \MCU80512:inst3|m3s019bo:U11|L_IP ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT3_SFR ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW ;
wire [21:0] \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR ;
wire [7:0] \MCU80512:inst3|m3s005bo:U4|L_ACCDAT ;
wire [2:0] \MCU80512:inst3|m3s004bo:U3|CODAT ;
wire [5:0] \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM ;
wire [3:0] \MCU80512:inst3|m3s028bo:U15|TCI ;
wire [7:0] \MCU80512:inst3|m3s025bo:U14|OPC ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|PCON ;
wire [7:0] \MCU80512:inst3|m3s019bo:U11|L_IE ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|DE ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LDI_IN ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT1_DEL ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT3_DEL ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|TCON ;
wire [7:4] \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|NEXT_FA ;
wire [7:0] \MCU80512:inst3|m3s005bo:U4|BREG ;
wire [3:1] \MCU80512:inst3|m3s001bo:U1|CYC ;
wire [2:0] \MCU80512:inst3|DLMSTQ ;
wire [23:0] \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs ;
wire [7:0] \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT ;
wire [7:0] \MCU80512:inst3|m3s028bo:U15|SBUF ;
wire [1:0] \MCU80512:inst3|m3s020bo:U12|L_PCON ;
wire [4:0] \MCU80512:inst3|m3s019bo:U11|LAT_ILB ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|CE ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LCI_IN ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT0_SFR ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT2_SFR ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|LTMOD ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|DPL ;
wire [15:0] \MCU80512:inst3|m3s010bo:U8|STACK_DATA ;
wire [2:0] \MCU80512:inst3|m3s008bo:U7|BIT_POSN ;
wire [9:0] \MCU80512:inst3|m3s005bo:U4|ACLDAT ;
wire [12:1] \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD ;
wire [9:0] \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD ;
wire [2:0] \MCU80512:inst3|m3s004bo:U3|PSWC ;
wire [5:0] \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM ;
wire [7:0] \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT ;
wire [7:3] \MCU80512:inst3|m3s028bo:U15|L_SCON ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|L_MSIZ ;
wire [4:0] \MCU80512:inst3|m3s019bo:U11|LAT_ILA ;
wire [4:1] \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|BE ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LBI_IN ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|OD ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT2_DEL ;
wire [2:0] \MCU80512:inst3|m3s018bo:U10|SELA ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|DPH ;
wire [15:0] \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|L_FA ;
wire [7:0] \MCU80512:inst3|IMMDAT ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM ;
wire [2:0] \MCU80512:inst3|m3s028bo:U15|LL_SCON ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LAI_IN ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT1_SFR ;
wire [15:0] \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|RAMDI ;
wire [7:0] \MCU80512:inst3|m3s006bo:U5|TMPDAT ;
wire [10:0] \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD ;
wire [17:0] \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC ;
wire [6:1] \MCU80512:inst3|m3s001bo:U1|STATD ;
wire [23:0] \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI ;

wire __ALT_INV__RESET;
wire \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|__ALT_INV__LessThan0~74 ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FOE ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFRWE ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFROE ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[1] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[0] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[2] ;
wire \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ;
wire \MCU80512:inst3|__ALT_INV__CLEAR ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FWE ;
wire \MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ;
wire \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign __ALT_INV__RESET = ~ RESET;
assign \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|__ALT_INV__LessThan0~74  = ~ \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FOE  = ~ \MCU80512:inst3|m3s008bo:U7|FOE ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFRWE  = ~ \MCU80512:inst3|m3s008bo:U7|SFRWE ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFROE  = ~ \MCU80512:inst3|m3s008bo:U7|SFROE ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[7]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[6]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[5]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[4]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[3]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[2]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[1]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[0]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[5]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[4]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[3]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[2]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ;
assign \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2  = ~ \MCU80512:inst3|m3s001bo:U1|LDV2CK2 ;
assign \MCU80512:inst3|__ALT_INV__CLEAR  = ~ \MCU80512:inst3|CLEAR ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FWE  = ~ \MCU80512:inst3|m3s008bo:U7|FWE ;
assign \MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6]  = ~ \MCU80512:inst3|m3s001bo:U1|STATD[6] ;
assign \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1  = ~ \MCU80512:inst3|m3s001bo:U1|LDV2CK1 ;

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst24~I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst18 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst20 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst24 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst24~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst24~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst24~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst24~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst24~I .lut_mask = "0010";
defparam \JM_S1:inst|FPGA_1:inst1|inst24~I .output_mode = "comb_only";

cyclone_lcell \inst9~I (
	.clk(X1),
	.datad(inst9),
	.aclr(gnd),
	.regout(inst9));
defparam \inst9~I .operation_mode = "normal";
defparam \inst9~I .synch_mode = "off";
defparam \inst9~I .register_cascade_mode = "off";
defparam \inst9~I .sum_lutc_input = "datac";
defparam \inst9~I .lut_mask = "00FF";
defparam \inst9~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I (
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I .lut_mask = "3000";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] ),
	.aclr(RESET),
	.sload(vcc),
	.combout(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst1 ));
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I .synch_mode = "on";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I .sum_lutc_input = "qfbk";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I .lut_mask = "FFF0";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I .output_mode = "reg_and_comb";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst20~I (
	.datac(\JM_S1:inst|FPGA_1:inst1|inst19 ),
	.datad(NO),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst20 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst20~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst20~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst20~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst20~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst20~I .lut_mask = "0FF0";
defparam \JM_S1:inst|FPGA_1:inst1|inst20~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst30~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datac(MT),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst5 ),
	.aclr(gnd),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst18 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|inst30 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst30~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst30~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst30~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst30~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst30~I .lut_mask = "0FF0";
defparam \JM_S1:inst|FPGA_1:inst1|inst30~I .output_mode = "reg_and_comb";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~32 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~36 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[4]~36 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5] ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I .lut_mask = "C3C3";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[5]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2] ),
	.combout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I .lut_mask = "0200";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0~49_I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst19~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|inst19 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst19~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst19~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst19~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst19~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst19~I .lut_mask = "6996";
defparam \JM_S1:inst|FPGA_1:inst1|inst19~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~30 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~32 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I .lut_mask = "A50A";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[3]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~34 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I .lut_mask = "6688";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I (
	.clk(inst19),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I .lut_mask = "00FF";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[1]~34 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~30 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[2]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst26~I (
	.datac(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst25 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst26 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst26~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst26~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst26~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst26~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst26~I .lut_mask = "00F0";
defparam \JM_S1:inst|FPGA_1:inst1|inst26~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst25~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst5 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|inst25 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst25~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst25~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst25~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst25~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst25~I .lut_mask = "FFFF";
defparam \JM_S1:inst|FPGA_1:inst1|inst25~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I (
	.clk(inst19),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0] ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I .lut_mask = "0F0F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~120 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I .lut_mask = "6688";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst1 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(RESET),
	.regout(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ));
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I .lut_mask = "0303";
defparam \JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]~120 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~132 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2]~132 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~124 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I .lut_mask = "A50A";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3]~124 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~122 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4]~122 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~140 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I .lut_mask = "C30C";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5]~140 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~128 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6]~128 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~130 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I .lut_mask = "C30C";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7]~130 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~118 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8]~118 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~126 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I .lut_mask = "A50A";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9]~126 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~150 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10]~150 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~144 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I .lut_mask = "C30C";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11]~144 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~136 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12]~136 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~148 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I .lut_mask = "A50A";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13]~148 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~142 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14]~142 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~134 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I .lut_mask = "C30C";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15]~134 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~162 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16]~162 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~160 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I .lut_mask = "C30C";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17]~160 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~158 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I (
	.clk(inst19),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18]~158 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~156 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I .lut_mask = "A50A";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19]~156 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~154 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20]~154 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~152 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I .lut_mask = "C30C";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I (
	.clk(inst19),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21]~152 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~146 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I (
	.clk(inst19),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23] ),
	.aclr(gnd),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22]~146 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23] ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I .lut_mask = "F00F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[16] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I .lut_mask = "F5A0";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[17] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I .lut_mask = "AFA0";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[18] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I .lut_mask = "CFC0";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[19] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I .lut_mask = "FA0A";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[20] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I .lut_mask = "F0CC";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[21] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I .lut_mask = "F0CC";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[22] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I .lut_mask = "CCF0";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[23] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I .lut_mask = "D8D8";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I .lut_mask = "F0AA";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I .lut_mask = "B8B8";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[2] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I .lut_mask = "B8B8";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[3] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I .lut_mask = "AAF0";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[4] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I .lut_mask = "F0AA";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[5] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I .lut_mask = "EE44";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[6] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I .lut_mask = "AACC";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[7] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I .lut_mask = "AACC";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[8] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I .lut_mask = "CCAA";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[9] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I .lut_mask = "CCAA";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[10] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I .lut_mask = "AACC";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[11] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I .lut_mask = "FC0C";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[12] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I .lut_mask = "CFC0";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[13] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I .lut_mask = "CACA";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[14] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I .lut_mask = "ACAC";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[15] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ));
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I .lut_mask = "FC0C";
defparam \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst5~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst15 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ),
	.aclr(gnd),
	.regout(\JM_S1:inst|FPGA_1:inst1|inst5 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst5~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst5~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst5~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst5~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst5~I .lut_mask = "6996";
defparam \JM_S1:inst|FPGA_1:inst1|inst5~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst10~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.regout(\JM_S1:inst|FPGA_1:inst1|inst10 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst10~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst10~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst10~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst10~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst10~I .lut_mask = "FFFF";
defparam \JM_S1:inst|FPGA_1:inst1|inst10~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst22~16_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst5 ),
	.datac(MT),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst22~16 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst22~16_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst22~16_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst22~16_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst22~16_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst22~16_I .lut_mask = "0505";
defparam \JM_S1:inst|FPGA_1:inst1|inst22~16_I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst28~I (
	.datac(\JM_S1:inst|FPGA_1:inst1|inst5 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst28 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst28~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst28~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst28~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst28~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst28~I .lut_mask = "FFF0";
defparam \JM_S1:inst|FPGA_1:inst1|inst28~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I .lut_mask = "B9FC";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st0 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I .lut_mask = "D022";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st1 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I .lut_mask = "3098";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st2 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I .lut_mask = "0AC4";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st3 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I .lut_mask = "22D0";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st4 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I .lut_mask = "0CA4";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st5 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I .lut_mask = "3098";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.st6 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I .lut_mask = "2D20";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST7 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I .lut_mask = "22D0";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST8 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I .lut_mask = "2D20";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST9 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I .lut_mask = "22D0";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST10 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I .lut_mask = "2D20";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst26 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst22~16 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST11 ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I .lut_mask = "22D0";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|inst5 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.datac(MT),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I .lut_mask = "0100";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15_I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|inst5 ),
	.datac(MT),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23 ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I .lut_mask = "AAAB";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23_I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector14~15 ),
	.datad(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Selector0~23 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q ));
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I .lut_mask = "F0AA";
defparam \JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst23~34_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|START:inst1|inst ),
	.datac(\JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|Q ),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst30 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst23~34 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst23~34_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst23~34_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst23~34_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst23~34_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst23~34_I .lut_mask = "FFFA";
defparam \JM_S1:inst|FPGA_1:inst1|inst23~34_I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst24 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst23~34 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0] ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .lut_mask = "0F0F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .output_mode = "reg_only";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0]~I .created_from = "REGOUT(CQI[0])";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst24 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[0] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst23~34 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~36 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .lut_mask = "6688";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .output_mode = "reg_only";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~I .created_from = "REGOUT(CQI[0])";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst24 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst23~34 ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[1]~36 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~34 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .lut_mask = "5A5F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .output_mode = "reg_only";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~I .created_from = "REGOUT(CQI[0])";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst24 ),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst23~34 ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[2]~34 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~28 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .lut_mask = "A50A";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .output_mode = "reg_only";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~I .created_from = "REGOUT(CQI[0])";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst24 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst23~34 ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3]~28 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4] ),
	.cout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~30 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .operation_mode = "arithmetic";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .lut_mask = "3C3F";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .output_mode = "reg_only";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~I .created_from = "REGOUT(CQI[0])";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I (
	.clk(\JM_S1:inst|FPGA_1:inst1|inst24 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5] ),
	.aclr(\JM_S1:inst|FPGA_1:inst1|inst23~34 ),
	.cin(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4]~30 ),
	.regout(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5] ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .sum_lutc_input = "cin";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .lut_mask = "C3C3";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .output_mode = "reg_only";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5]~I .created_from = "REGOUT(CQI[0])";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[4] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[3] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6C:inst35|CQI[5] ),
	.combout(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ));
defparam \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I .lut_mask = "0077";
defparam \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|LDLM~I (
	.clk(X1),
	.datab(ALEI),
	.datac(RESET),
	.datad(PSEI),
	.aclr(gnd),
	.regout(\MCU80512:inst3|LDLM ));
defparam \MCU80512:inst3|LDLM~I .operation_mode = "normal";
defparam \MCU80512:inst3|LDLM~I .synch_mode = "off";
defparam \MCU80512:inst3|LDLM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|LDLM~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|LDLM~I .lut_mask = "0003";
defparam \MCU80512:inst3|LDLM~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ));
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMF~45_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.combout(\MCU80512:inst3|m3s001bo:U1|SMF~45 ));
defparam \MCU80512:inst3|m3s001bo:U1|SMF~45_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~45_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~45_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~45_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~45_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~45_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMF~3_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMF~45 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|SMF~3 ));
defparam \MCU80512:inst3|m3s001bo:U1|SMF~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~3_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMF~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMF~3 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMF ));
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMA~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMA ));
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .lut_mask = "CCCC";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMB~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMB ));
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMC~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMC ));
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .lut_mask = "CCCC";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMD~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMD ));
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .lut_mask = "AAAA";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SME~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SME ));
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|INT_EN~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SME ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|INT_EN ));
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|setinta~10_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.combout(\MCU80512:inst3|m3s019bo:U11|setinta~10 ));
defparam \MCU80512:inst3|m3s019bo:U11|setinta~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|setinta~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|setinta~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|setinta~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|setinta~10_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s019bo:U11|setinta~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IROMD[2]~133_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datac(ROMdaO[2]),
	.combout(\MCU80512:inst3|IROMD[2]~133 ));
defparam \MCU80512:inst3|IROMD[2]~133_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[2]~133_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[2]~133_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[2]~133_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[2]~133_I .lut_mask = "5050";
defparam \MCU80512:inst3|IROMD[2]~133_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IROMD[1]~134_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(ROMdaO[1]),
	.combout(\MCU80512:inst3|IROMD[1]~134 ));
defparam \MCU80512:inst3|IROMD[1]~134_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[1]~134_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[1]~134_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[1]~134_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[1]~134_I .lut_mask = "5500";
defparam \MCU80512:inst3|IROMD[1]~134_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IROMD[3]~132_I (
	.datac(ROMdaO[3]),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.combout(\MCU80512:inst3|IROMD[3]~132 ));
defparam \MCU80512:inst3|IROMD[3]~132_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[3]~132_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[3]~132_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[3]~132_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[3]~132_I .lut_mask = "00F0";
defparam \MCU80512:inst3|IROMD[3]~132_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[3]~132 ),
	.datab(P0I[3]),
	.datac(\MCU80512:inst3|IMMDAT[3] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[3]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[3] ));
defparam \MCU80512:inst3|IMMDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[3]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[1] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .lut_mask = "F0E4";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I (
	.datab(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48 ));
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I .lut_mask = "00CC";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD~48 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD ));
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .lut_mask = "2030";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD ),
	.combout(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ));
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IMMDAT[3]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[3] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .lut_mask = "30B8";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IROMD[0]~135_I (
	.datac(ROMdaO[0]),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.combout(\MCU80512:inst3|IROMD[0]~135 ));
defparam \MCU80512:inst3|IROMD[0]~135_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[0]~135_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[0]~135_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[0]~135_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[0]~135_I .lut_mask = "00F0";
defparam \MCU80512:inst3|IROMD[0]~135_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[0]~135 ),
	.datab(P0I[0]),
	.datac(\MCU80512:inst3|IMMDAT[0] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[0]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[0] ));
defparam \MCU80512:inst3|IMMDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[0]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.datac(\MCU80512:inst3|IMMDAT[0]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[0] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .lut_mask = "22E2";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .lut_mask = "FFFD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IROMD[5]~130_I (
	.datac(ROMdaO[5]),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.combout(\MCU80512:inst3|IROMD[5]~130 ));
defparam \MCU80512:inst3|IROMD[5]~130_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[5]~130_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[5]~130_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[5]~130_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[5]~130_I .lut_mask = "00F0";
defparam \MCU80512:inst3|IROMD[5]~130_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[5]~130 ),
	.datab(P0I[5]),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[5]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[5] ));
defparam \MCU80512:inst3|IMMDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[5]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|IMMDAT[5]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[5] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .lut_mask = "0CAA";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IROMD[6]~129_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(ROMdaO[6]),
	.combout(\MCU80512:inst3|IROMD[6]~129 ));
defparam \MCU80512:inst3|IROMD[6]~129_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[6]~129_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[6]~129_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[6]~129_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[6]~129_I .lut_mask = "5500";
defparam \MCU80512:inst3|IROMD[6]~129_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[6]~129 ),
	.datab(P0I[6]),
	.datac(\MCU80512:inst3|IMMDAT[6] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[6]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[6] ));
defparam \MCU80512:inst3|IMMDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[6]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|IMMDAT[6]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[6] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .lut_mask = "0CAA";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IROMD[7]~128_I (
	.datab(ROMdaO[7]),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.combout(\MCU80512:inst3|IROMD[7]~128 ));
defparam \MCU80512:inst3|IROMD[7]~128_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[7]~128_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[7]~128_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[7]~128_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[7]~128_I .lut_mask = "00CC";
defparam \MCU80512:inst3|IROMD[7]~128_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[7]~128 ),
	.datab(P0I[7]),
	.datac(\MCU80512:inst3|IMMDAT[7] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[7]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[7] ));
defparam \MCU80512:inst3|IMMDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[7]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.datab(\MCU80512:inst3|IMMDAT[7]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[7] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .lut_mask = "50D8";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I .lut_mask = "BFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~502 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I .lut_mask = "5073";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~502_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I .lut_mask = "DFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ));
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I .lut_mask = "5550";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS1~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~503 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I .lut_mask = "F7EF";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~503_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|IMMB3~502 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB3~503 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~504 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I .lut_mask = "FCFD";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~504_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~505 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I .lut_mask = "7474";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .lut_mask = "FFDF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB3~505 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~506 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I .lut_mask = "00EF";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~506_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDATEN~228_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datab(\MCU80512:inst3|m3s004bo:U3|IMMB3~504 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB3~506 ),
	.combout(\MCU80512:inst3|IMMDATEN~228 ));
defparam \MCU80512:inst3|IMMDATEN~228_I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDATEN~228_I .synch_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~228_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~228_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDATEN~228_I .lut_mask = "80A0";
defparam \MCU80512:inst3|IMMDATEN~228_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|Q4~78_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|Q4~78 ));
defparam \MCU80512:inst3|m3s001bo:U1|Q4~78_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~78_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~78_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~78_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~78_I .lut_mask = "00AA";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~78_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I .lut_mask = "0002";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|Q4~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~387 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4~78 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|Q4 ));
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .lut_mask = "0C2C";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|Q5~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4~78 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|Q5 ));
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .lut_mask = "58D0";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB4~68 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I .lut_mask = "DFBB";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I .lut_mask = "FBFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|IMMB4~68 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I .lut_mask = "003F";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[4] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .lut_mask = "FE02";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IMMDATEN~230_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|IMMDATEN~230 ));
defparam \MCU80512:inst3|IMMDATEN~230_I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDATEN~230_I .synch_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~230_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~230_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDATEN~230_I .lut_mask = "F100";
defparam \MCU80512:inst3|IMMDATEN~230_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDATEN~229_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|muxiromd~49 ),
	.datac(\MCU80512:inst3|IMMDATEN~228 ),
	.datad(\MCU80512:inst3|IMMDATEN~230 ),
	.combout(\MCU80512:inst3|IMMDATEN~229 ));
defparam \MCU80512:inst3|IMMDATEN~229_I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDATEN~229_I .synch_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~229_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~229_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDATEN~229_I .lut_mask = "5557";
defparam \MCU80512:inst3|IMMDATEN~229_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[1]~134 ),
	.datab(P0I[1]),
	.datac(\MCU80512:inst3|IMMDAT[1] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[1]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[1] ));
defparam \MCU80512:inst3|IMMDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[1]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IMMDAT[1]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[1] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .lut_mask = "EFE0";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AJ~17_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AJ~17 ));
defparam \MCU80512:inst3|m3s004bo:U3|AJ~17_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~17_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~17_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~17_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~17_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~17_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[3] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .lut_mask = "CCD8";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1923_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|OA[2]~1923 ));
defparam \MCU80512:inst3|OA[2]~1923_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1923_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1923_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1923_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1923_I .lut_mask = "8800";
defparam \MCU80512:inst3|OA[2]~1923_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|muxiromd~49_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~17 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datac(\MCU80512:inst3|OA[2]~1923 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|muxiromd~49 ));
defparam \MCU80512:inst3|muxiromd~49_I .operation_mode = "normal";
defparam \MCU80512:inst3|muxiromd~49_I .synch_mode = "off";
defparam \MCU80512:inst3|muxiromd~49_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|muxiromd~49_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|muxiromd~49_I .lut_mask = "80C0";
defparam \MCU80512:inst3|muxiromd~49_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|muxiromd~1_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ),
	.datad(\MCU80512:inst3|muxiromd~49 ),
	.combout(\MCU80512:inst3|muxiromd~1 ));
defparam \MCU80512:inst3|muxiromd~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|muxiromd~1_I .synch_mode = "off";
defparam \MCU80512:inst3|muxiromd~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|muxiromd~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|muxiromd~1_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|muxiromd~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[2]~133 ),
	.datab(P0I[2]),
	.datac(\MCU80512:inst3|IMMDAT[2] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[2]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[2] ));
defparam \MCU80512:inst3|IMMDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[2]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IMMDAT[2]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[2] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .lut_mask = "30B8";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .lut_mask = "FDFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .lut_mask = "F7FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~384 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I .lut_mask = "003F";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~384_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~385 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I .lut_mask = "0F08";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~385_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I .lut_mask = "0010";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I .lut_mask = "FFEF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AB~21_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AB~21 ));
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .lut_mask = "5505";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AJ~17 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~389 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I .lut_mask = "7FFF";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~389_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|AB~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~389 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~386 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I .lut_mask = "FBFF";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~386_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|IMMB4~68 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~381 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I .lut_mask = "F8A8";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~381_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I .lut_mask = "FFEE";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I .lut_mask = "040C";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .lut_mask = "EFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~380 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I .lut_mask = "F5C4";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~380_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I .lut_mask = "F0F8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AJ~18_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AJ~18 ));
defparam \MCU80512:inst3|m3s004bo:U3|AJ~18_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~18_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~18_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~18_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~18_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s004bo:U3|AJ~18_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~382 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I .lut_mask = "AF8C";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~382_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~381 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~380 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~382 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~383 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I .lut_mask = "7FFF";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~383_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~384 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|GOCYC2~385 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~386 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~383 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~387 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~387_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LCYC~194_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~387 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|LCYC~194 ));
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~194_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~194_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~194_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~194_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~194_I .lut_mask = "F755";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~194_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LCYC~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LCYC~194 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|LCYC ));
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .lut_mask = "8CDC";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I .lut_mask = "0020";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I .lut_mask = "FFBF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I .lut_mask = "AABF";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I .lut_mask = "F0A0";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I .lut_mask = "00C0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~389 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I .lut_mask = "3F00";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I .lut_mask = "7000";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ));
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|CYC~2_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|CYC~2 ));
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I .lut_mask = "0A3B";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I .lut_mask = "0037";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I .lut_mask = "0008";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~385 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I .lut_mask = "FFF2";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .lut_mask = "3337";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~317 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~314 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~313 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~319 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I .lut_mask = "CA00";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~315 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .lut_mask = "CFCE";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|IMMDAT[7]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I (
	.clk(X2),
	.dataa(RAMdaO[7]),
	.datab(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .lut_mask = "CC0A";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|ENAB~567_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AC~20 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|ENAB~567 ));
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~567_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~567_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~567_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~567_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~567_I .lut_mask = "82FF";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~567_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_RESINT~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datab(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD ),
	.datac(vcc),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_RESINT ));
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .lut_mask = "2222";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|ENAB~568_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|ENAB~568 ));
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~568_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~568_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~568_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~568_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~568_I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~568_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(NESFR),
	.combout(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ));
defparam \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|muxrdat~0_I .output_mode = "comb_only";

cyclone_lcell \MUX44:inst6|AT[5]~86_I (
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(RAMdaO[5]),
	.combout(\MUX44:inst6|AT[5]~86 ));
defparam \MUX44:inst6|AT[5]~86_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[5]~86_I .synch_mode = "off";
defparam \MUX44:inst6|AT[5]~86_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[5]~86_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[5]~86_I .lut_mask = "0F00";
defparam \MUX44:inst6|AT[5]~86_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~312 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1195 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .lut_mask = "37FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~389 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I .lut_mask = "1F00";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I .lut_mask = "33F3";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I .lut_mask = "0032";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .lut_mask = "4FFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~556 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I .lut_mask = "CCA0";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~557 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .lut_mask = "0B08";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(RAMdaO[6]),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .lut_mask = "8B88";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .output_mode = "reg_only";

cyclone_lcell \MUX44:inst6|AT[6]~85_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datac(RAMdaO[6]),
	.combout(\MUX44:inst6|AT[6]~85 ));
defparam \MUX44:inst6|AT[6]~85_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[6]~85_I .synch_mode = "off";
defparam \MUX44:inst6|AT[6]~85_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[6]~85_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[6]~85_I .lut_mask = "5050";
defparam \MUX44:inst6|AT[6]~85_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SME ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[6] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .lut_mask = "CDC8";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ));
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAF~67_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAF~67 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .lut_mask = "5550";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|AAF~67 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[1]~396 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I .lut_mask = "6020";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[1]~396_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[5] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .lut_mask = "CDC8";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|AF~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~68 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|AF ));
defparam \MCU80512:inst3|m3s005bo:U4|AF~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|AF~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AF~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AF~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|AF~I .lut_mask = "1300";
defparam \MCU80512:inst3|m3s005bo:U4|AF~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[2] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .lut_mask = "FE10";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I .lut_mask = "50FC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .lut_mask = "AAFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AJ~17 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I .lut_mask = "C0C8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~778 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I .lut_mask = "FF73";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~779 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I .lut_mask = "FFCD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|MULDIV~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|MULDIV ));
defparam \MCU80512:inst3|m3s005bo:U4|MULDIV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|MULDIV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|MULDIV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|MULDIV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|MULDIV~I .lut_mask = "F800";
defparam \MCU80512:inst3|m3s005bo:U4|MULDIV~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|AF ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ADD2MOD~112 ));
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I .lut_mask = "0501";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~112_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .lut_mask = "F0FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I .lut_mask = "DDD0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .lut_mask = "EEFC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I .lut_mask = "000C";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AQ~19 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I .lut_mask = "EE0E";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .lut_mask = "22CC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I .lut_mask = "BB0B";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I .lut_mask = "DDFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I .lut_mask = "5810";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I .lut_mask = "FFEF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2060 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I .lut_mask = "31FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I .lut_mask = "3232";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~783 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~785 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~784 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625 ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~625 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626 ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I .lut_mask = "FB00";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~626 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I .lut_mask = "FF08";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD~112 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BF~10_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BF~10 ));
defparam \MCU80512:inst3|m3s005bo:U4|BF~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BF~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BF~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BF~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BF~10_I .lut_mask = "0044";
defparam \MCU80512:inst3|m3s005bo:U4|BF~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BF~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~786 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ));
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD~112 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I .lut_mask = "5100";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1360_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1360 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1360_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1360_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1360_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1360_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1360_I .lut_mask = "FFEF";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1360_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I .lut_mask = "0002";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ));
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2055 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I .lut_mask = "AAEA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .lut_mask = "55D5";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I .lut_mask = "1210";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BD~155_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BD~155 ));
defparam \MCU80512:inst3|m3s003bo:U2|BD~155_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BD~155_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~155_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~155_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BD~155_I .lut_mask = "0B0A";
defparam \MCU80512:inst3|m3s003bo:U2|BD~155_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BD~156_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BD~155 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BD~156 ));
defparam \MCU80512:inst3|m3s003bo:U2|BD~156_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BD~156_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~156_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~156_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BD~156_I .lut_mask = "D5FF";
defparam \MCU80512:inst3|m3s003bo:U2|BD~156_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I .lut_mask = "4044";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I .lut_mask = "F3F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2042 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I .lut_mask = "B000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~777 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I .lut_mask = "EAAA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I .lut_mask = "00A0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datac(RAMdaO[4]),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .lut_mask = "AA30";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I .lut_mask = "0F1E";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I .lut_mask = "0F3F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1165 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1164 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1163 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I .lut_mask = "ECFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|setpsw~114_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpsw~114 ));
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~114_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~114_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~114_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~114_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~114_I .lut_mask = "0044";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~114_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|setpsw~114 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ));
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I .lut_mask = "F800";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~221_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|CYC[2]~I (
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|CYC[2] ));
defparam \MCU80512:inst3|m3s001bo:U1|CYC[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|CYC[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|CYC[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|CYC[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|CYC[2]~I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s001bo:U1|CYC[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s007bo:U6|Mux0~1059 ));
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1059_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IMMDAT[2] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datad(\MCU80512:inst3|IMMDAT[2]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~213_I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ~213 ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~213_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~213_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~213_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~213_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~213_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~213_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1615 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I .lut_mask = "C0C4";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1615_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|EJ~213 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1615 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1616 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I .lut_mask = "FFA8";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1616_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1618 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I .lut_mask = "0007";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1618_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I .lut_mask = "186E";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~781 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1617 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I .lut_mask = "32F2";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1617_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1618 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1617 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1619 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I .lut_mask = "FFAE";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1619_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1619 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1620 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I .lut_mask = "F7F5";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~1620_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1616 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~1620 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I .lut_mask = "5450";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I .lut_mask = "FE00";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IMMDAT[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datad(\MCU80512:inst3|IMMDAT[0]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IMMDAT[1]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|IMMDAT[1] ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~116_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~116 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~116_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~116_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~116_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~116_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~116_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~116_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I .lut_mask = "0500";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I .lut_mask = "F700";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~212_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBL~212 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~212_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~212_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~212_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~212_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~212_I .lut_mask = "0CFF";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~212_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~213_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL~212 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBL~213 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~213_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~213_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~213_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~213_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~213_I .lut_mask = "C383";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~213_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~211_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBL~211 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~211_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~211_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~211_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~211_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~211_I .lut_mask = "DD00";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~211_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL~213 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|NFBL~211 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|LDLM ),
	.regout(\MCU80512:inst3|m3s010bo:U8|NFBL ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .lut_mask = "F0D8";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .lut_mask = "ACAC";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I (
	.clk(X2),
	.dataa(P2I[1]),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LCI_IN[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1359_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1359 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1359_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1359_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1359_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1359_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1359_I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1359_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1359 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I .lut_mask = "008C";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2037_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|IMMDAT[3]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|IMMDAT[6] ),
	.datad(\MCU80512:inst3|IMMDAT[6]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2048 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2048_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1359 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .lut_mask = "0323";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA~2048 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2049 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2049_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~239 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I .lut_mask = "CCCE";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~240 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .lut_mask = "EEFC";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .output_mode = "reg_only";

cyclone_lcell \MUX44:inst6|AT[7]~84_I (
	.dataa(RAMdaO[7]),
	.datad(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.combout(\MUX44:inst6|AT[7]~84 ));
defparam \MUX44:inst6|AT[7]~84_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[7]~84_I .synch_mode = "off";
defparam \MUX44:inst6|AT[7]~84_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[7]~84_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[7]~84_I .lut_mask = "00AA";
defparam \MUX44:inst6|AT[7]~84_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~395 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .lut_mask = "ACAC";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I .lut_mask = "8A0A";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~315_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~380 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~315 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~315_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~315_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~315_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~315_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~315_I .lut_mask = "D000";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~315_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~316_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~316 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~316_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~316_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~316_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~316_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~316_I .lut_mask = "7530";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~316_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~319_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~319 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~319_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~319_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~319_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~319_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~319_I .lut_mask = "FFF7";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~319_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~317_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|RMW~316 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~319 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~317 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~317_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~317_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~317_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~317_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~317_I .lut_mask = "E000";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~317_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|RMW~315 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|RMW~317 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I .lut_mask = "AAEA";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[7] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(P2I[7]),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .lut_mask = "B8AA";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .lut_mask = "72F0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I .lut_mask = "F0A3";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LCI_IN[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1691 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[7] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(P3I[7]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|RMW~315 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|RMW~317 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I .lut_mask = "FF40";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[7] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .lut_mask = "F870";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .lut_mask = "3AAA";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I .lut_mask = "AAA8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|AAF~67 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I .lut_mask = "D4D0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I .lut_mask = "00D5";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2051 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~381 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2050 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I .lut_mask = "FF4F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|tmpout~200_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|tmpout~200 ));
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~200_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~200_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~200_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~200_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~200_I .lut_mask = "0054";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~200_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|tmpout~201_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~38 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|tmpout~200 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ));
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~201_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~201_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~201_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~201_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~201_I .lut_mask = "FF13";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~201_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I .lut_mask = "00CE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I .lut_mask = "54F4";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~46 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~717 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I .lut_mask = "EFEE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I .lut_mask = "FCFD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~714 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I .lut_mask = "FBFA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~715 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I .lut_mask = "FFAE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I .lut_mask = "FE00";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPL_EN~293 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~293_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL_EN~293 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPL_EN~294 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I .lut_mask = "A0CC";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~294_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2056 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2056_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I (
	.clk(X2),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2] ),
	.datac(RAMdaO[2]),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .lut_mask = "CC50";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2053 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2053_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2053 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2054 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I .lut_mask = "FF80";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2054_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|IMMDAT[5]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I .lut_mask = "FD20";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2054 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2055 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I .lut_mask = "BAAA";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2055_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA~2056 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2055 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .lut_mask = "AFAC";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I .lut_mask = "EEE0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL_EN~294 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A010~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I .lut_mask = "CA0A";
defparam \MCU80512:inst3|m3s010bo:U8|DPL_EN~295_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~112_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~112 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~112_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~112_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~112_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~112_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~112_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~112_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I .lut_mask = "40FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I .lut_mask = "AA50";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I .lut_mask = "0515";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2044 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I .lut_mask = "3310";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2047 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2046 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I .lut_mask = "FFF8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I .lut_mask = "0088";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH_EN~150 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~150_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH_EN~150 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I .lut_mask = "AC0C";
defparam \MCU80512:inst3|m3s010bo:U8|DPH_EN~151_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datac(\MCU80512:inst3|IMMDAT[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I .lut_mask = "F1E0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2344 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .lut_mask = "AEA2";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[3]~2345 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|misc2~0_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|misc2~0 ));
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I .lut_mask = "0023";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~382 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|JMP_REL~444 ));
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I .lut_mask = "CEFF";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~444_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|misc2~0 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL~444 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|JMP_REL~445 ));
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I .lut_mask = "D850";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~445_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|JMP_REL~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL~445 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|JMP_REL ));
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .lut_mask = "2202";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IROMD[4]~131_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datac(ROMdaO[4]),
	.combout(\MCU80512:inst3|IROMD[4]~131 ));
defparam \MCU80512:inst3|IROMD[4]~131_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[4]~131_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[4]~131_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[4]~131_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[4]~131_I .lut_mask = "5050";
defparam \MCU80512:inst3|IROMD[4]~131_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|IROMD[4]~131 ),
	.datab(P0I[4]),
	.datac(\MCU80512:inst3|IMMDAT[4] ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|IMMDATEN~229 ),
	.combout(\MCU80512:inst3|IMMDAT[4]~COMBOUT ),
	.regout(\MCU80512:inst3|IMMDAT[4] ));
defparam \MCU80512:inst3|IMMDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDAT[4]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|IMMDAT[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I .lut_mask = "5D58";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I .lut_mask = "656D";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1168 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1167 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .lut_mask = "7350";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~388 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I .lut_mask = "FCCC";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~388_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~388 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I .lut_mask = "0880";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1170 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I .lut_mask = "FFAE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2672_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~388 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2672 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2672_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2672_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2672_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2672_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2672_I .lut_mask = "0FAE";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2672_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2673_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|BA~2672 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2673 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2673_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2673_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2673_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2673_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2673_I .lut_mask = "3074";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2673_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2671_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB3~503 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2671 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2671_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2671_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2671_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2671_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2671_I .lut_mask = "050F";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2671_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2674_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~380 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|BA~2673 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2671 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2674 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2674_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2674_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2674_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2674_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2674_I .lut_mask = "FFD5";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2674_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2675_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1171 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|BA~2674 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB3~506 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2675 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2675_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2675_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2675_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2675_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2675_I .lut_mask = "E2F3";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2675_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2677_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1166 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2677 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2677_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2677_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2677_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2677_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2677_I .lut_mask = "0F2F";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2677_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2670_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|BA ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2677 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2670 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2670_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2670_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2670_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2670_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2670_I .lut_mask = "AEA2";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2670_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|BA~2675 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|misc2~0 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2670 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|BA ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .lut_mask = "4F40";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PC_INCR~I (
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PC_INCR ));
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .lut_mask = "F3F0";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I (
	.dataa(\MCU80512:inst3|IMMDAT[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PC_INCR ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I .lut_mask = "8778";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I .lut_mask = "FAF8";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LRETI~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LRETI ));
defparam \MCU80512:inst3|m3s004bo:U3|LRETI~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LRETI~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LRETI~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LRETI~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LRETI~I .lut_mask = "FFFB";
defparam \MCU80512:inst3|m3s004bo:U3|LRETI~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1188 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I .lut_mask = "4555";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I .lut_mask = "3830";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1191 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1190 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1192 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~315 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33 ));
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD~33 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD ));
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .lut_mask = "CAC0";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|BA~40_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LRETI ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|BA~40 ));
defparam \MCU80512:inst3|m3s019bo:U11|BA~40_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|BA~40_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BA~40_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BA~40_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|BA~40_I .lut_mask = "004C";
defparam \MCU80512:inst3|m3s019bo:U11|BA~40_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP1~0_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AG~78 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|BA~40 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP1~0 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP1~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~0_I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LRETI ),
	.datac(\MCU80512:inst3|m3s019bo:U11|setinta~10 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1~0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|IP1 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .lut_mask = "FA8A";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP0~125_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LRETI ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP0~125 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP0~125_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~125_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~125_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~125_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~125_I .lut_mask = "AA8A";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~125_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .lut_mask = "E2AA";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|setlilx~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.combout(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ));
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .lut_mask = "0808";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[3]~120 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .lut_mask = "D580";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[3]~120 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .lut_mask = "44E4";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .lut_mask = "ACCC";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .lut_mask = "0008";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|INT1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datac(P3I[3]),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|INT1 ));
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .lut_mask = "BF04";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .lut_mask = "AACA";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON3SET~I (
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON3SET ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON3SET~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON3SET~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON3SET~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON3SET~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON3SET~I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s015bo:U9|TCON3SET~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON3 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON3SET ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LTCON3~91 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I .lut_mask = "FFB8";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~91_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[2]~122 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .lut_mask = "44F0";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .lut_mask = "CCE4";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AL~I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AL ));
defparam \MCU80512:inst3|m3s019bo:U11|AL~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AL~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AL~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AL~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AL~I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s019bo:U11|AL~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I .lut_mask = "1000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I .lut_mask = "0044";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .lut_mask = "EA2A";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~119_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~119 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~119_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~119_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~119_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~119_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~119_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~119_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALC~247 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LOCALC~247 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALC~248 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~115_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~115 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~115_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~115_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~115_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~115_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~115_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~115_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~27 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .lut_mask = "FF07";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I .lut_mask = "AAFE";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~39 ));
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~39 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~160_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~39 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~38 ));
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I .lut_mask = "5540";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~38_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~38 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~39 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I .lut_mask = "F0B0";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~177_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~167_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~167 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~167_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~167_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~167_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~167_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~167_I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~167_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG~167 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[0] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .lut_mask = "F838";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CODAT[0] ));
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .lut_mask = "3B0A";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I .lut_mask = "CDC8";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2350 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I .lut_mask = "8778";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|file_control~2_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|file_control~2 ));
defparam \MCU80512:inst3|m3s008bo:U7|file_control~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~2_I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBH~94_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|file_control~2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBH~94 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~94_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~94_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~94_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~94_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~94_I .lut_mask = "888D";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~94_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBH~95_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBH~95 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~95_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~95_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~95_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~95_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~95_I .lut_mask = "FDFF";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~95_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBH~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH~94 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBH~95 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|LDLM ),
	.regout(\MCU80512:inst3|m3s010bo:U8|NFBH ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .lut_mask = "8ABA";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I (
	.datac(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1 ));
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54 ));
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I .lut_mask = "8C8C";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~1 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~54 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|LDLM ),
	.regout(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ));
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .lut_mask = "E4F0";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I .lut_mask = "00FA";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I .lut_mask = "FF0A";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I .lut_mask = "E233";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1859 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I .lut_mask = "F30A";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1860 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .lut_mask = "EE00";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1117 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I .lut_mask = "CCE2";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1117_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[0]~2351 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .lut_mask = "F2D0";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1117 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1118 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I .lut_mask = "DAD0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1118_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|CODAT[0] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1118 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1119 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I .lut_mask = "FA44";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1119_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[0] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1119 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1120 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1120_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~114_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~114 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~114_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~114_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~114_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~114_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~114_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~114_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~837 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux8~13 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~469 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~468 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~470 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC0~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACC0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACC0 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .lut_mask = "B8AA";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CMUX~60_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACC0 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DB~933 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ));
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~60_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~60_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~60_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~60_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~60_I .lut_mask = "FAC8";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~60_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .lut_mask = "BBB0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I .lut_mask = "4020";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2039 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB4~69 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I .lut_mask = "FFF8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|Mux24~242_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|Mux24~242 ));
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~242_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~242_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~242_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~242_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~242_I .lut_mask = "0002";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~242_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|Mux24~243_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|AF ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|Mux24~242 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|Mux24~243 ));
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~243_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~243_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~243_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~243_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~243_I .lut_mask = "E0FF";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~243_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|Mux24~244_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|AF ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|Mux24~243 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux8~13 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|Mux24~244 ));
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~244_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~244_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~244_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~244_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~244_I .lut_mask = "EAC0";
defparam \MCU80512:inst3|m3s005bo:U4|Mux24~244_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|Mux15~12_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD~112 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datad(\MCU80512:inst3|m3s005bo:U4|Mux24~244 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|Mux15~12 ));
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~12_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|Mux15~13_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD~112 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~837 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|Mux15~12 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|Mux15~13 ));
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~13_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|Mux15~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|Mux15~13 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I .lut_mask = "D100";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19 ));
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I .lut_mask = "0005";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I .lut_mask = "FF40";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2049 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2053 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I .lut_mask = "F8FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I .lut_mask = "30FC";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAF~68_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAF~68 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .lut_mask = "4440";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAF~69_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAF~69 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAF~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~69_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~69_I .lut_mask = "30C0";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|QCI~0_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|AAF~68 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|AAF~69 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|QCI~0 ));
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .lut_mask = "8077";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I .lut_mask = "20A8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I .lut_mask = "F020";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .lut_mask = "FFB0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I .lut_mask = "5CAC";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(\MUX44:inst6|AT[6]~85 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|file_control~2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|IMMDAT[6] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~443 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~444 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~113_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~113 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~113_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~113_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~113_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~113_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~113_I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~113_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(\MUX44:inst6|AT[5]~86 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|file_control~2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~278 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I .lut_mask = "AAE4";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~278 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~279 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~279 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .lut_mask = "DF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~173_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[5] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~173 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~173_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~173_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~173_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~173_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~173_I .lut_mask = "AEA4";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~173_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG~173 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[5] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I .lut_mask = "F0E4";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2340 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[5]~2341 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I (
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|IMMDAT[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I .lut_mask = "04DF";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~119 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I .lut_mask = "956A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~117_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~117 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~117_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~117_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~117_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~117_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~117_I .lut_mask = "1000";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~117_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux5~21_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux5~21 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~21_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux5~22_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux5~21 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux5~22 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~22_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~22_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~22_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~22_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~22_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux5~22_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux17~117 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux5~22 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I .lut_mask = "8F85";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1855 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I .lut_mask = "F30A";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1856 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .lut_mask = "EE00";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I .lut_mask = "8F0E";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~488 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I .lut_mask = "3713";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I .lut_mask = "8778";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I (
	.datab(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I .lut_mask = "0033";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~547_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I .lut_mask = "AAEA";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .lut_mask = "CC55";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .lut_mask = "24DB";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1095 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I .lut_mask = "AAD8";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1095_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1095 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1096 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1096_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CODAT[2]~192 ));
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I .lut_mask = "A8A8";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~192_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|CODAT[2]~192 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|EJ~213 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CODAT[2]~193 ));
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I .lut_mask = "E000";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[2]~193_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1096 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|CODAT[2]~193 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1097 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1097_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.datab(\MCU80512:inst3|IMMDAT[5] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[5] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1097 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1098 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1098_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1098 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I .lut_mask = "EA62";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~283 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I .lut_mask = "50EE";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284_I .output_mode = "comb_only";

cyclone_lcell \MUX44:inst6|AT[4]~87_I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datac(RAMdaO[4]),
	.combout(\MUX44:inst6|AT[4]~87 ));
defparam \MUX44:inst6|AT[4]~87_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[4]~87_I .synch_mode = "off";
defparam \MUX44:inst6|AT[4]~87_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[4]~87_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[4]~87_I .lut_mask = "5050";
defparam \MUX44:inst6|AT[4]~87_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .lut_mask = "BF80";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LDI_IN[4] ),
	.datab(P3I[4]),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .lut_mask = "AACA";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .lut_mask = "72F0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~171_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~171 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~171_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~171_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~171_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~171_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~171_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~171_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG~171 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[4] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I .lut_mask = "F0C5";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1739 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I .lut_mask = "ACF0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .lut_mask = "ACAC";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(P2I[4]),
	.datad(\MCU80512:inst3|m3s018bo:U10|LCI_IN[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .lut_mask = "FD20";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I (
	.clk(X2),
	.dataa(\MUX44:inst6|AT[4]~87 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|file_control~2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~451 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~452 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~453 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .lut_mask = "70F8";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I .lut_mask = "F0C5";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1741 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(P1I[4]),
	.datad(\MCU80512:inst3|m3s018bo:U10|LBI_IN[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .lut_mask = "FD20";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~318_I (
	.datac(\MCU80512:inst3|m3s004bo:U3|RMW~317 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~315 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~318 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~318_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~318_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~318_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~318_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~318_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~318_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~318 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I .lut_mask = "2A08";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .lut_mask = "E4F0";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MODE0~0_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ));
defparam \MCU80512:inst3|m3s028bo:U15|MODE0~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0~0_I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATE12~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATE12 ));
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .lut_mask = "CCCC";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~511 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~511_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .lut_mask = "DF80";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1~I (
	.clk(X1),
	.dataa(P3I[5]),
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|T1 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_T1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|OLD_T1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_T1 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .lut_mask = "EA2A";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .lut_mask = "CAAA";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~154 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I .lut_mask = "0070";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~154_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_T1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~154 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~155 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I .lut_mask = "7500";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~155_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~155 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I .lut_mask = "FFEC";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~156_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|OV1_EN~221 ));
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I .lut_mask = "EFE0";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~221_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON6~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON6 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I .lut_mask = "0020";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .lut_mask = "E2AA";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(P3I[4]),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|T0 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_T0~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|OLD_T0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_T0 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .lut_mask = "AAE2";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_T0 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0L_EN~99 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I .lut_mask = "7500";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~99_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0L_EN~99 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I .lut_mask = "DCCC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I .lut_mask = "A3AC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~990 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .lut_mask = "FE04";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON4~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON4 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON4 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .lut_mask = "EA2A";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|INT0~I (
	.clk(X1),
	.dataa(P3I[2]),
	.datab(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|INT0 ));
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .lut_mask = "C5CC";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIL0~40_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON4 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIL0~40 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~40_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~40_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~40_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~40_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~40_I .lut_mask = "0444";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~40_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I .lut_mask = "1033";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|CIL0~40 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I .lut_mask = "FC06";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~513 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|CIL0~40 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .lut_mask = "3FC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I .lut_mask = "F0CA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~511 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL0~40 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~983 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .lut_mask = "FE02";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I .lut_mask = "AA9C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~509 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .lut_mask = "ACF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .lut_mask = "7878";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~507 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I .lut_mask = "8080";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|C4 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I .lut_mask = "FA06";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~521 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIH0~140_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIH0~140 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .lut_mask = "5010";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIH0~141_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~140 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .lut_mask = "5540";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I .lut_mask = "8DD8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~985 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .lut_mask = "FE04";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I .lut_mask = "A3AC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~984 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .lut_mask = "FE04";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I .lut_mask = "8DD8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~982 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .lut_mask = "FE02";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~988 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~989 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .lut_mask = "FE02";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~505 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~506 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~506_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~506 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I .lut_mask = "8DD8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~986 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .lut_mask = "FE10";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I .lut_mask = "F800";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIL1~40_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIL1~40 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~40_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~40_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~40_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~40_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~40_I .lut_mask = "020A";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~40_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I .lut_mask = "70FF";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|CIL1~40 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I .lut_mask = "F1A4";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~499 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .lut_mask = "BC8C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|CIL1~40 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .lut_mask = "3FC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~497 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .lut_mask = "D8AA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL1~40 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I .lut_mask = "F0C6";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~495 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I .lut_mask = "8DD8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1026 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~2 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1018 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .lut_mask = "66AA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I .lut_mask = "CCB8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~493 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I .lut_mask = "E1E4";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~507 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~505 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .lut_mask = "CCD2";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~8 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I .lut_mask = "F0C6";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~508 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~508_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~508 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I .lut_mask = "D1E2";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1023 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~503 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .lut_mask = "F858";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .lut_mask = "6AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~501 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I .lut_mask = "F100";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIH1~I (
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIH1 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I .lut_mask = "B1E4";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1021 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~133 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I .lut_mask = "8BB8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1020 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I .lut_mask = "8DD8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1019 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1024 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I .lut_mask = "8DD8";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1025 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~507 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LLOV1~507 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I .lut_mask = "BE14";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~156 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1022 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~507 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~509 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I .lut_mask = "F4F0";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~509_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LLOV1~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~509 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~510 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I .lut_mask = "D580";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~510_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LLOV1~511 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|OV1_EN~221 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~510 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LLOV1 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .lut_mask = "E222";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|S_EN~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.aclr(__ALT_INV__RESET),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|S_EN ));
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .lut_mask = "5111";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~71 ));
defparam \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s028bo:U15|COUNT_EN~71_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DIVTWO~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~71 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|DIVTWO ));
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .lut_mask = "F04B";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELRST16C~115 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ));
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .lut_mask = "CF0F";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TCI[0]~I (
	.datab(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TCI[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .lut_mask = "FCFC";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .lut_mask = "060A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I (
	.datab(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .lut_mask = "FC00";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .lut_mask = "006A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .lut_mask = "8880";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .lut_mask = "0708";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO ),
	.datab(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .lut_mask = "1230";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC9~94_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RXC9~94 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~94_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~94_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~94_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~94_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~94_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~94_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC8~80_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~94 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RXC8~80 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~80_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~80_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~80_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~80_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~80_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~80_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC8~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s028bo:U15|RXC8 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC8~80 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RXC8 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MAJQ2~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|RXC8 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ));
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC7~71_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~94 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RXC7~71 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~71_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~71_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~71_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC7~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s028bo:U15|RXC7 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC7~71 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RXC7 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MAJQ1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|MAJQ1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC7 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|MAJQ1 ));
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RX_DIN~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ),
	.datac(P3I[0]),
	.datad(\MCU80512:inst3|m3s028bo:U15|MAJQ1 ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s028bo:U15|MAJOUT~87 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RX_DIN ));
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .lut_mask = "FCC0";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RST16C~0_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RST16C~0 ));
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~0_I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSTQ1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|RST16C~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RSTQ1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RSTQ1 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .lut_mask = "ACCC";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RSTQ1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|DELRST16C~115 ));
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I .lut_mask = "2202";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~115_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELRCV~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELRCV ));
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .lut_mask = "AFAC";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .lut_mask = "AAFC";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .lut_mask = "CCFA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .lut_mask = "BBB8";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ));
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .lut_mask = "C5C5";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SWREC ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I .lut_mask = "5F13";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELRST16C~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|DELRST16C~115 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DELRST16C ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELRST16C ));
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .lut_mask = "A0CC";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|DELRST16C ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC9~95_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~94 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RXC9~95 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~95_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~95_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~95_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~95_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~95_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~95_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC9~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s028bo:U15|RXC9 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~95 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RXC9 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RB8control~34_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RXC9 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RB8control~34 ));
defparam \MCU80512:inst3|m3s028bo:U15|RB8control~34_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RB8control~34_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RB8control~34_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RB8control~34_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RB8control~34_I .lut_mask = "00E4";
defparam \MCU80512:inst3|m3s028bo:U15|RB8control~34_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~136 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RB8control~34 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I .lut_mask = "040C";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.combout(\MCU80512:inst3|m3s028bo:U15|END_DATA~65 ));
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|END_DATA~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|END_DATA~65 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|END_DATA ));
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|MAJOUT~87 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ));
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .lut_mask = "F0FC";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1279 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1279 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .lut_mask = "FF4C";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SWREC~200_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|SWREC~200 ));
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~200_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~200_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~200_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~200_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~200_I .lut_mask = "FFFB";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~200_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SWREC~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SWREC ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SWREC~200 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SWREC ));
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|FSREJ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|FSREJ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RB8control~34 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|FSREJ ));
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .lut_mask = "CA00";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~527_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RCV~527 ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~527_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~527_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~527_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~527_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~527_I .lut_mask = "5F0A";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~527_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~528_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MAJOUT~87 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|FSREJ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV~527 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RCV~528 ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~528_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~528_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~528_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~528_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~528_I .lut_mask = "F700";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~528_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~529_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SWREC ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RB8control~34 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV~528 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RCV~529 ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~529_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~529_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~529_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~529_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~529_I .lut_mask = "BA3A";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~529_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|DELRST16C~115 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV~529 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|RCV ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .lut_mask = "C080";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LORCV~218_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RXC9 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LORCV~218 ));
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~218_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~218_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~218_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~218_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~218_I .lut_mask = "0503";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~218_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LORCV~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LORCV~218 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|LORCV ));
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .lut_mask = "F3FA";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|BITIN~238_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MAJQ1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.combout(\MCU80512:inst3|m3s028bo:U15|BITIN~238 ));
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~238_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~238_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~238_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~238_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~238_I .lut_mask = "FEF8";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~238_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|BITIN~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|BITIN ),
	.datab(\MCU80512:inst3|m3s028bo:U15|BITIN~238 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|BITIN ));
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .lut_mask = "AAAC";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|MODE0_IN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|MODE0_IN ));
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|BITIN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|MODE0_IN ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I .lut_mask = "CDC8";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|RSHIFT_IN~39 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .lut_mask = "AFAC";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .lut_mask = "F0EE";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .lut_mask = "FE0E";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RISET~95_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RISET~95 ));
defparam \MCU80512:inst3|m3s028bo:U15|RISET~95_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~95_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~95_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~95_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~95_I .lut_mask = "04CC";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~95_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SBUF[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .lut_mask = "DF80";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I .lut_mask = "FFFC";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I .lut_mask = "FF33";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I .lut_mask = "EE00";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I .lut_mask = "FC0A";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1743 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I .lut_mask = "F0F2";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON4 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1744 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1745 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I .lut_mask = "CC0C";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PCON[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1747 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I .lut_mask = "EA62";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I .lut_mask = "FF3F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .lut_mask = "C0CF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I .lut_mask = "FFFC";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~17 ),
	.datac(\MCU80512:inst3|OA[2]~1923 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ));
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I .lut_mask = "A0F0";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~174_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166 ));
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I .lut_mask = "F070";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~166 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ));
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I .lut_mask = "FAC8";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I .lut_mask = "AAFB";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .lut_mask = "AA03";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(P0I[4]),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|LAI_IN[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .lut_mask = "FD08";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|RMW~315 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~317 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I .lut_mask = "BAAA";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I .lut_mask = "FC05";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1748 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1749 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I .lut_mask = "3FA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1746 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1750 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1751 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1742 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1752 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1740 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1753 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1754 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~1758_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I .lut_mask = "F5F7";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .lut_mask = "0CFC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I .lut_mask = "01F1";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .lut_mask = "7744";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~594 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I .lut_mask = "EC2C";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~594_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~594 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~595 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~595_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~595 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datad(\MCU80512:inst3|IMMDAT[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I .lut_mask = "FE10";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2342 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[4]~2343 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1090 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1090_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1090 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1091 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I .lut_mask = "BC8C";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1091_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I .lut_mask = "AAAF";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.datab(\MCU80512:inst3|IMMDAT[4] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1092 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1092_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1091 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[4] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1092 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1093 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1093_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1093 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I .lut_mask = "8C04";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I .lut_mask = "E6A2";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~283 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I .lut_mask = "30EE";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CBEN~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CBEN ));
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .lut_mask = "AFAF";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~73 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .lut_mask = "A0E0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux1~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux1~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~13_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux1~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux1~13 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux1~14 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~14_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux1~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux17~113 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux1~14 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~445 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .lut_mask = "F858";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~281 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I .lut_mask = "FC0A";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~281_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~281 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~282 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~282_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~282 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .lut_mask = "BF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~175_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~175 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~175_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~175_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~175_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~175_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~175_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~175_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG~175 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[6] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .lut_mask = "EA62";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|CODAT[2]~193 ),
	.datac(\MCU80512:inst3|IMMDAT[6] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1102 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I .lut_mask = "AAE4";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1102_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I (
	.dataa(\MCU80512:inst3|IMMDAT[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I .lut_mask = "ABA8";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2338 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[6]~2339 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I .lut_mask = "00A8";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I .lut_mask = "08FF";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I .lut_mask = "5557";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I (
	.dataa(\MCU80512:inst3|IMMDAT[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I .lut_mask = "7F13";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|IMMDAT[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I .lut_mask = "965A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I .lut_mask = "62EA";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I (
	.dataa(\MCU80512:inst3|IMMDAT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1834 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1835 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .lut_mask = "2320";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I .lut_mask = "5175";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~124 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .lut_mask = "8778";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .lut_mask = "CC55";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1100 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I .lut_mask = "F0CA";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1100_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1100 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1101 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1101_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1102 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1101 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1103 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I .lut_mask = "BC8C";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1103_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1103 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I .lut_mask = "EA62";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~278 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I .lut_mask = "30EE";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I .lut_mask = "8C04";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1209 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I .lut_mask = "FCCC";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~73 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I .lut_mask = "FFD0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1214 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I .lut_mask = "5CAC";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux2~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux2~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~13_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux2~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux2~13 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux2~14 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~14_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s003bo:U2|Mux2~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux17~114 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux2~14 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~447 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~448 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~449 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|PAR~46_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|PAR~46 ));
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .lut_mask = "5A5A";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|PAR~47_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|PAR~47 ));
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .lut_mask = "6996";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|PAR~I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|PAR~46 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|PAR~47 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|PAR ));
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .lut_mask = "6996";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|PAR ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I (
	.clk(X2),
	.dataa(P3I[0]),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LDI_IN[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .lut_mask = "5CCC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~820 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I .lut_mask = "E0E5";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~820_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[0] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~820 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~821 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~821_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(P2I[0]),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .lut_mask = "B8AA";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .lut_mask = "AACA";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .lut_mask = "74F0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~822 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I .lut_mask = "C8D9";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~822_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~822 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~823 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~823_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I (
	.clk(X2),
	.dataa(P1I[0]),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LBI_IN[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .lut_mask = "CAAA";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~824 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~824_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~824 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~825 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~825_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON0~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON0 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON0 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .lut_mask = "AEA2";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON0 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~826 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~826_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~825 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~826 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~827 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~827_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .lut_mask = "AA0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~1198 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .lut_mask = "0F3F";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2045 ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~828 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~828_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~828 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~829 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~829_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .lut_mask = "C0D1";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(P0I[0]),
	.datad(\MCU80512:inst3|m3s018bo:U10|LAI_IN[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~830 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I .lut_mask = "FC05";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~830_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~829 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~830 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~831 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I .lut_mask = "5FC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~831_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~827 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~831 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~832 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I .lut_mask = "CCB8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~832_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LBI_IN[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~832 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~833 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~833_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~823 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~833 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~834 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~834_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~821 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~834 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~835 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~835_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~835 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~836 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I .lut_mask = "C480";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~836_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I (
	.dataa(RAMdaO[0]),
	.datab(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~836 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~837 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I .lut_mask = "FF02";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[0]~837_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1120 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~837 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I (
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~277 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~276 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I .lut_mask = "FF30";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I .lut_mask = "5ACC";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux3~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux3~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~13_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux3~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux3~13 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux3~14 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~14_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux3~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux17~115 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux3~14 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~275 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I .lut_mask = "CCE2";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~275_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~275 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~276 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~276_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~276 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .lut_mask = "DF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DA~I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~73 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DA ));
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .lut_mask = "00CF";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DA ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I .lut_mask = "3ACA";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux7~12_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux7~12 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~12_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux7~13_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|LOCALC~248 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux7~12 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux7~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~13_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s003bo:U2|Mux7~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux17~119 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux7~13 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .lut_mask = "0AFA";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~602 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I .lut_mask = "F838";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~602_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~602 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~603 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I .lut_mask = "EE50";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~603_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I (
	.clk(X2),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~603 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0L_EN~99 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I .lut_mask = "00D8";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~126_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T0H_EN~126 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~987 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .lut_mask = "FE02";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~519 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .lut_mask = "FC12";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~8 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I .lut_mask = "F0C6";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~517 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .lut_mask = "6CCC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~515 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~268_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0L_EN~99 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOV0~268 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~268_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~268_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~268_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~268_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~268_I .lut_mask = "B0A0";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~268_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~266_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~505 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOV0~266 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~266_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~266_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~266_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~266_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~266_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~266_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~265_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOV0 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOV0~265 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~265_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~265_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~265_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~265_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~265_I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~265_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOV0~268 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LOV0~266 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOV0~265 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LOV0 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .lut_mask = "FFC8";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~758_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|RMW~317 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~315 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~758 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~758_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~758_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~758_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~758_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~758_I .lut_mask = "F4FC";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~758_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~761_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOV0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON~758 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~761 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~761_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~761_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~761_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~761_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~761_I .lut_mask = "EAC0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~761_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~762_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~761 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~762 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~762_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~762_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~762_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~762_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~762_I .lut_mask = "F3D0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~762_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|AH ),
	.datab(\MCU80512:inst3|m3s019bo:U11|AL ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~762 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|TCON[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .lut_mask = "7000";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRB~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|TCON[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRB ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRB ));
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRB ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[1]~121 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~121_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[1]~121 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .lut_mask = "22E2";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILB[1]~121 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .lut_mask = "AC0C";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AI~13_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILL[0]~51 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AI~13 ));
defparam \MCU80512:inst3|m3s019bo:U11|AI~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AI~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AI~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AI~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AI~13_I .lut_mask = "001B";
defparam \MCU80512:inst3|m3s019bo:U11|AI~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AI~I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AI~13 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AI ));
defparam \MCU80512:inst3|m3s019bo:U11|AI~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AI~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AI~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AI~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AI~I .lut_mask = "A0C0";
defparam \MCU80512:inst3|m3s019bo:U11|AI~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON3~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON3~91 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AI ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AL ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON3 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .lut_mask = "0888";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~12_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~12 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~12_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON2~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON2 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.combout(\MCU80512:inst3|m3s015bo:U9|p3sampler~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I .lut_mask = "F0FF";
defparam \MCU80512:inst3|m3s015bo:U9|p3sampler~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRC~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON3 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|TCON~12 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|PRC ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON2 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s015bo:U9|p3sampler~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|PRC~COMBOUT ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRC ));
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRC ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[2]~122 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~122_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[2]~122 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .lut_mask = "88F0";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AJ~14_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AI~13 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AJ~14 ));
defparam \MCU80512:inst3|m3s019bo:U11|AJ~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~14_I .lut_mask = "5030";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AJ~I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AJ~14 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AJ ));
defparam \MCU80512:inst3|m3s019bo:U11|AJ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~I .lut_mask = "D800";
defparam \MCU80512:inst3|m3s019bo:U11|AJ~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~759_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON~758 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~759 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~759_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~759_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~759_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~759_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~759_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~759_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~760_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~759 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~760 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~760_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~760_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~760_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~760_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~760_I .lut_mask = "F3D0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~760_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|AJ ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AL ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~760 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|TCON[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .lut_mask = "2A00";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRD~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datac(\MCU80512:inst3|m3s019bo:U11|PRD ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON[7] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRD ));
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .lut_mask = "B8AA";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I (
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|PRD ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[3]~120 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[3]~120_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AF~68_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[3]~120 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[1]~121 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AF~68 ));
defparam \MCU80512:inst3|m3s019bo:U11|AF~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AF~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AF~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AF~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AF~68_I .lut_mask = "8CAF";
defparam \MCU80512:inst3|m3s019bo:U11|AF~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|settsend~1_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s028bo:U15|Q5 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|settsend~1 ));
defparam \MCU80512:inst3|m3s028bo:U15|settsend~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~1_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELCNT~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DELCNT ),
	.datad(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELCNT ));
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .lut_mask = "DD55";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~118 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I .lut_mask = "00C0";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I (
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109 ));
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I .lut_mask = "F5D5";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .lut_mask = "006A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .lut_mask = "FA00";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .lut_mask = "060C";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .lut_mask = "C800";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .lut_mask = "060A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .lut_mask = "0078";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q1~136_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|Q1~136 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q1~136_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~136_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~136_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~136_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~136_I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~136_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~70 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|Q1~136 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q1 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DELCNT ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|Q1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setlastbit~118 ));
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I .lut_mask = "D850";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~118_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~118 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151 ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSEND~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|settsend~1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|TSEND ));
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .lut_mask = "1110";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~118 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|DATAEN~184 ));
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I .lut_mask = "00D0";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~184_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DATAEN~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|settsend~1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DATAEN~184 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|DATAEN ));
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .lut_mask = "0504";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|NEWDATA~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|NEWDATA ));
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .lut_mask = "DF10";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .lut_mask = "F2D0";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I .lut_mask = "0055";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~101 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~151 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ));
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .lut_mask = "8F80";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q3~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|Q3 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q3 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|Q3 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89 ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I .lut_mask = "BBF0";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~89 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .lut_mask = "AAAC";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~144 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .lut_mask = "FE10";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~143 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .lut_mask = "FE02";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~142 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .lut_mask = "F0E2";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~141 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .lut_mask = "CCCA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~140 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .lut_mask = "CCCA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~139 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .lut_mask = "AAAC";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I .lut_mask = "0002";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~118 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setlastbit~119 ));
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~119_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~303 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~302 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setlastbit~119 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~304 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setlastbit~119 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .lut_mask = "88A8";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TISET~47_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXEND ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TISET~47 ));
defparam \MCU80512:inst3|m3s028bo:U15|TISET~47_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~47_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~47_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~47_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~47_I .lut_mask = "CDC8";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~47_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q5~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q5 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TISET~47 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q5 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .lut_mask = "00EA";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q6~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q6 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .lut_mask = "A333";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datad(\MCU80512:inst3|CLEAR ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXEND~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~301 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|setlastbit~119 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXEND ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXEND ));
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .lut_mask = "A280";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1278 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I .lut_mask = "F0D8";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXEND ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1278 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .lut_mask = "FFE4";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|set_riti~33_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|set_riti~33 ));
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~33_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~374_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TISET~47 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LRITI~374 ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~374_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~374_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~374_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~374_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~374_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~374_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~375_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LRITI~375 ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~375_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~375_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~375_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~375_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~375_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~375_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~376_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|set_riti~33 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LRITI ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LRITI~374 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LRITI~375 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LRITI~376 ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~376_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~376_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~376_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~376_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~376_I .lut_mask = "F044";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~376_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LRITI~376 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|set_riti~33 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|LRITI ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .lut_mask = "E0F1";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRE~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|PRE ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LRITI ),
	.datad(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRE ));
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .lut_mask = "D8CC";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|PRE ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[4]~123 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I .lut_mask = "8080";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~123_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AF~69_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[2]~122 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[4]~123 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AF~69 ));
defparam \MCU80512:inst3|m3s019bo:U11|AF~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AF~69_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AF~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AF~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AF~69_I .lut_mask = "B0BB";
defparam \MCU80512:inst3|m3s019bo:U11|AF~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AF~70_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|AF~68 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[0]~124 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AF~69 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AF~70 ));
defparam \MCU80512:inst3|m3s019bo:U11|AF~70_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AF~70_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AF~70_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AF~70_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AF~70_I .lut_mask = "8C00";
defparam \MCU80512:inst3|m3s019bo:U11|AF~70_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|BB~I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|AG~78 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AF~70 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|BA~40 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|BB ));
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .lut_mask = "FDFF";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP0~126_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|IP0~125 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|m3s019bo:U11|BB ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP0~126 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP0~126_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~126_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~126_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~126_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~126_I .lut_mask = "CCCD";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~126_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP0~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP0~126 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|IP0 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .lut_mask = "F870";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I (
	.datab(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I .lut_mask = "3232";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I .lut_mask = "F0CA";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1849 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[0]~837 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I .lut_mask = "F858";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1850 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I (
	.dataa(\MCU80512:inst3|IMMDAT[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PC_INCR ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I .lut_mask = "F880";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datac(\MCU80512:inst3|IMMDAT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~490 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I .lut_mask = "EC80";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datab(\MCU80512:inst3|IMMDAT[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~491 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I .lut_mask = "EA80";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~492 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I .lut_mask = "077F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datac(\MCU80512:inst3|IMMDAT[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I .lut_mask = "936C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I (
	.datac(\MCU80512:inst3|m3s019bo:U11|AJ ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AI ),
	.combout(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1840 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1841 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I .lut_mask = "7F07";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I (
	.dataa(\MCU80512:inst3|IMMDAT[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~50 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I .lut_mask = "936C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILB[4]~123 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .lut_mask = "22F0";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AJ~14 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169 ));
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I .lut_mask = "2700";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILB[4]~123 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[4] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .lut_mask = "A0CC";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~169 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[4] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170 ));
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I .lut_mask = "C088";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I (
	.dataa(\MCU80512:inst3|IMMDAT[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[4]~170 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1838 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I .lut_mask = "F858";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1839 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I (
	.dataa(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I (
	.datab(\MCU80512:inst3|IMMDAT[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I .lut_mask = "111F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(\MUX44:inst6|AT[7]~84 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s008bo:U7|file_control~2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I .lut_mask = "66CC";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~98 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~34 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .lut_mask = "9C39";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I .lut_mask = "6E2A";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1831 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1832 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .lut_mask = "0D08";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I (
	.datab(\MCU80512:inst3|IMMDAT[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I .lut_mask = "0357";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I .lut_mask = "173F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~198 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I .lut_mask = "70F7";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~199 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I .lut_mask = "7F07";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~485 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~486 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~200 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I .lut_mask = "F0E0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .lut_mask = "5965";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I .lut_mask = "E233";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1857 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I .lut_mask = "F50C";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1858 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .lut_mask = "EE00";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I .lut_mask = "0180";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~347 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I .lut_mask = "5995";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1104 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I .lut_mask = "CCE2";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1104_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1104 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1105 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I .lut_mask = "ACF0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1105_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~161_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~161 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~161_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~161_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~161_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~161_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~161_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~161_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG~161 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[3] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I (
	.clk(X2),
	.dataa(P2I[3]),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LCI_IN[3] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .lut_mask = "4CEC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~766 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I .lut_mask = "FC11";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~766_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~766 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~767 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~767_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I (
	.clk(X2),
	.dataa(P1I[3]),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LBI_IN[3] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .lut_mask = "EA2A";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~770 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I .lut_mask = "CCE2";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~770_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~770 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~771 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~771_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|PRC~COMBOUT ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~771 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~772 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~772_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~772 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~773 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~773_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[3] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(P0I[3]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .lut_mask = "CC0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .lut_mask = "CC05";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I .lut_mask = "F0F5";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~19 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I .lut_mask = "F111";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1784 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I .lut_mask = "A3AC";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2044 ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I .lut_mask = "FAF0";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1782 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I .lut_mask = "AA3C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2042 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[3]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PCON[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~774 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I .lut_mask = "AAE4";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~774_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PCON[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~774 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~775 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~775_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~775 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~776 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I .lut_mask = "ABA1";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~776_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~776 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~777 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I .lut_mask = "5F88";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~777_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~773 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~777 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~778 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~778_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[3] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~778 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~779 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~779_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[3] ),
	.datac(P3I[3]),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .lut_mask = "CCE4";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .lut_mask = "4CEC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~768 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I .lut_mask = "FC05";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~768_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~768 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~769 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~769_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~779 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~769 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~780 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~780_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~767 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~780 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~781 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~781_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~781 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~782 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I .lut_mask = "A280";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~782_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datac(RAMdaO[3]),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~782 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~783 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I .lut_mask = "FF10";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[3]~783_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086 ),
	.datab(\MCU80512:inst3|IMMDAT[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~783 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1106 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I .lut_mask = "EE50";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1106_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1105 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[3] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1106 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1107 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1107_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1107 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I .lut_mask = "DAD0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~278 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I .lut_mask = "50EE";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~163_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~163 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~163_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~163_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~163_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~163_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~163_I .lut_mask = "FC0A";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~163_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG~163 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[2] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CODAT[1]~194 ));
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I .lut_mask = "FAF8";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~194_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|CODAT[1]~194 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CODAT[1]~195 ));
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[1]~195_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|CODAT[1]~195 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datac(\MCU80512:inst3|IMMDAT[2] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1111 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I .lut_mask = "FC22";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1111_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1109 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I .lut_mask = "FA44";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1109_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|IMMDAT[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I .lut_mask = "F1E0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2346 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[2]~2347 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1109 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1110 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I .lut_mask = "D8AA";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1110_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[2] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1111 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1110 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1112 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I .lut_mask = "BC8C";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1112_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I (
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[1]~396 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[0] ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|PSWC[0] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1384 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I .lut_mask = "A0AC";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1384_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|CODAT[1]~195 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datad(\MCU80512:inst3|IMMDAT[1] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1115 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I .lut_mask = "CEC2";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1115_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1113 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1113_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I .lut_mask = "AAB8";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2348 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .lut_mask = "FD20";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[1]~2349 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .lut_mask = "FD20";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1113 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1114 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I .lut_mask = "DA8A";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1114_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~165_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~165 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~165_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~165_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~165_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~165_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~165_I .lut_mask = "F4A4";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~165_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG~165 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[1] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1115 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1114 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG[1] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1116 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I .lut_mask = "EA4A";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1116_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1116 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~819 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1381 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1381_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1382 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1382_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1378 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I .lut_mask = "4CCC";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1378_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1381 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1382 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1378 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1383 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1383_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~931_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~73 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~931 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~931_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~931_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~931_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~931_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~931_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s003bo:U2|DB~931_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~932_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~932 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~932_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~932_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~932_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~932_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~932_I .lut_mask = "AF05";
defparam \MCU80512:inst3|m3s003bo:U2|DB~932_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~932 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1210 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I .lut_mask = "135F";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EK~I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|DB~931 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EK ));
defparam \MCU80512:inst3|m3s003bo:U2|EK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EK~I .lut_mask = "4BB4";
defparam \MCU80512:inst3|m3s003bo:U2|EK~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1378 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datad(\MCU80512:inst3|m3s003bo:U2|EK ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1379 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1379_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAD~102_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux2~14 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux1~14 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux3~14 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux0~13 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAD~102 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAD~102_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~102_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~102_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~102_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~102_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~102_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux6~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux6~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~13_I .lut_mask = "AEA4";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux6~14_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux6~13 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux6~14 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~14_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s003bo:U2|Mux6~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAD~103_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux5~22 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux4~14 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux7~13 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux6~14 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAD~103 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAD~103_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~103_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~103_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~103_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~103_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~103_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1378 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datac(\MCU80512:inst3|m3s003bo:U2|AAD~102 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|AAD~103 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1380 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I .lut_mask = "2220";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1380_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1384 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1383 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1379 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1380 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1385 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1385_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1385 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .lut_mask = "F2D0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[2] ),
	.datac(P3I[2]),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .lut_mask = "CCE4";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .lut_mask = "3AAA";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~784 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I .lut_mask = "F0C5";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~784_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LDI_IN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~784 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~785 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~785_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LCI_IN[2] ),
	.datac(P2I[2]),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .lut_mask = "CCE4";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .lut_mask = "5CCC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~786 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I .lut_mask = "AA8D";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~786_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~786 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~787 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~787_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[2] ),
	.datab(P1I[2]),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .lut_mask = "ACAA";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BITIN ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1275 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I .lut_mask = "0CC0";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1275_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1274 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I .lut_mask = "FF04";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1274_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1275 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1274 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|MAJOUT~87 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1276 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I .lut_mask = "5CAC";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1276_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RXC9 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RX_EN~71 ));
defparam \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I .lut_mask = "AAB8";
defparam \MCU80512:inst3|m3s028bo:U15|RX_EN~71_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.combout(\MCU80512:inst3|m3s028bo:U15|SELRB8~2 ));
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SELRB8~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|SELRB8 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RX_EN~71 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SELRB8~2 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SELRB8 ));
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1276 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SELRB8 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1277 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I .lut_mask = "6AAA";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1277_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1277 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .lut_mask = "ACCC";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~788 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~788_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~788 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~789 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~789_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~790 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~790_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~789 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~790 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~791 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~791_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[2]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s020bo:U12|PCON[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~792 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I .lut_mask = "CEC2";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~792_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PCON[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~792 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~793 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~793_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .lut_mask = "CC05";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(P0I[2]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~794 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I .lut_mask = "FC05";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~794_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~793 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~794 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~795 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I .lut_mask = "3FA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~795_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~791 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~795 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~796 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~796_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~796 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~797 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~797_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~787 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~797 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~798 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~798_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~785 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~798 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~799 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~799_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~799 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~800 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I .lut_mask = "8A80";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~800_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datab(RAMdaO[2]),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~800 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~801 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I .lut_mask = "FF04";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[2]~801_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1112 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~801 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I .lut_mask = "8A02";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I .lut_mask = "E6A2";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~278 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I .lut_mask = "44FA";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~278 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|GEN_LO~786 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I .lut_mask = "FEF0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1214 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux0~12_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux0~12 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~12_I .lut_mask = "AAD8";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACC0 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALD~124 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I .lut_mask = "D888";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~124_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LOCALD~124 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALD~125 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~125_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux0~13_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux0~12 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LOCALD~125 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux0~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~13_I .lut_mask = "BCB0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux0~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux17~112 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux0~13 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I .lut_mask = "CCD8";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2336 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337 ));
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL_EN~295 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I .lut_mask = "4002";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~320 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I .lut_mask = "690F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .lut_mask = "88DD";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1083 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1083_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH_EN~151 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPTR_DATA[7]~2337 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1083 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1084 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I .lut_mask = "E2CC";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1084_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086 ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1087 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I .lut_mask = "EE50";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1087_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[7] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1084 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1087 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1088 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT~1088_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|tmpout~201 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT~1088 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I .lut_mask = "A7A2";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~475 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I .lut_mask = "77C0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1212 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I .lut_mask = "BA30";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1213 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG~169_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG[6]~160 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BREG~169 ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG~169_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~169_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~169_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~169_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~169_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s005bo:U4|BREG~169_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG~169 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6]~177 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[7] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .lut_mask = "EA4A";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I .lut_mask = "F0C5";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LDI_IN[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1693 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LBI_IN[7] ),
	.datad(P1I[7]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .lut_mask = "F2D0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I .lut_mask = "CCB8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1695 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1696 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON[7] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1697 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[7] ),
	.datac(P0I[7]),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .lut_mask = "D8CC";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .lut_mask = "F505";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .lut_mask = "888B";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I .lut_mask = "CCB8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1699 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1700 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I .lut_mask = "AAB1";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1701 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I .lut_mask = "5F88";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1698 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1702 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1703 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1694 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1704 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1692 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1705 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1706 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~1755_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .lut_mask = "30FC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~321 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .lut_mask = "0AFA";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~587 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I .lut_mask = "33B8";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~587_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~587 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~588 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~588_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~588 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .lut_mask = "AACA";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON1SET~I (
	.datac(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON1SET ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON1SET~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON1SET~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON1SET~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON1SET~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON1SET~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON1SET~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON1SET ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LTCON1~91 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I .lut_mask = "FFE2";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~91_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON1~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILL[0]~51 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON1~91 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AL ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON1 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .lut_mask = "20A0";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~10_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~10_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRA~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|TCON~10 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|PRA ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON0 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s015bo:U9|p3sampler~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|PRA~COMBOUT ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRA ));
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I (
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRA ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[0]~124 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~124_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[0]~124 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .lut_mask = "CA0A";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[0]~124 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .lut_mask = "0ACA";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILL[0]~51 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s019bo:U11|ILL[0]~51_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AH~I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILL[0]~51 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AH ));
defparam \MCU80512:inst3|m3s019bo:U11|AH~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AH~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AH~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AH~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AH~I .lut_mask = "4450";
defparam \MCU80512:inst3|m3s019bo:U11|AH~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I (
	.datac(\MCU80512:inst3|m3s019bo:U11|AH ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AJ ),
	.combout(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I .lut_mask = "CCB8";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~783 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1842 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1843 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I (
	.dataa(\MCU80512:inst3|IMMDAT[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PC_INCR ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I .lut_mask = "077F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I .lut_mask = "7F13";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262 ),
	.datad(\MCU80512:inst3|IMMDAT[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I .lut_mask = "71F5";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~170 ),
	.datac(\MCU80512:inst3|IMMDAT[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I .lut_mask = "9666";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~171 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .lut_mask = "0CFC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~348 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .lut_mask = "0CFC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~596 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I .lut_mask = "5E54";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~596_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datac(\MCU80512:inst3|IMMDAT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~596 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~597 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~597_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I (
	.clk(X2),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~597 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .lut_mask = "CACA";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2050 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I .lut_mask = "EAC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2050_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I (
	.clk(X2),
	.dataa(RAMdaO[3]),
	.datab(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .lut_mask = "CE02";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA~2050 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2051 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I .lut_mask = "FCF0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2051_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA~2049 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA~2051 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .lut_mask = "AAFC";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I .lut_mask = "0500";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .lut_mask = "7F20";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~802 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I .lut_mask = "F0C5";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~802_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~802 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~803 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I .lut_mask = "E2CC";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~803_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I (
	.clk(X2),
	.dataa(P3I[1]),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LDI_IN[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .lut_mask = "3AAA";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~804 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I .lut_mask = "A8AD";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~804_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~804 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~805 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~805_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I (
	.clk(X2),
	.dataa(P1I[1]),
	.datab(\MCU80512:inst3|m3s018bo:U10|LBI_IN[1] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .lut_mask = "CACC";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[1] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .lut_mask = "ACCC";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~806 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~806_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~806 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~807 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~807_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~807 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRA~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~808 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~808_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~808 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~809 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~809_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .lut_mask = "C0CF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(P0I[1]),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|LAI_IN[1] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .lut_mask = "FD08";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpconlo~0 ));
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|setpconlo~0 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .lut_mask = "00E4";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~810 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~810_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~810 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~811 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~811_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .lut_mask = "CD01";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~811 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~812 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I .lut_mask = "F0A3";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~812_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LAI_IN[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~812 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~813 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I .lut_mask = "77A0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~813_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~809 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~813 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~814 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~814_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LBI_IN[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~814 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~815 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~815_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~805 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~815 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~816 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~816_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~803 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~816 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~817 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~817_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~817 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~818 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I .lut_mask = "8C80";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~818_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I (
	.dataa(RAMdaO[1]),
	.datab(\MCU80512:inst3|m3s008bo:U7|muxrdat~0 ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~818 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~819 ));
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I .lut_mask = "FF02";
defparam \MCU80512:inst3|m3s008bo:U7|RDAT[1]~819_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|VECTOR_ADDR[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I .lut_mask = "FC22";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~819 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1847 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1848 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~216 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I .lut_mask = "936C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .lut_mask = "55CC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .lut_mask = "0CFC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~600 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I .lut_mask = "2F2C";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~600_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datac(\MCU80512:inst3|IMMDAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~600 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~601 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~601_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I (
	.clk(X2),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~601 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I .lut_mask = "0FCA";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~819 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~465 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~464 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~466 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .lut_mask = "EC64";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~801 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~461 ),
	.datad(\MCU80512:inst3|IMMDAT[2] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I .lut_mask = "BCB0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~462 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~460 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .lut_mask = "FC22";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~287 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~287_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT~287 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~801 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~288 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I .lut_mask = "DAD0";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~288_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~288 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .lut_mask = "BF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~785 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I .lut_mask = "D100";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~785_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|GEN_LO~785 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~787 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I .lut_mask = "FCCC";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~787_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datac(\MCU80512:inst3|m3s003bo:U2|GEN_LO~787 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1215 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I .lut_mask = "EAC0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CMUX~60 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1216 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ));
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I .lut_mask = "3ACA";
defparam \MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux4~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux4~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~13_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux4~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux4~13 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux4~14 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~14_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s003bo:U2|Mux4~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux17~116 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux4~14 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I .lut_mask = "4F4A";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~783 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~457 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~456 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~458 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .lut_mask = "F858";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[3]~783 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~284 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I .lut_mask = "AAE4";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~284_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~284 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~285 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~285_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~285 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .lut_mask = "BF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux9~32_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux9~32 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~32_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~32_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~32_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~32_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~32_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~32_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux9~33_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux9~32 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux9~33 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~33_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux9~30_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux9~30 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~30_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~30_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~30_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~30_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~30_I .lut_mask = "CCE2";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~30_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux9~31_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux9~30 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux9~31 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~31_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~31_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~31_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~31_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~31_I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~31_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux9~34_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux9~33 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux9~31 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux9~34 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~34_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~34_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~34_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~34_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~34_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s003bo:U2|Mux9~34_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux9~34 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.combout(\MCU80512:inst3|m3s007bo:U6|Mux0~1057 ));
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I .lut_mask = "E4E4";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1057_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s007bo:U6|Mux0~1057 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s007bo:U6|Mux0~1058 ));
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I .lut_mask = "E912";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1058_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|AA~102_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s007bo:U6|AA~102 ));
defparam \MCU80512:inst3|m3s007bo:U6|AA~102_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|AA~102_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~102_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~102_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|AA~102_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s007bo:U6|AA~102_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|AA~101_I (
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s007bo:U6|AA~101 ));
defparam \MCU80512:inst3|m3s007bo:U6|AA~101_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|AA~101_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~101_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~101_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|AA~101_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s007bo:U6|AA~101_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|AA~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s007bo:U6|AA~102 ),
	.datad(\MCU80512:inst3|m3s007bo:U6|AA~101 ),
	.combout(\MCU80512:inst3|m3s007bo:U6|AA ));
defparam \MCU80512:inst3|m3s007bo:U6|AA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|AA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|AA~I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s007bo:U6|AA~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I (
	.dataa(\MCU80512:inst3|m3s007bo:U6|Mux0~1059 ),
	.datab(\MCU80512:inst3|m3s007bo:U6|Mux0~1058 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s007bo:U6|AA ),
	.combout(\MCU80512:inst3|m3s007bo:U6|Mux0~1060 ));
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I .lut_mask = "F903";
defparam \MCU80512:inst3|m3s007bo:U6|Mux0~1060_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|C_TRUE~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s007bo:U6|C_TRUE ),
	.datab(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datad(\MCU80512:inst3|m3s007bo:U6|Mux0~1060 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s007bo:U6|C_TRUE ));
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .lut_mask = "EA2A";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I (
	.dataa(\MCU80512:inst3|m3s007bo:U6|C_TRUE ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|AD~38 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~382 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~544 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I .lut_mask = "BFAF";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~544_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_counter~544 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~545 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I .lut_mask = "DC50";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~545_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|DLMSTQ[0]~I (
	.clk(X1),
	.datab(P3I[6]),
	.datac(P3I[7]),
	.datad(\MCU80512:inst3|LDLM ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|DLMSTQ[0] ));
defparam \MCU80512:inst3|DLMSTQ[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|DLMSTQ[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|DLMSTQ[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|DLMSTQ[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|DLMSTQ[0]~I .lut_mask = "C0FF";
defparam \MCU80512:inst3|DLMSTQ[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|DLMSTQ[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|DLMSTQ[0] ),
	.datac(\MCU80512:inst3|DLMSTQ[0] ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\MCU80512:inst3|DLMSTB~15 ),
	.regout(\MCU80512:inst3|DLMSTQ[1] ));
defparam \MCU80512:inst3|DLMSTQ[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|DLMSTQ[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|DLMSTQ[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|DLMSTQ[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|DLMSTQ[1]~I .lut_mask = "0A0A";
defparam \MCU80512:inst3|DLMSTQ[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s010bo:U8|update_program_counter~545 ),
	.datad(\MCU80512:inst3|DLMSTB~15 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I .lut_mask = "13DF";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~546_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I .lut_mask = "77C0";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I (
	.dataa(\MCU80512:inst3|IMMDAT[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RDAT[2]~801 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1844 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|update_program_counter~546 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|update_program_counter~547 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT~1845 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .lut_mask = "0D08";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datab(\MCU80512:inst3|IMMDAT[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~262 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I .lut_mask = "956A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .lut_mask = "0AFA";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .lut_mask = "2E2E";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~598 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I .lut_mask = "ACF0";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~598_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I (
	.dataa(\MCU80512:inst3|IMMDAT[2] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI~598 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~599 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~599_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I (
	.clk(X2),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~599 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I .lut_mask = "9180";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1783 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I .lut_mask = "8BB8";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2043 ),
	.datac(vcc),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I .lut_mask = "AC0C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1781 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I .lut_mask = "D1E2";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2041 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2045 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2045_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2045 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2046 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I .lut_mask = "FFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2046_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|IMMDAT[4]~COMBOUT ),
	.datad(\MCU80512:inst3|IMMDAT[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2044 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I .lut_mask = "C888";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2044_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2046 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2044 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .lut_mask = "CFCA";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I .lut_mask = "BFFF";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~435 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I .lut_mask = "CACF";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|MULDIV ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~439 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux8~13 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I .lut_mask = "F838";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~440 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441 ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT~441 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~272 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I .lut_mask = "AAD8";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~272_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~272 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~273 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~273_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~273 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .lut_mask = "BF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~930_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~930 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~930_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~930_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~930_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~930_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~930_I .lut_mask = "8A02";
defparam \MCU80512:inst3|m3s003bo:U2|DB~930_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~933_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|DB~930 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~476 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DB~931 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~933 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~933_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~933_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~933_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~933_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~933_I .lut_mask = "EEAE";
defparam \MCU80512:inst3|m3s003bo:U2|DB~933_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CARI~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DB~933 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CARI ));
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .lut_mask = "AE51";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I .lut_mask = "030F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2058 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I .lut_mask = "FFAB";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|IMMB3~503 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I .lut_mask = "E0C0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~214_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2059 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ~214 ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~214_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~214_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~214_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~214_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~214_I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~214_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.datad(\MCU80512:inst3|m3s003bo:U2|EJ~214 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~I .lut_mask = "FF10";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux8~12_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BD~156 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|EJ ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux8~12 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~12_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux8~13_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|BD~156 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux8~12 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux8~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~13_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s003bo:U2|Mux8~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|setpsw~115_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|EJ~213 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpsw~115 ));
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .lut_mask = "E0A0";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25 ));
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~397 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I .lut_mask = "4055";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~397_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS3~25 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~397 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|EJ~213 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|CARRY_OPS1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~398 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~398_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[1]~396 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~398 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~399 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~399_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~399 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1388 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I .lut_mask = "FF1F";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1388_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1386 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I .lut_mask = "000C";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1386_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[1]~396 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~398 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1392 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I .lut_mask = "ABAA";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1392_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1392 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux8~13 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1387 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I .lut_mask = "8D88";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1387_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1388 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1386 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1387 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1389 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1389_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|Mux8~13 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|setpsw~115 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1389 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .lut_mask = "AACA";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1350_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux9~34 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1350 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1350_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1350_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1350_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1350_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1350_I .lut_mask = "0C0E";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1350_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1349_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AV ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1349 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1349_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1349_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1349_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1349_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1349_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1349_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1351_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux9~34 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1351 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1351_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1351_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1351_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1351_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1351_I .lut_mask = "F080";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1351_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1352_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1350 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1349 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1351 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1352 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1352_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1352_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1352_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1352_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1352_I .lut_mask = "F0C0";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1352_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1354_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1354 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1354_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1354_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1354_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1354_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1354_I .lut_mask = "070F";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1354_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1355_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1355 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1355_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1355_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1355_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1355_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1355_I .lut_mask = "2080";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1355_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1356_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1355 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1356 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1356_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1356_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1356_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1356_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1356_I .lut_mask = "5703";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1356_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1353_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1353 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1353_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1353_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1353_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1353_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1353_I .lut_mask = "003F";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1353_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1357_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1354 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1356 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|Mux9~34 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1353 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1357 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1357_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1357_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1357_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1357_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1357_I .lut_mask = "FFAC";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1357_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1358_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1360 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1352 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1357 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1358 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1358_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1358_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1358_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1358_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1358_I .lut_mask = "B3A0";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1358_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|Mux17~118_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|Mux17~118 ));
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~118_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~118_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~118_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~118_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~118_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s003bo:U2|Mux17~118_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1358 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|Mux17~118 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|Mux6~14 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RDAT[1]~819 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~290 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I .lut_mask = "AEA4";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~290_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~290 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACLDAT~291 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT~291_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACLDAT~291 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .lut_mask = "BF00";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I .lut_mask = "E6C4";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~278 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I .lut_mask = "44FA";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|GEN_LO~785 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~786 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I .lut_mask = "F080";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~786_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~784 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I .lut_mask = "AF05";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~784_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CA~72_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|GEN_LO~784 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1212 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CA~72 ));
defparam \MCU80512:inst3|m3s003bo:U2|CA~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CA~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CA~72_I .lut_mask = "135F";
defparam \MCU80512:inst3|m3s003bo:U2|CA~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CA~73_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|GEN_LO~786 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CA~72 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1213 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CA~73 ));
defparam \MCU80512:inst3|m3s003bo:U2|CA~73_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CA~73_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~73_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~73_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CA~73_I .lut_mask = "3070";
defparam \MCU80512:inst3|m3s003bo:U2|CA~73_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|PSWC[1]~396 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CA~73 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1390 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I .lut_mask = "4EE4";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1390_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1390 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1391 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I .lut_mask = "E4E4";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~1391_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~0 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~1391 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(P3I[6]),
	.datac(\MCU80512:inst3|m3s018bo:U10|LDI_IN[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .lut_mask = "F0D8";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[6] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .lut_mask = "F870";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .lut_mask = "72F0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I .lut_mask = "E0E3";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LDI_IN[6] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1707 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I (
	.clk(X2),
	.dataa(P2I[6]),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|LCI_IN[6] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .lut_mask = "EF20";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[6] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .lut_mask = "D8CC";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .lut_mask = "7F20";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I .lut_mask = "C8D9";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1709 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I .lut_mask = "E2CC";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(P1I[6]),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .lut_mask = "AAE2";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[6] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1711 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I .lut_mask = "ACF0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1712 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1713 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[6]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s020bo:U12|PCON[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I .lut_mask = "FC22";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PCON[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1715 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LAI_IN[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(P0I[6]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .lut_mask = "CC05";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LAI_IN[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I .lut_mask = "E0E3";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1716 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1717 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I .lut_mask = "5F88";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1714 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1718 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|LBI_IN[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1719 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1710 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1720 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1708 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1721 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1722 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1756_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .lut_mask = "0CFC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .lut_mask = "0CFC";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~590 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I .lut_mask = "DA8A";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~590_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I (
	.dataa(\MCU80512:inst3|IMMDAT[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~590 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~591 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~591_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~591 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I .lut_mask = "000C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1780 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I .lut_mask = "8BB8";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2039 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .lut_mask = "AEA2";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2039 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2039_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~194 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2038 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I .lut_mask = "E0A0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2038_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2039 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA~2038 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .lut_mask = "CCFA";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|LCI_IN[5] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(P2I[5]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[5] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .lut_mask = "72F0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I .lut_mask = "AA8D";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LCI_IN[5] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1723 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[5] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(P3I[5]),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .lut_mask = "7F40";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I .lut_mask = "FC05";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[5] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LDI_IN[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1725 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I (
	.clk(X2),
	.dataa(P1I[5]),
	.datab(\MCU80512:inst3|m3s018bo:U10|LBI_IN[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .lut_mask = "CCAC";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[5] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RISET~95 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .lut_mask = "ACCC";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1727 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|TCON[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1728 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1729 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .lut_mask = "8D8D";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(P0I[5]),
	.datac(\MCU80512:inst3|m3s018bo:U10|LAI_IN[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .lut_mask = "F0D8";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .lut_mask = "C0D1";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PCON[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PCON[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1731 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1732 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I .lut_mask = "CCD1";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|LAI_IN[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1733 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I .lut_mask = "5FC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1730 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1734 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|LBI_IN[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1735 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1726 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1736 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1724 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1737 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1738 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~1757_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .lut_mask = "0FAA";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|save_stack_data~221 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .lut_mask = "0FAA";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~592 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I .lut_mask = "2F2C";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~592_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586 ),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~592 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|RAMDI~593 ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI~593_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI~593 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I .lut_mask = "FF02";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1785 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I .lut_mask = "8BB8";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2040 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .lut_mask = "FD08";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(RAMdaO[5]),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .lut_mask = "8D88";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2042 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2042_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~195 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2041 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I .lut_mask = "F3A0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2041_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2042 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2041 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .lut_mask = "CFCA";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I .lut_mask = "0500";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I .lut_mask = "0008";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|AA~159_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|AA~159 ));
defparam \MCU80512:inst3|m3s020bo:U12|AA~159_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|AA~159_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|AA~159_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|AA~159_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|AA~159_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s020bo:U12|AA~159_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|ENAB~569_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|ENAB~567 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|ENAB~568 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|AA~159 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ));
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~569_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~569_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~569_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~569_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~569_I .lut_mask = "F8F0";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~569_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~161 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I .lut_mask = "8580";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1779 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I .lut_mask = "AA3C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|ENAB~569 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~2038 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I .lut_mask = "5550";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I (
	.dataa(\MCU80512:inst3|m3s007bo:U6|C_TRUE ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SFRWE~39 ));
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I .lut_mask = "3200";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFRWE~39 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SFRWE~40 ));
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~40_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFRWE~I (
	.clk(X2),
	.datac(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFRWE~40 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SFRWE ));
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~389 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .lut_mask = "E2AA";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AG~76_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[3]~120 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[1]~121 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AG~76 ));
defparam \MCU80512:inst3|m3s019bo:U11|AG~76_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AG~76_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AG~76_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AG~76_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AG~76_I .lut_mask = "135F";
defparam \MCU80512:inst3|m3s019bo:U11|AG~76_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AG~77_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[2]~122 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[4]~123 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AG~77 ));
defparam \MCU80512:inst3|m3s019bo:U11|AG~77_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AG~77_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AG~77_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AG~77_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AG~77_I .lut_mask = "0777";
defparam \MCU80512:inst3|m3s019bo:U11|AG~77_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|AG~78_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|AG~76 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[0]~124 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|AG~77 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AG~78 ));
defparam \MCU80512:inst3|m3s019bo:U11|AG~78_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|AG~78_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AG~78_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|AG~78_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|AG~78_I .lut_mask = "4C00";
defparam \MCU80512:inst3|m3s019bo:U11|AG~78_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|AG~78 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AF~70 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|BA~40 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|L_INTA~0 ));
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I .lut_mask = "A8FF";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_INTA~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s019bo:U11|setinta~10 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA~0 ),
	.aclr(__ALT_INV__RESET),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_INTA ));
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .lut_mask = "C4CE";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datab(\MCU80512:inst3|IMMDAT[4]~COMBOUT ),
	.datac(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[4] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .lut_mask = "EFE0";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I .lut_mask = "EFAA";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~318 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .lut_mask = "33FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~372 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I .lut_mask = "CCDC";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~373 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~1 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .lut_mask = "2230";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2064 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2064_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2064 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2065 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I .lut_mask = "BAAA";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2065_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I (
	.clk(X2),
	.dataa(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.datac(RAMdaO[0]),
	.datad(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .lut_mask = "DC10";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2063 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2063_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA~2065 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2063 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .lut_mask = "AFAC";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I .lut_mask = "FFEE";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|CLEAR~I (
	.clk(X1),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|CLEAR ));
defparam \MCU80512:inst3|CLEAR~I .operation_mode = "normal";
defparam \MCU80512:inst3|CLEAR~I .synch_mode = "off";
defparam \MCU80512:inst3|CLEAR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|CLEAR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|CLEAR~I .lut_mask = "FCFC";
defparam \MCU80512:inst3|CLEAR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~551_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~551 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .lut_mask = "1110";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~554_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1194 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .lut_mask = "CCC8";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~552_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~552 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~552_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~552_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~552_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~552_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~552_I .lut_mask = "F080";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~552_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~553_I (
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~551 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_FA~552 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .lut_mask = "777F";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1] ),
	.datab(RAMdaO[1]),
	.datac(\JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .lut_mask = "AA0C";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2058 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2058_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA~2058 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2059 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I .lut_mask = "ECCC";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2059_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA~2059 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~196 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2060 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I .lut_mask = "AEAA";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2060_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~COMBOUT ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2037 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_FA~2061 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA~2061_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA~2060 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA~2061 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .lut_mask = "F5E4";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~383 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|setpconlo~0 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .lut_mask = "00E4";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ));
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~539 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I .lut_mask = "F0E0";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~539_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~538 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I .lut_mask = "E0F0";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~538_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|update_program_address~539 ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_address~538 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I .lut_mask = "0A0B";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~540_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~537_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~33 ));
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I .lut_mask = "0020";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~33 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ));
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~34_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~139 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~141 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I .lut_mask = "FF44";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~141_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~141 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~134 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~136 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~136_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~136 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~129 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~131 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I .lut_mask = "FF4D";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~131_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~131 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~124 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~126 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~126_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~126 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~119 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~121 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~121_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~121 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~114 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~116 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~116_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~116 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~109 ),
	.cout(\MCU80512:inst3|m3s010bo:U8|LessThan0~111 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I .lut_mask = "FF4D";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~111_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|LessThan0~111 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LessThan0~104 ));
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I .lut_mask = "F330";
defparam \MCU80512:inst3|m3s010bo:U8|LessThan0~104_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(NEA),
	.datad(\MCU80512:inst3|m3s010bo:U8|LessThan0~104 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97 ));
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I .lut_mask = "5511";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~97 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ));
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .lut_mask = "3120";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I (
	.clk(X2),
	.datac(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ));
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NQEN~361_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NQEN~361 ));
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~361_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~361_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~361_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~361_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~361_I .lut_mask = "030B";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~361_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NQEN~360_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NQEN~360 ));
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~360_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~360_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~360_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~360_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~360_I .lut_mask = "C8CC";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~360_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|POPMEN~170 ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I .lut_mask = "8CCC";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~170_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NQEN~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|NQEN~361 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NQEN~360 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|POPMEN~170 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|NQEN ));
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .lut_mask = "0B03";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|NMOE~63_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.datad(P3I[7]),
	.combout(\MCU80512:inst3|NMOE~63 ));
defparam \MCU80512:inst3|NMOE~63_I .operation_mode = "normal";
defparam \MCU80512:inst3|NMOE~63_I .synch_mode = "off";
defparam \MCU80512:inst3|NMOE~63_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|NMOE~63_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|NMOE~63_I .lut_mask = "EF45";
defparam \MCU80512:inst3|NMOE~63_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|NMWE~I (
	.datab(\MCU80512:inst3|LDLM ),
	.datac(P3I[6]),
	.combout(\MCU80512:inst3|NMWE ));
defparam \MCU80512:inst3|NMWE~I .operation_mode = "normal";
defparam \MCU80512:inst3|NMWE~I .synch_mode = "off";
defparam \MCU80512:inst3|NMWE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|NMWE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|NMWE~I .lut_mask = "F3F3";
defparam \MCU80512:inst3|NMWE~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|QALE~257_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.combout(\MCU80512:inst3|m3s018bo:U10|QALE~257 ));
defparam \MCU80512:inst3|m3s018bo:U10|QALE~257_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~257_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~257_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~257_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~257_I .lut_mask = "ABAB";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~257_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|QALE~259_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[0]~174 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|QALE~259 ));
defparam \MCU80512:inst3|m3s018bo:U10|QALE~259_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~259_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~259_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~259_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~259_I .lut_mask = "CC4C";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~259_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|QALE~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|QALE~257 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|QALE~259 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|QALE ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|QALE ));
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .lut_mask = "11F0";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|IDLE~I (
	.clk(X1),
	.datab(\MCU80512:inst3|m3s018bo:U10|QALE ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.aclr(__ALT_INV__RESET),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s018bo:U10|ALE ),
	.regout(\MCU80512:inst3|m3s018bo:U10|IDLE ));
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .lut_mask = "F3F3";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ),
	.datad(\MCU80512:inst3|m3s018bo:U10|IDLE ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NPSEN~36 ));
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I .lut_mask = "FF77";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~36_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FOE~1_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|FOE~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .lut_mask = "BABA";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FWE~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SFRWE~39 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|FWE ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~1 ),
	.aclr(__ALT_INV__RESET),
	.sload(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|FWE ));
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .lut_mask = "4400";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|file_control~1_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|file_control~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~0 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I .lut_mask = "0050";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|file_control~3_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|file_control~3 ));
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FOE~322_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|FOE ),
	.datab(\MCU80512:inst3|m3s008bo:U7|file_control~3 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|FOE~322 ));
defparam \MCU80512:inst3|m3s008bo:U7|FOE~322_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~322_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~322_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~322_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~322_I .lut_mask = "222E";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~322_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FOE~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|file_control~1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~0 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|FOE~322 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|FOE ));
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .lut_mask = "DCFE";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFROE~231_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SFROE ),
	.datab(\MCU80512:inst3|m3s008bo:U7|file_control~3 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SFROE~231 ));
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~231_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~231_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~231_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~231_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~231_I .lut_mask = "22E2";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~231_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFROE~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s008bo:U7|file_control~1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~32 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~0 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFROE~231 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|SFROE ));
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .lut_mask = "0D08";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|setextdat~36_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~17 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|OA[2]~1923 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|setextdat~36 ));
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~36_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~36_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~36_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~36_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~36_I .lut_mask = "2300";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~36_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|POPMEN~170 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|setextdat~36 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|POPMEN~169 ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I .lut_mask = "B3A0";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~169_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I (
	.datab(NEA),
	.datad(\MCU80512:inst3|m3s010bo:U8|LessThan0~104 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|POPMEN~0 ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I .lut_mask = "FF33";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~I (
	.clk(X2),
	.dataa(RESET),
	.datab(\MCU80512:inst3|m3s018bo:U10|POPMEN~169 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|POPMEN ),
	.datad(\MCU80512:inst3|m3s018bo:U10|POPMEN~0 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|POPMEN ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|setextdat~1_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|setextdat~36 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|setextdat~1 ));
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~1_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PODMEN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PODMEN~72 ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I .lut_mask = "DF00";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|MOVX[4]~176 ));
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I .lut_mask = "3FBF";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~176_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|EXTDAT~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|setextdat~1 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|EXTDAT ));
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .lut_mask = "BAFA";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PODMEN~73 ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I .lut_mask = "3F3F";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~73_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PODMEN~72 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[4]~176 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PODMEN~73 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PODMEN~74 ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I .lut_mask = "8880";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s018bo:U10|setextdat~1 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PODMEN ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PODMEN~74 ),
	.aclr(gnd),
	.sload(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PODMEN ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .lut_mask = "FFCC";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AEEN~26_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|POPMEN ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PODMEN ),
	.datad(P3I[7]),
	.combout(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ));
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~26_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~26_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~26_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~26_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~26_I .lut_mask = "FAFE";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~26_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[7]~200 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~200_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[6]~201 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~201_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[5]~202 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I .lut_mask = "0033";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~202_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[4]~203 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I .lut_mask = "0055";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~203_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[3]~204 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~204_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[2]~205 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~205_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[1]~206 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~206_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~26 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[0]~207 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~207_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AJ~18 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|MOVX[3]~175 ));
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I .lut_mask = "FF7F";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~175_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[3]~175 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ));
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|P0DADD~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|setextdat~1 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|P0DADD ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s018bo:U10|P0DADD ));
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .lut_mask = "0ECE";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.datab(\MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s018bo:U10|P0DADD ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ));
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I .lut_mask = "0031";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~54_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELA[2]~I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELA[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .lut_mask = "3B33";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1922_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.combout(\MCU80512:inst3|OA[2]~1922 ));
defparam \MCU80512:inst3|OA[2]~1922_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1922_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1922_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1922_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1922_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|OA[2]~1922_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1924_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AJ~17 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datac(\MCU80512:inst3|OA[2]~1923 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.combout(\MCU80512:inst3|OA[2]~1924 ));
defparam \MCU80512:inst3|OA[2]~1924_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1924_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1924_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1924_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1924_I .lut_mask = "FF20";
defparam \MCU80512:inst3|OA[2]~1924_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~223 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I .lut_mask = "FF50";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[7]~1925_I (
	.dataa(\MCU80512:inst3|OA[2]~1922 ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.combout(\MCU80512:inst3|OA[7]~1925 ));
defparam \MCU80512:inst3|OA[7]~1925_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[7]~1925_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[7]~1925_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[7]~1925_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[7]~1925_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|OA[7]~1925_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[7]~1926_I (
	.dataa(\MCU80512:inst3|OA[2]~1922 ),
	.datab(\MCU80512:inst3|OA[7]~1925 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.combout(\MCU80512:inst3|OA[7]~1926 ));
defparam \MCU80512:inst3|OA[7]~1926_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[7]~1926_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[7]~1926_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[7]~1926_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[7]~1926_I .lut_mask = "EC64";
defparam \MCU80512:inst3|OA[7]~1926_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[7]~1927_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datab(\MCU80512:inst3|OA[7]~1926 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.combout(\MCU80512:inst3|OA[7]~1927 ));
defparam \MCU80512:inst3|OA[7]~1927_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[7]~1927_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[7]~1927_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[7]~1927_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[7]~1927_I .lut_mask = "4CEC";
defparam \MCU80512:inst3|OA[7]~1927_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[7]~1928_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|OA[7]~1927 ),
	.datad(\MCU80512:inst3|IMMDAT[7]~COMBOUT ),
	.combout(\MCU80512:inst3|OA[7]~1928 ));
defparam \MCU80512:inst3|OA[7]~1928_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[7]~1928_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[7]~1928_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[7]~1928_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[7]~1928_I .lut_mask = "FA50";
defparam \MCU80512:inst3|OA[7]~1928_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[6]~1929_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ),
	.combout(\MCU80512:inst3|OA[6]~1929 ));
defparam \MCU80512:inst3|OA[6]~1929_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[6]~1929_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[6]~1929_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[6]~1929_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[6]~1929_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|OA[6]~1929_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[6]~1930_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[6]~1929 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|OA[6]~1930 ));
defparam \MCU80512:inst3|OA[6]~1930_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[6]~1930_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[6]~1930_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[6]~1930_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[6]~1930_I .lut_mask = "BCB0";
defparam \MCU80512:inst3|OA[6]~1930_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[6]~1931_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datac(\MCU80512:inst3|OA[6]~1930 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.combout(\MCU80512:inst3|OA[6]~1931 ));
defparam \MCU80512:inst3|OA[6]~1931_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[6]~1931_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[6]~1931_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[6]~1931_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[6]~1931_I .lut_mask = "70F8";
defparam \MCU80512:inst3|OA[6]~1931_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[6]~1932_I (
	.datab(\MCU80512:inst3|IMMDAT[6]~COMBOUT ),
	.datac(\MCU80512:inst3|OA[6]~1931 ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|OA[6]~1932 ));
defparam \MCU80512:inst3|OA[6]~1932_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[6]~1932_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[6]~1932_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[6]~1932_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[6]~1932_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|OA[6]~1932_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[5]~1933_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|OA[5]~1933 ));
defparam \MCU80512:inst3|OA[5]~1933_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[5]~1933_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[5]~1933_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[5]~1933_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[5]~1933_I .lut_mask = "CEC2";
defparam \MCU80512:inst3|OA[5]~1933_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[5]~1934_I (
	.dataa(\MCU80512:inst3|OA[5]~1933 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ),
	.combout(\MCU80512:inst3|OA[5]~1934 ));
defparam \MCU80512:inst3|OA[5]~1934_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[5]~1934_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[5]~1934_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[5]~1934_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[5]~1934_I .lut_mask = "DA8A";
defparam \MCU80512:inst3|OA[5]~1934_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[5]~1935_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datac(\MCU80512:inst3|OA[5]~1934 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.combout(\MCU80512:inst3|OA[5]~1935 ));
defparam \MCU80512:inst3|OA[5]~1935_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[5]~1935_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[5]~1935_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[5]~1935_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[5]~1935_I .lut_mask = "72F0";
defparam \MCU80512:inst3|OA[5]~1935_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[5]~1936_I (
	.dataa(\MCU80512:inst3|OA[5]~1935 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|IMMDAT[5]~COMBOUT ),
	.combout(\MCU80512:inst3|OA[5]~1936 ));
defparam \MCU80512:inst3|OA[5]~1936_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[5]~1936_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[5]~1936_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[5]~1936_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[5]~1936_I .lut_mask = "E2E2";
defparam \MCU80512:inst3|OA[5]~1936_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[4]~1937_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ),
	.combout(\MCU80512:inst3|OA[4]~1937 ));
defparam \MCU80512:inst3|OA[4]~1937_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[4]~1937_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[4]~1937_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[4]~1937_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[4]~1937_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|OA[4]~1937_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[4]~1938_I (
	.dataa(\MCU80512:inst3|OA[4]~1937 ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.combout(\MCU80512:inst3|OA[4]~1938 ));
defparam \MCU80512:inst3|OA[4]~1938_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[4]~1938_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[4]~1938_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[4]~1938_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[4]~1938_I .lut_mask = "E6A2";
defparam \MCU80512:inst3|OA[4]~1938_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[4]~1939_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datab(\MCU80512:inst3|OA[4]~1938 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.combout(\MCU80512:inst3|OA[4]~1939 ));
defparam \MCU80512:inst3|OA[4]~1939_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[4]~1939_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[4]~1939_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[4]~1939_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[4]~1939_I .lut_mask = "5CCC";
defparam \MCU80512:inst3|OA[4]~1939_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[4]~1940_I (
	.datab(\MCU80512:inst3|IMMDAT[4]~COMBOUT ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|OA[4]~1939 ),
	.combout(\MCU80512:inst3|OA[4]~1940 ));
defparam \MCU80512:inst3|OA[4]~1940_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[4]~1940_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[4]~1940_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[4]~1940_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[4]~1940_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|OA[4]~1940_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[3]~1941_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.combout(\MCU80512:inst3|OA[3]~1941 ));
defparam \MCU80512:inst3|OA[3]~1941_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[3]~1941_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[3]~1941_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[3]~1941_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[3]~1941_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|OA[3]~1941_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[3]~1942_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|OA[3]~1941 ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ),
	.combout(\MCU80512:inst3|OA[3]~1942 ));
defparam \MCU80512:inst3|OA[3]~1942_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[3]~1942_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[3]~1942_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[3]~1942_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[3]~1942_I .lut_mask = "BC8C";
defparam \MCU80512:inst3|OA[3]~1942_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[3]~1943_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datab(\MCU80512:inst3|OA[3]~1942 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.combout(\MCU80512:inst3|OA[3]~1943 ));
defparam \MCU80512:inst3|OA[3]~1943_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[3]~1943_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[3]~1943_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[3]~1943_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[3]~1943_I .lut_mask = "5CCC";
defparam \MCU80512:inst3|OA[3]~1943_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[3]~1944_I (
	.dataa(\MCU80512:inst3|IMMDAT[3]~COMBOUT ),
	.datac(\MCU80512:inst3|OA[3]~1943 ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|OA[3]~1944 ));
defparam \MCU80512:inst3|OA[3]~1944_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[3]~1944_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[3]~1944_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[3]~1944_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[3]~1944_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|OA[3]~1944_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1945_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[2]~1922 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ),
	.combout(\MCU80512:inst3|OA[2]~1945 ));
defparam \MCU80512:inst3|OA[2]~1945_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1945_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1945_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1945_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1945_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|OA[2]~1945_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1946_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datab(\MCU80512:inst3|OA[2]~1945 ),
	.datac(\MCU80512:inst3|OA[2]~1924 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|OA[2]~1946 ));
defparam \MCU80512:inst3|OA[2]~1946_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1946_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1946_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1946_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1946_I .lut_mask = "BC8C";
defparam \MCU80512:inst3|OA[2]~1946_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1947_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datac(\MCU80512:inst3|OA[2]~1946 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.combout(\MCU80512:inst3|OA[2]~1947 ));
defparam \MCU80512:inst3|OA[2]~1947_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1947_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1947_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1947_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1947_I .lut_mask = "72F0";
defparam \MCU80512:inst3|OA[2]~1947_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[2]~1948_I (
	.dataa(\MCU80512:inst3|OA[2]~1947 ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|IMMDAT[2]~COMBOUT ),
	.combout(\MCU80512:inst3|OA[2]~1948 ));
defparam \MCU80512:inst3|OA[2]~1948_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~1948_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~1948_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~1948_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~1948_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|OA[2]~1948_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[1]~1949_I (
	.dataa(\MCU80512:inst3|OA[2]~1922 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.datad(\MCU80512:inst3|OA[2]~1924 ),
	.combout(\MCU80512:inst3|OA[1]~1949 ));
defparam \MCU80512:inst3|OA[1]~1949_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[1]~1949_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[1]~1949_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[1]~1949_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[1]~1949_I .lut_mask = "EE50";
defparam \MCU80512:inst3|OA[1]~1949_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[1]~1950_I (
	.dataa(\MCU80512:inst3|OA[2]~1922 ),
	.datab(\MCU80512:inst3|OA[1]~1949 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ),
	.combout(\MCU80512:inst3|OA[1]~1950 ));
defparam \MCU80512:inst3|OA[1]~1950_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[1]~1950_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[1]~1950_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[1]~1950_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[1]~1950_I .lut_mask = "E6C4";
defparam \MCU80512:inst3|OA[1]~1950_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[1]~1951_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datad(\MCU80512:inst3|OA[1]~1950 ),
	.combout(\MCU80512:inst3|OA[1]~1951 ));
defparam \MCU80512:inst3|OA[1]~1951_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[1]~1951_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[1]~1951_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[1]~1951_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[1]~1951_I .lut_mask = "7F20";
defparam \MCU80512:inst3|OA[1]~1951_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[1]~1952_I (
	.dataa(\MCU80512:inst3|IMMDAT[1]~COMBOUT ),
	.datab(\MCU80512:inst3|OA[1]~1951 ),
	.datac(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|OA[1]~1952 ));
defparam \MCU80512:inst3|OA[1]~1952_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[1]~1952_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[1]~1952_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[1]~1952_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[1]~1952_I .lut_mask = "ACAC";
defparam \MCU80512:inst3|OA[1]~1952_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~34 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~537 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~540 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|OA[0]~1953_I (
	.dataa(\MCU80512:inst3|OA[2]~1922 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ),
	.datac(\MCU80512:inst3|OA[2]~1924 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.combout(\MCU80512:inst3|OA[0]~1953 ));
defparam \MCU80512:inst3|OA[0]~1953_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[0]~1953_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[0]~1953_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[0]~1953_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[0]~1953_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|OA[0]~1953_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[0]~1954_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|OA[2]~1924 ),
	.datac(\MCU80512:inst3|OA[0]~1953 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.combout(\MCU80512:inst3|OA[0]~1954 ));
defparam \MCU80512:inst3|OA[0]~1954_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[0]~1954_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[0]~1954_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[0]~1954_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[0]~1954_I .lut_mask = "F838";
defparam \MCU80512:inst3|OA[0]~1954_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[0]~1955_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datab(\MCU80512:inst3|OA[0]~1954 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[1]~54 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.combout(\MCU80512:inst3|OA[0]~1955 ));
defparam \MCU80512:inst3|OA[0]~1955_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[0]~1955_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[0]~1955_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[0]~1955_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[0]~1955_I .lut_mask = "5CCC";
defparam \MCU80512:inst3|OA[0]~1955_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[0]~1956_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|OA[0]~1955 ),
	.datad(\MCU80512:inst3|IMMDAT[0]~COMBOUT ),
	.combout(\MCU80512:inst3|OA[0]~1956 ));
defparam \MCU80512:inst3|OA[0]~1956_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[0]~1956_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[0]~1956_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[0]~1956_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[0]~1956_I .lut_mask = "EE44";
defparam \MCU80512:inst3|OA[0]~1956_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[7]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[7]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|BE[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[6]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[6]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|BE[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[5]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[5]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|BE[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[4]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[4]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|BE[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .lut_mask = "CACA";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[3]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[3]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|BE[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[2]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[2]~I .lut_mask = "0033";
defparam \MCU80512:inst3|m3s018bo:U10|BE[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[1]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[1]~I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|BE[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|BE[0]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|BE[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|BE[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|BE[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|BE[0]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|BE[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELC~2_I (
	.dataa(RESET),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELC~2 ));
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .lut_mask = "0A00";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELC~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datab(\MCU80512:inst3|OA[2]~1923 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELC~2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELC ));
defparam \MCU80512:inst3|m3s018bo:U10|SELC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~I .lut_mask = "FF08";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[7]~1768 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1768_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|OC[7]~1768 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[7]~1769 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I .lut_mask = "CC0F";
defparam \MCU80512:inst3|m3s018bo:U10|OC[7]~1769_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|OC[7]~1769 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .lut_mask = "F055";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[7]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[6]~1770 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1770_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|OC[6]~1770 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[6]~1771 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I .lut_mask = "A0AF";
defparam \MCU80512:inst3|m3s018bo:U10|OC[6]~1771_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|OC[6]~1771 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[6]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[5]~1772 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1772_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OC[5]~1772 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[5]~1773 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I .lut_mask = "AF05";
defparam \MCU80512:inst3|m3s018bo:U10|OC[5]~1773_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OC[5]~1773 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .lut_mask = "AA0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[5]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~I .lut_mask = "0101";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[4]~1774 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1774_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|OC[4]~1774 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[4]~1775 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I .lut_mask = "C0CF";
defparam \MCU80512:inst3|m3s018bo:U10|OC[4]~1775_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OC[4]~1775 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .lut_mask = "A0F5";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[4]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~I .lut_mask = "0101";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[3]~1776 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1776_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OC[3]~1776 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[3]~1777 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I .lut_mask = "AF05";
defparam \MCU80512:inst3|m3s018bo:U10|OC[3]~1777_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OC[3]~1777 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .lut_mask = "AF05";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[3]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[2]~1778 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1778_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OC[2]~1778 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[2]~1779 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I .lut_mask = "F055";
defparam \MCU80512:inst3|m3s018bo:U10|OC[2]~1779_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OC[2]~1779 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .lut_mask = "88BB";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[2]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[1]~1780 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1780_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|OC[1]~1780 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[1]~1781 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I .lut_mask = "C0CF";
defparam \MCU80512:inst3|m3s018bo:U10|OC[1]~1781_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OC[1]~1781 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .lut_mask = "A0F5";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[1]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~I .lut_mask = "0005";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[0]~1782 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1782_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OC[0]~1782 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OC[0]~1783 ));
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I .lut_mask = "F303";
defparam \MCU80512:inst3|m3s018bo:U10|OC[0]~1783_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|OC[0]~1783 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .lut_mask = "CC55";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[0]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELC ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NRD~278_I (
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NRD~278 ));
defparam \MCU80512:inst3|m3s018bo:U10|NRD~278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~278_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NRD~279_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH_EN~150 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NRD~279 ));
defparam \MCU80512:inst3|m3s018bo:U10|NRD~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~279_I .lut_mask = "CCDC";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NRD~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|NRD~278 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[4]~176 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD~279 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|NRD ));
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .lut_mask = "F0DD";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .lut_mask = "CCF5";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[7]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NWR~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[3]~175 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NRD~278 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD~279 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|NWR ));
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .lut_mask = "AACF";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .lut_mask = "AAF3";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[6]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .lut_mask = "1010";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[5]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[5]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|DE[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[4]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[4]~I .lut_mask = "0033";
defparam \MCU80512:inst3|m3s018bo:U10|DE[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[3]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[3]~I .lut_mask = "0055";
defparam \MCU80512:inst3|m3s018bo:U10|DE[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2] ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[2]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[2]~I .lut_mask = "0033";
defparam \MCU80512:inst3|m3s018bo:U10|DE[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I (
	.clk(X1),
	.datac(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SETTXCLK ));
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXCLK~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|SETTXCLK ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXCLK ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXCLK ));
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .lut_mask = "CF8A";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXCLK ),
	.datac(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OD[1]~298 ));
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I .lut_mask = "0C5D";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~298_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~145 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .lut_mask = "CCCA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I (
	.clk(X1),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT~138 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .lut_mask = "FE04";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OD[1]~299 ));
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I .lut_mask = "F8FF";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~299_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|OD[1]~298 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|OD[1]~299 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OD[1]~300 ));
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I .lut_mask = "00EA";
defparam \MCU80512:inst3|m3s018bo:U10|OD[1]~300_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I (
	.clk(X2),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OD[1]~300 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .lut_mask = "C0F3";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[1]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|OD[1]~300 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|MODE0~0 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OD[0]~301 ));
defparam \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I .lut_mask = "0F0D";
defparam \MCU80512:inst3|m3s018bo:U10|OD[0]~301_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I (
	.clk(X2),
	.dataa(\MCU80512:inst3|m3s018bo:U10|OD[0]~301 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.aclr(__ALT_INV__RESET),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .lut_mask = "CC55";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[0]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|OD[0]~301 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OD[7]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OD[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|OD[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OD[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OD[7]~I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s018bo:U10|OD[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OD[6]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OD[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|OD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OD[6]~I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s018bo:U10|OD[6]~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I (
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ),
	.datac(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ),
	.combout(\JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13 ));
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I .lut_mask = "C33C";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13_I .output_mode = "comb_only";

cyclone_lcell \inst19~I (
	.clk(inst9),
	.datad(inst19),
	.aclr(gnd),
	.regout(inst19));
defparam \inst19~I .operation_mode = "normal";
defparam \inst19~I .synch_mode = "off";
defparam \inst19~I .register_cascade_mode = "off";
defparam \inst19~I .sum_lutc_input = "datac";
defparam \inst19~I .lut_mask = "00FF";
defparam \inst19~I .output_mode = "reg_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|inst15~I (
	.datac(inst19),
	.datad(\JM_S1:inst|FPGA_1:inst1|inst10 ),
	.combout(\JM_S1:inst|FPGA_1:inst1|inst15 ));
defparam \JM_S1:inst|FPGA_1:inst1|inst15~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|inst15~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst15~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|inst15~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|inst15~I .lut_mask = "00F0";
defparam \JM_S1:inst|FPGA_1:inst1|inst15~I .output_mode = "comb_only";

cyclone_lcell \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I (
	.dataa(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ),
	.datab(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ),
	.datad(\JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ),
	.combout(\JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1 ));
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I .operation_mode = "normal";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I .synch_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I .register_cascade_mode = "off";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I .sum_lutc_input = "datac";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I .lut_mask = "9966";
defparam \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[7]~80_I (
	.dataa(P0I[7]),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|FO[7]~80 ));
defparam \MCU80512:inst3|FO[7]~80_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[7]~80_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[7]~80_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[7]~80_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[7]~80_I .lut_mask = "AACC";
defparam \MCU80512:inst3|FO[7]~80_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[6]~81_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(P0I[6]),
	.combout(\MCU80512:inst3|FO[6]~81 ));
defparam \MCU80512:inst3|FO[6]~81_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[6]~81_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[6]~81_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[6]~81_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[6]~81_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|FO[6]~81_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[5]~82_I (
	.dataa(P0I[5]),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|FO[5]~82 ));
defparam \MCU80512:inst3|FO[5]~82_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[5]~82_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[5]~82_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[5]~82_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[5]~82_I .lut_mask = "AACC";
defparam \MCU80512:inst3|FO[5]~82_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[4]~83_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datac(P0I[4]),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.combout(\MCU80512:inst3|FO[4]~83 ));
defparam \MCU80512:inst3|FO[4]~83_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[4]~83_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[4]~83_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[4]~83_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[4]~83_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|FO[4]~83_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[3]~84_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|LDLM ),
	.datad(P0I[3]),
	.combout(\MCU80512:inst3|FO[3]~84 ));
defparam \MCU80512:inst3|FO[3]~84_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[3]~84_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[3]~84_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[3]~84_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[3]~84_I .lut_mask = "EE22";
defparam \MCU80512:inst3|FO[3]~84_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[2]~85_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|LDLM ),
	.datad(P0I[2]),
	.combout(\MCU80512:inst3|FO[2]~85 ));
defparam \MCU80512:inst3|FO[2]~85_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[2]~85_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[2]~85_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[2]~85_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[2]~85_I .lut_mask = "EE22";
defparam \MCU80512:inst3|FO[2]~85_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[1]~86_I (
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(P0I[1]),
	.combout(\MCU80512:inst3|FO[1]~86 ));
defparam \MCU80512:inst3|FO[1]~86_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[1]~86_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[1]~86_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[1]~86_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[1]~86_I .lut_mask = "FC30";
defparam \MCU80512:inst3|FO[1]~86_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[0]~87_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(P0I[0]),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|FO[0]~87 ));
defparam \MCU80512:inst3|FO[0]~87_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[0]~87_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[0]~87_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[0]~87_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[0]~87_I .lut_mask = "CCAA";
defparam \MCU80512:inst3|FO[0]~87_I .output_mode = "comb_only";

assign DOUT = ~ \JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74 ;

assign NMOE = \MCU80512:inst3|NMOE~63 ;

assign NMWE = \MCU80512:inst3|NMWE ;

assign DLM = \MCU80512:inst3|LDLM ;

assign ALE = \MCU80512:inst3|m3s018bo:U10|ALE ;

assign PSEN = \MCU80512:inst3|m3s018bo:U10|NPSEN~36 ;

assign ALEN = ~ RESET;

assign FWE = ~ \MCU80512:inst3|m3s008bo:U7|FWE ;

assign FOE = ~ \MCU80512:inst3|m3s008bo:U7|FOE ;

assign SFRWE = ~ \MCU80512:inst3|m3s008bo:U7|SFRWE ;

assign SFROE = ~ \MCU80512:inst3|m3s008bo:U7|SFROE ;

assign IDLE = \MCU80512:inst3|m3s020bo:U12|L_PCON[0] ;

assign XOFF = \MCU80512:inst3|m3s020bo:U12|L_PCON[1] ;

assign P0E[7] = \MCU80512:inst3|m3s018bo:U10|AE[7]~200 ;

assign P0E[6] = \MCU80512:inst3|m3s018bo:U10|AE[6]~201 ;

assign P0E[5] = \MCU80512:inst3|m3s018bo:U10|AE[5]~202 ;

assign P0E[4] = \MCU80512:inst3|m3s018bo:U10|AE[4]~203 ;

assign P0E[3] = \MCU80512:inst3|m3s018bo:U10|AE[3]~204 ;

assign P0E[2] = \MCU80512:inst3|m3s018bo:U10|AE[2]~205 ;

assign P0E[1] = \MCU80512:inst3|m3s018bo:U10|AE[1]~206 ;

assign P0E[0] = \MCU80512:inst3|m3s018bo:U10|AE[0]~207 ;

assign P0O[7] = \MCU80512:inst3|OA[7]~1928 ;

assign P0O[6] = \MCU80512:inst3|OA[6]~1932 ;

assign P0O[5] = \MCU80512:inst3|OA[5]~1936 ;

assign P0O[4] = \MCU80512:inst3|OA[4]~1940 ;

assign P0O[3] = \MCU80512:inst3|OA[3]~1944 ;

assign P0O[2] = \MCU80512:inst3|OA[2]~1948 ;

assign P0O[1] = \MCU80512:inst3|OA[1]~1952 ;

assign P0O[0] = \MCU80512:inst3|OA[0]~1956 ;

assign P1E[7] = \MCU80512:inst3|m3s018bo:U10|BE[7] ;

assign P1E[6] = \MCU80512:inst3|m3s018bo:U10|BE[6] ;

assign P1E[5] = \MCU80512:inst3|m3s018bo:U10|BE[5] ;

assign P1E[4] = \MCU80512:inst3|m3s018bo:U10|BE[4] ;

assign P1E[3] = \MCU80512:inst3|m3s018bo:U10|BE[3] ;

assign P1E[2] = \MCU80512:inst3|m3s018bo:U10|BE[2] ;

assign P1E[1] = \MCU80512:inst3|m3s018bo:U10|BE[1] ;

assign P1E[0] = \MCU80512:inst3|m3s018bo:U10|BE[0] ;

assign P1O[7] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ;

assign P1O[6] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ;

assign P1O[5] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ;

assign P1O[4] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ;

assign P1O[3] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ;

assign P1O[2] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ;

assign P1O[1] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ;

assign P1O[0] = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ;

assign P2E[7] = \MCU80512:inst3|m3s018bo:U10|CE[7] ;

assign P2E[6] = \MCU80512:inst3|m3s018bo:U10|CE[6] ;

assign P2E[5] = \MCU80512:inst3|m3s018bo:U10|CE[5] ;

assign P2E[4] = \MCU80512:inst3|m3s018bo:U10|CE[4] ;

assign P2E[3] = \MCU80512:inst3|m3s018bo:U10|CE[3] ;

assign P2E[2] = \MCU80512:inst3|m3s018bo:U10|CE[2] ;

assign P2E[1] = \MCU80512:inst3|m3s018bo:U10|CE[1] ;

assign P2E[0] = \MCU80512:inst3|m3s018bo:U10|CE[0] ;

assign P2O[7] = \MCU80512:inst3|m3s018bo:U10|OC[7]~1769 ;

assign P2O[6] = \MCU80512:inst3|m3s018bo:U10|OC[6]~1771 ;

assign P2O[5] = \MCU80512:inst3|m3s018bo:U10|OC[5]~1773 ;

assign P2O[4] = \MCU80512:inst3|m3s018bo:U10|OC[4]~1775 ;

assign P2O[3] = \MCU80512:inst3|m3s018bo:U10|OC[3]~1777 ;

assign P2O[2] = \MCU80512:inst3|m3s018bo:U10|OC[2]~1779 ;

assign P2O[1] = \MCU80512:inst3|m3s018bo:U10|OC[1]~1781 ;

assign P2O[0] = \MCU80512:inst3|m3s018bo:U10|OC[0]~1783 ;

assign P3E[7] = \MCU80512:inst3|m3s018bo:U10|DE[7] ;

assign P3E[6] = \MCU80512:inst3|m3s018bo:U10|DE[6] ;

assign P3E[5] = \MCU80512:inst3|m3s018bo:U10|DE[5] ;

assign P3E[4] = \MCU80512:inst3|m3s018bo:U10|DE[4] ;

assign P3E[3] = \MCU80512:inst3|m3s018bo:U10|DE[3] ;

assign P3E[2] = \MCU80512:inst3|m3s018bo:U10|DE[2] ;

assign P3E[1] = \MCU80512:inst3|m3s018bo:U10|DE[1] ;

assign P3E[0] = \MCU80512:inst3|m3s018bo:U10|DE[0] ;

assign P3O[7] = \MCU80512:inst3|m3s018bo:U10|OD[7] ;

assign P3O[6] = \MCU80512:inst3|m3s018bo:U10|OD[6] ;

assign P3O[5] = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ;

assign P3O[4] = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ;

assign P3O[3] = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ;

assign P3O[2] = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ;

assign P3O[1] = \MCU80512:inst3|m3s018bo:U10|OD[1]~300 ;

assign P3O[0] = \MCU80512:inst3|m3s018bo:U10|OD[0]~301 ;

assign POE[7] = gnd;

assign POE[6] = vcc;

assign POE[5] = gnd;

assign POE[4] = gnd;

assign POE[3] = \JM_S1:inst|FPGA_1:inst1|XOR3:inst33|1~13 ;

assign POE[2] = \JM_S1:inst|FPGA_1:inst1|inst15 ;

assign POE[1] = \JM_S1:inst|FPGA_1:inst1|XOR3:inst34|1 ;

assign POE[0] = \JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;

assign RAMadr[7] = \MCU80512:inst3|m3s008bo:U7|L_FA[7] ;

assign RAMadr[6] = \MCU80512:inst3|m3s008bo:U7|L_FA[6] ;

assign RAMadr[5] = \MCU80512:inst3|m3s008bo:U7|L_FA[5] ;

assign RAMadr[4] = \MCU80512:inst3|m3s008bo:U7|L_FA[4] ;

assign RAMadr[3] = \MCU80512:inst3|m3s008bo:U7|L_FA[3] ;

assign RAMadr[2] = \MCU80512:inst3|m3s008bo:U7|L_FA[2] ;

assign RAMadr[1] = \MCU80512:inst3|m3s008bo:U7|L_FA[1] ;

assign RAMadr[0] = \MCU80512:inst3|m3s008bo:U7|L_FA[0] ;

assign RAMdaI[7] = \MCU80512:inst3|FO[7]~80 ;

assign RAMdaI[6] = \MCU80512:inst3|FO[6]~81 ;

assign RAMdaI[5] = \MCU80512:inst3|FO[5]~82 ;

assign RAMdaI[4] = \MCU80512:inst3|FO[4]~83 ;

assign RAMdaI[3] = \MCU80512:inst3|FO[3]~84 ;

assign RAMdaI[2] = \MCU80512:inst3|FO[2]~85 ;

assign RAMdaI[1] = \MCU80512:inst3|FO[1]~86 ;

assign RAMdaI[0] = \MCU80512:inst3|FO[0]~87 ;

assign ROMadr[15] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ;

assign ROMadr[14] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ;

assign ROMadr[13] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ;

assign ROMadr[12] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ;

assign ROMadr[11] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ;

assign ROMadr[10] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ;

assign ROMadr[9] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ;

assign ROMadr[8] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ;

assign ROMadr[7] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ;

assign ROMadr[6] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ;

assign ROMadr[5] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ;

assign ROMadr[4] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ;

assign ROMadr[3] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ;

assign ROMadr[2] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ;

assign ROMadr[1] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ;

assign ROMadr[0] = \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ;

endmodule
