

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sun Mar 15 10:55:33 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        accel
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.67|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  68565231|  68565231|  68565232|  68565232|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                  |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF        |        20|        20|         5|          -|          -|     4|    no    |
        | + UNPACK_OFF     |         2|         2|         1|          -|          -|     2|    no    |
        |- FINISH_OFF      |         2|         2|         1|          -|          -|     2|    no    |
        |- LOAD_W_1        |      6100|      6100|       610|          -|          -|    10|    no    |
        | + LOAD_W_2       |       608|       608|        19|          -|          -|    32|    no    |
        |  ++ UNPACK_W     |        16|        16|         2|          -|          -|     8|    no    |
        |- LT              |  68559104|  68559104|   1071236|          -|          -|    64|    no    |
        | + LOAD_I_1       |     78080|     78080|       610|          -|          -|   128|    no    |
        |  ++ LOAD_I_2     |       608|       608|        19|          -|          -|    32|    no    |
        |   +++ UNPACK_IN  |        16|        16|         2|          -|          -|     8|    no    |
        | + L1             |    987136|    987136|      7712|          -|          -|   128|    no    |
        |  ++ L2           |      7710|      7710|       771|          -|          -|    10|    no    |
        |   +++ L3         |       768|       768|         3|          -|          -|   256|    no    |
        | + STORE_O_1      |      6016|      6016|        47|          -|          -|   128|    no    |
        |  ++ STORE_O_2    |        45|        45|         9|          -|          -|     5|    no    |
        |   +++ PACK_OUT   |         6|         6|         3|          -|          -|     2|    no    |
        +------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     815|   1754|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      36|     40|
|Memory           |       22|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    659|
|Register         |        -|      -|    1036|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       22|      1|    1951|   2458|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|   ~0  |       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+----+----+
    |           Instance           |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------+----------------------------+---------+-------+----+----+
    |mmult_hw_CONTROL_BUS_s_axi_U  |mmult_hw_CONTROL_BUS_s_axi  |        0|      0|  36|  40|
    +------------------------------+----------------------------+---------+-------+----+----+
    |Total                         |                            |        0|      0|  36|  40|
    +------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mmult_hw_mac_muladEe_U1  |mmult_hw_mac_muladEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |in_buf_V_U      |mmult_hw_in_buf_V     |       16|   0|   0|  32768|    8|     1|       262144|
    |offset_buf_V_U  |mmult_hw_offset_bbkb  |        0|  64|   5|     10|   32|     1|          320|
    |out_buf_V_U     |mmult_hw_out_buf_V    |        4|   0|   0|   1280|   32|     1|        40960|
    |weight_buf_V_U  |mmult_hw_weight_bcud  |        2|   0|   0|   2560|    8|     1|        20480|
    +----------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |Total           |                      |       22|  64|   5|  36618|   80|     4|       323904|
    +----------------+----------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+-----+------------+------------+
    |i_1_fu_792_p2                       |     +    |      0|    0|   13|           1|           4|
    |i_2_fu_748_p2                       |     +    |      0|    0|   13|           4|           2|
    |i_3_fu_804_p2                       |     +    |      0|    0|   13|           4|           1|
    |i_4_fu_939_p2                       |     +    |      0|    0|   15|           8|           1|
    |i_5_fu_1041_p2                      |     +    |      0|    0|   15|           8|           1|
    |i_6_fu_1196_p2                      |     +    |      0|    0|   15|           8|           1|
    |indvars_iv_next1_fu_840_p2          |     +    |      0|    0|   16|           9|           6|
    |indvars_iv_next_fu_1250_p2          |     +    |      0|    0|   23|          16|           3|
    |is_idx_4_fu_921_p2                  |     +    |      0|    0|   26|          19|          13|
    |is_idx_6_fu_927_p2                  |     +    |      0|    0|   26|          19|           6|
    |is_idx_7_fu_962_p2                  |     +    |      0|    0|   26|          19|           1|
    |j_1_fu_903_p2                       |     +    |      0|    0|   16|           9|           4|
    |j_2_fu_1025_p2                      |     +    |      0|    0|   16|           9|           4|
    |j_3_fu_1107_p2                      |     +    |      0|    0|   13|           4|           1|
    |j_4_fu_1300_p2                      |     +    |      0|    0|   13|           4|           2|
    |k_1_fu_1150_p2                      |     +    |      0|    0|   16|           9|           1|
    |os_idx_3_fu_1095_p2                 |     +    |      0|    0|   23|          16|          10|
    |t_1_fu_1238_p2                      |     +    |      0|    0|   21|          14|           8|
    |tmp_10_fu_810_p2                    |     +    |      0|    0|   16|           9|           6|
    |tmp_15_fu_834_p2                    |     +    |      0|    0|   16|           9|           1|
    |tmp_1_fu_737_p2                     |     +    |      0|    0|   13|           4|           4|
    |tmp_21_fu_888_p2                    |     +    |      0|    0|   16|           9|           9|
    |tmp_28_fu_1202_p2                   |     +    |      0|    0|   23|          16|           3|
    |tmp_34_fu_1010_p2                   |     +    |      0|    0|   16|           9|           9|
    |tmp_35_fu_898_p2                    |     +    |      0|    0|   20|          13|          13|
    |tmp_38_fu_1287_p2                   |     +    |      0|    0|   23|          16|           1|
    |tmp_40_fu_1272_p2                   |     +    |      0|    0|   13|           4|           4|
    |tmp_47_fu_1083_p2                   |     +    |      0|    0|   19|          12|          12|
    |tmp_50_fu_1232_p2                   |     +    |      0|    0|   19|          12|          12|
    |tmp_52_fu_1122_p2                   |     +    |      0|    0|   19|          12|          12|
    |tmp_54_fu_1020_p2                   |     +    |      0|    0|   24|          17|          17|
    |tmp_55_fu_1164_p2                   |     +    |      0|    0|   20|          13|          13|
    |tmp_56_fu_1174_p2                   |     +    |      0|    0|   24|          17|          17|
    |tmp_57_fu_1282_p2                   |     +    |      0|    0|   19|          12|          12|
    |tmp_fu_688_p2                       |     +    |      0|    0|   12|           3|           1|
    |w_1_fu_704_p2                       |     +    |      0|    0|   10|           2|           1|
    |w_2_fu_856_p2                       |     +    |      0|    0|   13|           4|           1|
    |w_3_fu_978_p2                       |     +    |      0|    0|   13|           4|           1|
    |w_4_fu_1266_p2                      |     +    |      0|    0|   10|           2|           1|
    |ap_block_state26_io                 |    and   |      0|    0|    2|           1|           1|
    |in_stream_data_V_0_load_A           |    and   |      0|    0|    2|           1|           1|
    |in_stream_data_V_0_load_B           |    and   |      0|    0|    2|           1|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|    0|    2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|    0|    2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|    0|    2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|    0|    2|           1|           1|
    |exitcond10_fu_1144_p2               |   icmp   |      0|    0|    5|           9|          10|
    |exitcond1_fu_682_p2                 |   icmp   |      0|    0|    2|           3|           4|
    |exitcond2_fu_754_p2                 |   icmp   |      0|    0|    2|           4|           4|
    |exitcond3_fu_798_p2                 |   icmp   |      0|    0|    2|           4|           4|
    |exitcond4_fu_828_p2                 |   icmp   |      0|    0|    5|           9|           9|
    |exitcond5_fu_933_p2                 |   icmp   |      0|    0|    5|           8|           9|
    |exitcond6_fu_1035_p2                |   icmp   |      0|    0|    5|           8|           9|
    |exitcond7_fu_957_p2                 |   icmp   |      0|    0|   13|          19|          19|
    |exitcond8_fu_1190_p2                |   icmp   |      0|    0|    5|           8|           9|
    |exitcond9_fu_1101_p2                |   icmp   |      0|    0|    2|           4|           4|
    |exitcond_fu_1244_p2                 |   icmp   |      0|    0|    8|          16|          16|
    |in_stream_data_V_0_state_cmp_full   |   icmp   |      0|    0|    1|           2|           1|
    |last_assign_fu_1293_p2              |   icmp   |      0|    0|    8|          16|          16|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|    0|    1|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|    0|    1|           2|           1|
    |tmp_16_fu_850_p2                    |   icmp   |      0|    0|    2|           4|           5|
    |tmp_27_fu_972_p2                    |   icmp   |      0|    0|    2|           4|           5|
    |tmp_2_fu_698_p2                     |   icmp   |      0|    0|    1|           2|           3|
    |tmp_37_fu_1260_p2                   |   icmp   |      0|    0|    1|           2|           3|
    |tmp_20_fu_878_p2                    |   lshr   |      0|  163|  182|          64|          64|
    |tmp_33_fu_1000_p2                   |   lshr   |      0|  163|  182|          64|          64|
    |tmp_6_fu_781_p2                     |   lshr   |      0|  163|  182|          64|          64|
    |tmp_9_fu_726_p2                     |   lshr   |      0|  163|  182|          64|          64|
    |ap_block_state12                    |    or    |      0|    0|    2|           1|           1|
    |packet_4_fu_1336_p2                 |    or    |      0|    0|   64|          64|          64|
    |tmp_23_fu_1089_p2                   |    or    |      0|    0|   16|          16|           3|
    |tmp_45_fu_1330_p2                   |    shl   |      0|  163|  182|          64|          64|
    +------------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                               |          |      0|  815| 1754|         913|         746|
    +------------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  137|         30|    1|         30|
    |i1_reg_378                    |    9|          2|    4|          8|
    |i3_reg_413                    |    9|          2|    4|          8|
    |i4_reg_504                    |    9|          2|    8|         16|
    |i5_reg_548                    |    9|          2|    8|         16|
    |i6_reg_614                    |    9|          2|    8|         16|
    |i_reg_355                     |    9|          2|    4|          8|
    |in_buf_V_address0             |   15|          3|   15|         45|
    |in_stream_TDATA_blk_n         |    9|          2|    1|          2|
    |in_stream_data_V_0_data_out   |    9|          2|   64|        128|
    |in_stream_data_V_0_state      |   15|          3|    2|          6|
    |in_stream_dest_V_0_state      |   15|          3|    2|          6|
    |indvars_iv1_reg_389           |    9|          2|    9|         18|
    |indvars_iv210_in_reg_493      |    9|          2|   19|         38|
    |indvars_iv_reg_593            |    9|          2|   16|         32|
    |is_idx_1_reg_401              |    9|          2|    9|         18|
    |is_idx_2_reg_424              |    9|          2|    9|         18|
    |is_idx_3_reg_457              |    9|          2|   19|         38|
    |is_idx_5_reg_515              |    9|          2|   19|         38|
    |is_idx_reg_344                |    9|          2|    3|          6|
    |j2_reg_525                    |    9|          2|    9|         18|
    |j3_reg_559                    |    9|          2|    4|          8|
    |j4_reg_636                    |    9|          2|    4|          8|
    |j_reg_434                     |    9|          2|    9|         18|
    |k_reg_582                     |    9|          2|    9|         18|
    |offset_buf_V_address0         |   21|          4|    4|         16|
    |offset_buf_V_d0               |   15|          3|   32|         96|
    |os_idx_1_reg_603              |    9|          2|   16|         32|
    |os_idx_2_reg_625              |    9|          2|   16|         32|
    |os_idx_reg_469                |    9|          2|   16|         32|
    |out_buf_V_address0            |   15|          3|   11|         33|
    |out_stream_TDATA_blk_n        |    9|          2|    1|          2|
    |out_stream_data_V_1_data_out  |    9|          2|   64|        128|
    |out_stream_data_V_1_state     |   15|          3|    2|          6|
    |out_stream_dest_V_1_state     |   15|          3|    2|          6|
    |out_stream_id_V_1_state       |   15|          3|    2|          6|
    |out_stream_keep_V_1_state     |   15|          3|    2|          6|
    |out_stream_last_V_1_data_out  |    9|          2|    1|          2|
    |out_stream_last_V_1_state     |   15|          3|    2|          6|
    |out_stream_strb_V_1_state     |   15|          3|    2|          6|
    |out_stream_user_V_1_state     |   15|          3|    2|          6|
    |p_s_reg_571                   |    9|          2|   32|         64|
    |t_reg_481                     |    9|          2|   14|         28|
    |val_assign_reg_648            |    9|          2|   64|        128|
    |w2_reg_446                    |    9|          2|    4|          8|
    |w3_reg_537                    |    9|          2|    4|          8|
    |w4_reg_662                    |    9|          2|    2|          4|
    |w_reg_367                     |    9|          2|    2|          4|
    |weight_buf_V_address0         |   15|          3|   12|         36|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  659|        141|  568|       1260|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  29|   0|   29|          0|
    |bits_2_reg_1418                |   8|   0|    8|          0|
    |bits_3_reg_1476                |   8|   0|    8|          0|
    |i1_reg_378                     |   4|   0|    4|          0|
    |i3_reg_413                     |   4|   0|    4|          0|
    |i4_reg_504                     |   8|   0|    8|          0|
    |i5_reg_548                     |   8|   0|    8|          0|
    |i6_reg_614                     |   8|   0|    8|          0|
    |i_3_reg_1382                   |   4|   0|    4|          0|
    |i_4_reg_1450                   |   8|   0|    8|          0|
    |i_5_reg_1494                   |   8|   0|    8|          0|
    |i_6_reg_1583                   |   8|   0|    8|          0|
    |i_reg_355                      |   4|   0|    4|          0|
    |in_buf_V_load_reg_1565         |   8|   0|    8|          0|
    |in_stream_data_V_0_payload_A   |  64|   0|   64|          0|
    |in_stream_data_V_0_payload_B   |  64|   0|   64|          0|
    |in_stream_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_stream_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_stream_data_V_0_state       |   2|   0|    2|          0|
    |in_stream_dest_V_0_state       |   2|   0|    2|          0|
    |indvars_iv1_reg_389            |   9|   0|    9|          0|
    |indvars_iv210_in_reg_493       |  19|   0|   19|          0|
    |indvars_iv_reg_593             |  16|   0|   16|          0|
    |is_idx_1_reg_401               |   9|   0|    9|          0|
    |is_idx_2_reg_424               |   9|   0|    9|          0|
    |is_idx_3_reg_457               |  19|   0|   19|          0|
    |is_idx_4_reg_1436              |  19|   0|   19|          0|
    |is_idx_5_reg_515               |  19|   0|   19|          0|
    |is_idx_6_reg_1441              |  19|   0|   19|          0|
    |is_idx_7_reg_1463              |  19|   0|   19|          0|
    |is_idx_reg_344                 |   3|   0|    3|          0|
    |j2_reg_525                     |   9|   0|    9|          0|
    |j3_reg_559                     |   4|   0|    4|          0|
    |j4_reg_636                     |   4|   0|    4|          0|
    |j_3_reg_1522                   |   4|   0|    4|          0|
    |j_4_reg_1634                   |   4|   0|    4|          0|
    |j_reg_434                      |   9|   0|    9|          0|
    |k_1_reg_1550                   |   9|   0|    9|          0|
    |k_reg_582                      |   9|   0|    9|          0|
    |os_idx_1_reg_603               |  16|   0|   16|          0|
    |os_idx_2_reg_625               |  16|   0|   16|          0|
    |os_idx_3_reg_1514              |  16|   0|   16|          0|
    |os_idx_reg_469                 |  16|   0|   16|          0|
    |out_buf_V_addr_reg_1527        |  11|   0|   11|          0|
    |out_stream_data_V_1_payload_A  |  64|   0|   64|          0|
    |out_stream_data_V_1_payload_B  |  64|   0|   64|          0|
    |out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_user_V_1_state      |   2|   0|    2|          0|
    |p_s_reg_571                    |  32|   0|   32|          0|
    |reg_678                        |  64|   0|   64|          0|
    |t_reg_481                      |  14|   0|   14|          0|
    |tmp_10_reg_1387                |   9|   0|    9|          0|
    |tmp_15_reg_1400                |   9|   0|    9|          0|
    |tmp_28_reg_1588                |  16|   0|   16|          0|
    |tmp_29_cast_reg_1392           |   4|   0|   13|          9|
    |tmp_35_reg_1423                |  13|   0|   13|          0|
    |tmp_38_reg_1624                |  16|   0|   16|          0|
    |tmp_47_cast_reg_1455           |   8|   0|   17|          9|
    |tmp_47_reg_1504                |  11|   0|   12|          1|
    |tmp_50_reg_1593                |  11|   0|   12|          1|
    |tmp_51_cast_reg_1499           |   8|   0|   17|          9|
    |tmp_54_reg_1481                |  17|   0|   17|          0|
    |tmp_57_reg_1619                |  12|   0|   12|          0|
    |tmp_59_cast_reg_1537           |   4|   0|   13|          9|
    |tmp_reg_1353                   |   3|   0|    3|          0|
    |val_assign_reg_648             |  64|   0|   64|          0|
    |w2_reg_446                     |   4|   0|    4|          0|
    |w3_reg_537                     |   4|   0|    4|          0|
    |w4_reg_662                     |   2|   0|    2|          0|
    |w_2_reg_1413                   |   4|   0|    4|          0|
    |w_3_reg_1471                   |   4|   0|    4|          0|
    |w_4_reg_1614                   |   2|   0|    2|          0|
    |w_reg_367                      |   2|   0|    2|          0|
    |weight_buf_V_load_reg_1570     |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1036|   0| 1074|         38|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      mmult_hw     | return value |
|in_stream_TDATA            |  in |   64|    axis    |  in_stream_data_V |    pointer   |
|in_stream_TVALID           |  in |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TREADY           | out |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TDEST            |  in |    5|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TKEEP            |  in |    8|    axis    |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB            |  in |    8|    axis    |  in_stream_strb_V |    pointer   |
|in_stream_TUSER            |  in |    4|    axis    |  in_stream_user_V |    pointer   |
|in_stream_TLAST            |  in |    1|    axis    |  in_stream_last_V |    pointer   |
|in_stream_TID              |  in |    5|    axis    |   in_stream_id_V  |    pointer   |
|out_stream_TDATA           | out |   64|    axis    | out_stream_data_V |    pointer   |
|out_stream_TVALID          | out |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TREADY          |  in |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TDEST           | out |    5|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TKEEP           | out |    8|    axis    | out_stream_keep_V |    pointer   |
|out_stream_TSTRB           | out |    8|    axis    | out_stream_strb_V |    pointer   |
|out_stream_TUSER           | out |    4|    axis    | out_stream_user_V |    pointer   |
|out_stream_TLAST           | out |    1|    axis    | out_stream_last_V |    pointer   |
|out_stream_TID             | out |    5|    axis    |  out_stream_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

