`timescale 1ns / 1ps
 
module lab_project_TB;
 
	// ------------------ Instantiate module ------------------
	// We are instantiating the module gated_RS, naming it instantiate_gated_RS.
	reg [2:0] data;
	reg [5:0] function_code;
	reg  clk;
	
	mydatapath dp (clk,data,function_code);
	

	initial begin 
		count = 4'b0000;
		clk = 1'b0;
	end
	
	always begin
		#50
		count=count+4'b0001;
	end
	
	always begin
		#25
		clk = 1'b0;
		#25
		clk = 1'b1;
	end	

	
	always @(count) begin
		case (count)
		//load
		4'b0000 : begin data = 3'b000; function_code = 6'b000000 end
		4'b0001 : begin data = 3'b001; function_code = 6'b000100 end
		4'b0010 : begin data = 3'b010; function_code = 6'b001000 end
		4'b0011 : begin data = 3'b100; function_code = 6'b000000 end
		//move
		4'b0100 : begin data = 3'b000; function_code = 6'b010001 end
		4'b0101 : begin data = 3'b000; function_code = 6'b010110 end
		4'b0110 : begin data = 3'b000; function_code = 6'b011000 end
		//add
		4'b0111 : begin data = 3'b000; function_code = 6'b100001 end
		4'b1000 : begin data = 3'b000; function_code = 6'b100110 end
		4'b1001 : begin data = 3'b000; function_code = 6'b101000 end
		4'b1010 : begin data = 3'b000; function_code = 6'b100010 end
		//xor
		4'b1011 : begin data = 3'b000; function_code = 6'b110001 end
		4'b1100 : begin data = 3'b000; function_code = 6'b110110 end
		4'b1101 : begin data = 3'b000; function_code = 6'b110100 end
		4'b1110 : begin data = 3'b000; function_code = 6'b110010 end
		//
		4'b1111 : begin data = 3'b000; function_code = 6'b000000 end
		
		default : begin data = 3'b000; function_code = 6'b000000 end
	endcase
	end

 
endmodule