#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001253f29d630 .scope module, "fib_tb" "fib_tb" 2 3;
 .timescale -9 -12;
v000001253f306010_0 .var "clk", 0 0;
v000001253f3059d0_0 .var/i "cycle", 31 0;
v000001253f305250_0 .var "reset", 0 0;
S_000001253f27ac00 .scope module, "CPU" "single_cycle" 2 9, 3 1 0, S_000001253f29d630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001253f29c6d0 .functor AND 1, L_000001253f3056b0, L_000001253f305930, C4<1>, C4<1>;
L_000001253f29cba0 .functor NOT 1, L_000001253f29c6d0, C4<0>, C4<0>, C4<0>;
L_000001253f29c430 .functor AND 1, v000001253f2a1a40_0, L_000001253f29cba0, C4<1>, C4<1>;
L_000001253f29d150 .functor NOT 1, L_000001253f307a80, C4<0>, C4<0>, C4<0>;
L_000001253f29c270 .functor AND 1, v000001253f2a1540_0, L_000001253f308d40, C4<1>, C4<1>;
L_000001253f3d00d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001253f301c30_0 .net/2u *"_ivl_16", 5 0, L_000001253f3d00d0;  1 drivers
v000001253f301230_0 .net *"_ivl_18", 0 0, L_000001253f3056b0;  1 drivers
L_000001253f3d0118 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001253f3021d0_0 .net/2u *"_ivl_20", 5 0, L_000001253f3d0118;  1 drivers
v000001253f302810_0 .net *"_ivl_22", 0 0, L_000001253f305930;  1 drivers
L_000001253f3d0160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001253f302270_0 .net/2u *"_ivl_28", 4 0, L_000001253f3d0160;  1 drivers
v000001253f3029f0_0 .net *"_ivl_32", 0 0, L_000001253f29cba0;  1 drivers
L_000001253f3d0310 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001253f3023b0_0 .net/2u *"_ivl_40", 31 0, L_000001253f3d0310;  1 drivers
v000001253f302b30_0 .net *"_ivl_46", 31 0, L_000001253f307ee0;  1 drivers
v000001253f302a90_0 .net *"_ivl_48", 29 0, L_000001253f307d00;  1 drivers
L_000001253f3d0358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001253f302e50_0 .net *"_ivl_50", 1 0, L_000001253f3d0358;  1 drivers
v000001253f302ef0_0 .net *"_ivl_54", 0 0, L_000001253f29d150;  1 drivers
v000001253f301a50_0 .net *"_ivl_56", 0 0, L_000001253f308d40;  1 drivers
v000001253f302f90_0 .net *"_ivl_63", 3 0, L_000001253f3082a0;  1 drivers
L_000001253f3d03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001253f301d70_0 .net/2u *"_ivl_64", 1 0, L_000001253f3d03a0;  1 drivers
v000001253f301190_0 .net "alu_ctl", 3 0, v000001253f2a1860_0;  1 drivers
v000001253f3012d0_0 .net "alu_in2", 31 0, L_000001253f308ac0;  1 drivers
v000001253f301e10_0 .net "alu_op", 1 0, v000001253f2a0dc0_0;  1 drivers
v000001253f301370_0 .net "alu_or_mem", 31 0, L_000001253f308200;  1 drivers
v000001253f301690_0 .net "alu_result", 31 0, v000001253f2a2bc0_0;  1 drivers
v000001253f301410_0 .net "alu_src", 0 0, v000001253f2a1180_0;  1 drivers
v000001253f301730_0 .net "branch", 0 0, v000001253f2a1540_0;  1 drivers
v000001253f301870_0 .net "branch_ne", 0 0, v000001253f2a1680_0;  1 drivers
v000001253f302130_0 .net "branch_target", 31 0, L_000001253f308700;  1 drivers
v000001253f301af0_0 .net "clk", 0 0, v000001253f306010_0;  1 drivers
v000001253f301910_0 .net "funct", 5 0, L_000001253f305a70;  1 drivers
v000001253f305cf0_0 .net "imm", 15 0, L_000001253f306e70;  1 drivers
v000001253f306150_0 .net "imm_ext", 31 0, L_000001253f308980;  1 drivers
v000001253f3060b0_0 .net "instr", 31 0, L_000001253f29c3c0;  1 drivers
v000001253f306330_0 .net "jaddr", 25 0, L_000001253f305390;  1 drivers
v000001253f3068d0_0 .net "jal", 0 0, v000001253f2a2260_0;  1 drivers
v000001253f306790_0 .net "jr", 0 0, L_000001253f29c6d0;  1 drivers
v000001253f3057f0_0 .net "jump", 0 0, v000001253f2a1900_0;  1 drivers
v000001253f305d90_0 .net "mem_read", 0 0, v000001253f2a14a0_0;  1 drivers
v000001253f305c50_0 .net "mem_to_reg", 0 0, v000001253f2a1360_0;  1 drivers
v000001253f305ed0_0 .net "mem_write", 0 0, v000001253f2a1fe0_0;  1 drivers
v000001253f3054d0_0 .net "next_pc", 31 0, L_000001253f3087a0;  1 drivers
v000001253f3066f0_0 .net "opcode", 5 0, L_000001253f306c90;  1 drivers
v000001253f306970_0 .net "pc", 31 0, v000001253f302bd0_0;  1 drivers
v000001253f305570_0 .net "pc_after_branch", 31 0, L_000001253f307f80;  1 drivers
v000001253f306a10_0 .net "pc_after_jump", 31 0, L_000001253f308340;  1 drivers
v000001253f305e30_0 .net "pc_jump", 31 0, L_000001253f308520;  1 drivers
v000001253f305b10_0 .net "pc_plus_4", 31 0, L_000001253f307940;  1 drivers
v000001253f306ab0_0 .net "rd", 4 0, L_000001253f3052f0;  1 drivers
v000001253f3065b0_0 .net "read_data", 31 0, L_000001253f3078a0;  1 drivers
v000001253f306b50_0 .net "reg_data1", 31 0, L_000001253f29c740;  1 drivers
v000001253f305890_0 .net "reg_data2", 31 0, L_000001253f29c4a0;  1 drivers
v000001253f3061f0_0 .net "reg_dst", 0 0, v000001253f2a1040_0;  1 drivers
v000001253f306290_0 .net "reg_write", 0 0, v000001253f2a1a40_0;  1 drivers
v000001253f306650_0 .net "reg_write_final", 0 0, L_000001253f29c430;  1 drivers
v000001253f305430_0 .net "reset", 0 0, v000001253f305250_0;  1 drivers
v000001253f305110_0 .net "rs", 4 0, L_000001253f306f10;  1 drivers
v000001253f306830_0 .net "rt", 4 0, L_000001253f306d30;  1 drivers
v000001253f306510_0 .net "shamt", 4 0, L_000001253f306dd0;  1 drivers
v000001253f305750_0 .net "take_branch", 0 0, L_000001253f29c270;  1 drivers
v000001253f3063d0_0 .net "write_data", 31 0, L_000001253f3079e0;  1 drivers
v000001253f306470_0 .net "write_reg", 4 0, L_000001253f308ca0;  1 drivers
v000001253f305f70_0 .net "write_reg_pre", 4 0, L_000001253f305bb0;  1 drivers
v000001253f3051b0_0 .net "zero", 0 0, L_000001253f307a80;  1 drivers
L_000001253f306c90 .part L_000001253f29c3c0, 26, 6;
L_000001253f306f10 .part L_000001253f29c3c0, 21, 5;
L_000001253f306d30 .part L_000001253f29c3c0, 16, 5;
L_000001253f3052f0 .part L_000001253f29c3c0, 11, 5;
L_000001253f306dd0 .part L_000001253f29c3c0, 6, 5;
L_000001253f305a70 .part L_000001253f29c3c0, 0, 6;
L_000001253f306e70 .part L_000001253f29c3c0, 0, 16;
L_000001253f305390 .part L_000001253f29c3c0, 0, 26;
L_000001253f3056b0 .cmp/eq 6, L_000001253f306c90, L_000001253f3d00d0;
L_000001253f305930 .cmp/eq 6, L_000001253f305a70, L_000001253f3d0118;
L_000001253f305bb0 .functor MUXZ 5, L_000001253f306d30, L_000001253f3052f0, v000001253f2a1040_0, C4<>;
L_000001253f308ca0 .functor MUXZ 5, L_000001253f305bb0, L_000001253f3d0160, v000001253f2a2260_0, C4<>;
L_000001253f308ac0 .functor MUXZ 32, L_000001253f29c4a0, L_000001253f308980, v000001253f2a1180_0, C4<>;
L_000001253f308200 .functor MUXZ 32, v000001253f2a2bc0_0, L_000001253f3078a0, v000001253f2a1360_0, C4<>;
L_000001253f307940 .arith/sum 32, v000001253f302bd0_0, L_000001253f3d0310;
L_000001253f3079e0 .functor MUXZ 32, L_000001253f308200, L_000001253f307940, v000001253f2a2260_0, C4<>;
L_000001253f307d00 .part L_000001253f308980, 0, 30;
L_000001253f307ee0 .concat [ 2 30 0 0], L_000001253f3d0358, L_000001253f307d00;
L_000001253f308700 .arith/sum 32, L_000001253f307940, L_000001253f307ee0;
L_000001253f308d40 .functor MUXZ 1, L_000001253f307a80, L_000001253f29d150, v000001253f2a1680_0, C4<>;
L_000001253f307f80 .functor MUXZ 32, L_000001253f307940, L_000001253f308700, L_000001253f29c270, C4<>;
L_000001253f3082a0 .part L_000001253f307940, 28, 4;
L_000001253f308520 .concat [ 2 26 4 0], L_000001253f3d03a0, L_000001253f305390, L_000001253f3082a0;
L_000001253f308340 .functor MUXZ 32, L_000001253f307f80, L_000001253f308520, v000001253f2a1900_0, C4<>;
L_000001253f3087a0 .functor MUXZ 32, L_000001253f308340, L_000001253f29c740, L_000001253f29c6d0, C4<>;
S_000001253f27ad90 .scope module, "ALU" "alu" 3 108, 4 1 0, S_000001253f27ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
L_000001253f3d0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001253f2a1e00_0 .net/2u *"_ivl_0", 31 0, L_000001253f3d0238;  1 drivers
v000001253f2a2300_0 .net "a", 31 0, L_000001253f29c740;  alias, 1 drivers
v000001253f2a1b80_0 .net "alu_control", 3 0, v000001253f2a1860_0;  alias, 1 drivers
v000001253f2a1f40_0 .net "b", 31 0, L_000001253f308ac0;  alias, 1 drivers
v000001253f2a2bc0_0 .var "result", 31 0;
v000001253f2a23a0_0 .net "shamt", 4 0, L_000001253f306dd0;  alias, 1 drivers
v000001253f2a17c0_0 .net "zero", 0 0, L_000001253f307a80;  alias, 1 drivers
E_000001253f290e60 .event anyedge, v000001253f2a1b80_0, v000001253f2a2300_0, v000001253f2a1f40_0, v000001253f2a23a0_0;
L_000001253f307a80 .cmp/eq 32, v000001253f2a2bc0_0, L_000001253f3d0238;
S_000001253f279ab0 .scope module, "ALUCTL" "alu_control" 3 99, 5 1 0, S_000001253f27ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctl";
v000001253f2a1860_0 .var "alu_ctl", 3 0;
v000001253f2a2620_0 .net "alu_op", 1 0, v000001253f2a0dc0_0;  alias, 1 drivers
v000001253f2a26c0_0 .net "funct", 5 0, L_000001253f305a70;  alias, 1 drivers
E_000001253f290920 .event anyedge, v000001253f2a2620_0, v000001253f2a26c0_0;
S_000001253f279c40 .scope module, "CU" "control" 3 39, 6 1 0, S_000001253f27ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "branch_ne";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 2 "alu_op";
v000001253f2a0dc0_0 .var "alu_op", 1 0;
v000001253f2a1180_0 .var "alu_src", 0 0;
v000001253f2a1540_0 .var "branch", 0 0;
v000001253f2a1680_0 .var "branch_ne", 0 0;
v000001253f2a2260_0 .var "jal", 0 0;
v000001253f2a1900_0 .var "jump", 0 0;
v000001253f2a14a0_0 .var "mem_read", 0 0;
v000001253f2a1360_0 .var "mem_to_reg", 0 0;
v000001253f2a1fe0_0 .var "mem_write", 0 0;
v000001253f2a24e0_0 .net "opcode", 5 0, L_000001253f306c90;  alias, 1 drivers
v000001253f2a1040_0 .var "reg_dst", 0 0;
v000001253f2a1a40_0 .var "reg_write", 0 0;
E_000001253f290560 .event anyedge, v000001253f2a24e0_0;
S_000001253f275ba0 .scope module, "DM" "data_memory" 3 122, 7 1 0, S_000001253f27ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v000001253f2a2580_0 .net *"_ivl_2", 31 0, L_000001253f308480;  1 drivers
v000001253f2a2080_0 .net *"_ivl_4", 9 0, L_000001253f308c00;  1 drivers
L_000001253f3d0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001253f2a2120_0 .net *"_ivl_7", 1 0, L_000001253f3d0280;  1 drivers
L_000001253f3d02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001253f2a1400_0 .net/2u *"_ivl_8", 31 0, L_000001253f3d02c8;  1 drivers
v000001253f2a19a0_0 .net "addr", 31 0, v000001253f2a2bc0_0;  alias, 1 drivers
v000001253f2a12c0_0 .net "clk", 0 0, v000001253f306010_0;  alias, 1 drivers
v000001253f2a2940_0 .var/i "i", 31 0;
v000001253f2a1220 .array "mem", 255 0, 31 0;
v000001253f2a15e0_0 .net "mem_read", 0 0, v000001253f2a14a0_0;  alias, 1 drivers
v000001253f2a10e0_0 .net "mem_write", 0 0, v000001253f2a1fe0_0;  alias, 1 drivers
v000001253f2a2760_0 .net "read_data", 31 0, L_000001253f3078a0;  alias, 1 drivers
v000001253f2a2800_0 .net "word_index", 7 0, L_000001253f308160;  1 drivers
v000001253f2a28a0_0 .net "write_data", 31 0, L_000001253f29c4a0;  alias, 1 drivers
E_000001253f290420 .event posedge, v000001253f2a12c0_0;
L_000001253f308160 .part v000001253f2a2bc0_0, 2, 8;
L_000001253f308480 .array/port v000001253f2a1220, L_000001253f308c00;
L_000001253f308c00 .concat [ 8 2 0 0], L_000001253f308160, L_000001253f3d0280;
L_000001253f3078a0 .functor MUXZ 32, L_000001253f3d02c8, L_000001253f308480, v000001253f2a14a0_0, C4<>;
S_000001253f275d30 .scope module, "IM" "instruction_memory" 3 17, 8 1 0, S_000001253f27ac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000001253f29c3c0 .functor BUFZ 32, L_000001253f306bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001253f2a0e60_0 .net *"_ivl_0", 31 0, L_000001253f306bf0;  1 drivers
v000001253f2a2a80_0 .net *"_ivl_3", 7 0, L_000001253f306fb0;  1 drivers
v000001253f2a2c60_0 .net *"_ivl_4", 9 0, L_000001253f305610;  1 drivers
L_000001253f3d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001253f2a0f00_0 .net *"_ivl_7", 1 0, L_000001253f3d0088;  1 drivers
v000001253f2a0fa0_0 .net "addr", 31 0, v000001253f302bd0_0;  alias, 1 drivers
v000001253f296340_0 .net "instr", 31 0, L_000001253f29c3c0;  alias, 1 drivers
v000001253f301550 .array "mem", 255 0, 31 0;
L_000001253f306bf0 .array/port v000001253f301550, L_000001253f305610;
L_000001253f306fb0 .part v000001253f302bd0_0, 2, 8;
L_000001253f305610 .concat [ 8 2 0 0], L_000001253f306fb0, L_000001253f3d0088;
S_000001253f26e9d0 .scope module, "PC" "program_counter" 3 10, 9 1 0, S_000001253f27ac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v000001253f3017d0_0 .net "clk", 0 0, v000001253f306010_0;  alias, 1 drivers
v000001253f302450_0 .net "next_pc", 31 0, L_000001253f3087a0;  alias, 1 drivers
v000001253f302bd0_0 .var "pc", 31 0;
v000001253f302c70_0 .net "reset", 0 0, v000001253f305250_0;  alias, 1 drivers
E_000001253f290ee0 .event posedge, v000001253f302c70_0, v000001253f2a12c0_0;
S_000001253f26eb60 .scope module, "RF" "registers" 3 71, 10 1 0, S_000001253f27ac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000001253f29c740 .functor BUFZ 32, L_000001253f308a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001253f29c4a0 .functor BUFZ 32, L_000001253f3071c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001253f3024f0_0 .net *"_ivl_0", 31 0, L_000001253f308a20;  1 drivers
v000001253f301ff0_0 .net *"_ivl_10", 6 0, L_000001253f3088e0;  1 drivers
L_000001253f3d01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001253f302950_0 .net *"_ivl_13", 1 0, L_000001253f3d01f0;  1 drivers
v000001253f301eb0_0 .net *"_ivl_2", 6 0, L_000001253f307800;  1 drivers
L_000001253f3d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001253f301f50_0 .net *"_ivl_5", 1 0, L_000001253f3d01a8;  1 drivers
v000001253f302310_0 .net *"_ivl_8", 31 0, L_000001253f3071c0;  1 drivers
v000001253f3026d0_0 .net "clk", 0 0, v000001253f306010_0;  alias, 1 drivers
v000001253f302090_0 .var/i "i", 31 0;
v000001253f302770_0 .net "read_data1", 31 0, L_000001253f29c740;  alias, 1 drivers
v000001253f302d10_0 .net "read_data2", 31 0, L_000001253f29c4a0;  alias, 1 drivers
v000001253f3015f0_0 .net "read_reg1", 4 0, L_000001253f306f10;  alias, 1 drivers
v000001253f3019b0_0 .net "read_reg2", 4 0, L_000001253f306d30;  alias, 1 drivers
v000001253f302db0_0 .net "reg_write", 0 0, L_000001253f29c430;  alias, 1 drivers
v000001253f302590 .array "regfile", 0 31, 31 0;
v000001253f301b90_0 .net "write_data", 31 0, L_000001253f3079e0;  alias, 1 drivers
v000001253f302630_0 .net "write_reg", 4 0, L_000001253f308ca0;  alias, 1 drivers
L_000001253f308a20 .array/port v000001253f302590, L_000001253f307800;
L_000001253f307800 .concat [ 5 2 0 0], L_000001253f306f10, L_000001253f3d01a8;
L_000001253f3071c0 .array/port v000001253f302590, L_000001253f3088e0;
L_000001253f3088e0 .concat [ 5 2 0 0], L_000001253f306d30, L_000001253f3d01f0;
S_000001253f2690b0 .scope module, "SE" "sign_extend" 3 87, 11 1 0, S_000001253f27ac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /OUTPUT 32 "imm_ext";
v000001253f3028b0_0 .net *"_ivl_1", 0 0, L_000001253f3080c0;  1 drivers
v000001253f3010f0_0 .net *"_ivl_2", 15 0, L_000001253f3083e0;  1 drivers
v000001253f3014b0_0 .net "imm", 15 0, L_000001253f306e70;  alias, 1 drivers
v000001253f301cd0_0 .net "imm_ext", 31 0, L_000001253f308980;  alias, 1 drivers
L_000001253f3080c0 .part L_000001253f306e70, 15, 1;
LS_000001253f3083e0_0_0 .concat [ 1 1 1 1], L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0;
LS_000001253f3083e0_0_4 .concat [ 1 1 1 1], L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0;
LS_000001253f3083e0_0_8 .concat [ 1 1 1 1], L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0;
LS_000001253f3083e0_0_12 .concat [ 1 1 1 1], L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0, L_000001253f3080c0;
L_000001253f3083e0 .concat [ 4 4 4 4], LS_000001253f3083e0_0_0, LS_000001253f3083e0_0_4, LS_000001253f3083e0_0_8, LS_000001253f3083e0_0_12;
L_000001253f308980 .concat [ 16 16 0 0], L_000001253f306e70, L_000001253f3083e0;
    .scope S_000001253f26e9d0;
T_0 ;
    %wait E_000001253f290ee0;
    %load/vec4 v000001253f302c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001253f302bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001253f302450_0;
    %assign/vec4 v000001253f302bd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001253f275d30;
T_1 ;
    %vpi_call 8 8 "$display", "Trying to load imem.txt..." {0 0 0};
    %vpi_call 8 9 "$readmemh", "imem.txt", v000001253f301550 {0 0 0};
    %vpi_call 8 10 "$display", "IMEM[0] = %h", &A<v000001253f301550, 0> {0 0 0};
    %vpi_call 8 11 "$display", "IMEM[1] = %h", &A<v000001253f301550, 1> {0 0 0};
    %vpi_call 8 12 "$display", "IMEM[2] = %h", &A<v000001253f301550, 2> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001253f279c40;
T_2 ;
    %wait E_000001253f290560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a14a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a2260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %load/vec4 v000001253f2a24e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1a40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a14a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f2a1680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001253f2a0dc0_0, 0, 2;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1900_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a2260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f2a1a40_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001253f26eb60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001253f302090_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001253f302090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001253f302090_0;
    %store/vec4a v000001253f302590, 4, 0;
    %load/vec4 v000001253f302090_0;
    %addi 1, 0, 32;
    %store/vec4 v000001253f302090_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001253f26eb60;
T_4 ;
    %wait E_000001253f290420;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001253f302590, 0, 4;
    %load/vec4 v000001253f302db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001253f302630_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001253f301b90_0;
    %load/vec4 v000001253f302630_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001253f302590, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001253f279ab0;
T_5 ;
    %wait E_000001253f290920;
    %load/vec4 v000001253f2a2620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001253f2a26c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001253f2a1860_0, 0, 4;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001253f27ad90;
T_6 ;
    %wait E_000001253f290e60;
    %load/vec4 v000001253f2a1b80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v000001253f2a2300_0;
    %load/vec4 v000001253f2a1f40_0;
    %add;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v000001253f2a2300_0;
    %load/vec4 v000001253f2a1f40_0;
    %sub;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v000001253f2a2300_0;
    %load/vec4 v000001253f2a1f40_0;
    %and;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v000001253f2a2300_0;
    %load/vec4 v000001253f2a1f40_0;
    %or;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v000001253f2a2300_0;
    %load/vec4 v000001253f2a1f40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v000001253f2a1f40_0;
    %ix/getv 4, v000001253f2a23a0_0;
    %shiftl 4;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v000001253f2a1f40_0;
    %ix/getv 4, v000001253f2a23a0_0;
    %shiftr 4;
    %store/vec4 v000001253f2a2bc0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001253f275ba0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001253f2a2940_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001253f2a2940_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001253f2a2940_0;
    %store/vec4a v000001253f2a1220, 4, 0;
    %load/vec4 v000001253f2a2940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001253f2a2940_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000001253f275ba0;
T_8 ;
    %wait E_000001253f290420;
    %load/vec4 v000001253f2a10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 7 22 "$display", "STORE: time=%0t  addr=%0d  idx=%0d  data=%0d", $time, v000001253f2a19a0_0, v000001253f2a2800_0, v000001253f2a28a0_0 {0 0 0};
    %load/vec4 v000001253f2a28a0_0;
    %load/vec4 v000001253f2a2800_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001253f2a1220, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001253f29d630;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000001253f306010_0;
    %inv;
    %store/vec4 v000001253f306010_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001253f29d630;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f306010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001253f305250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001253f3059d0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001253f305250_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001253f290420;
    %load/vec4 v000001253f3059d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001253f3059d0_0, 0, 32;
    %vpi_call 2 31 "$display", "Cycle %0d | t0=%d t1=%d t2=%d t3=%d", v000001253f3059d0_0, &A<v000001253f302590, 8>, &A<v000001253f302590, 9>, &A<v000001253f302590, 10>, &A<v000001253f302590, 11> {0 0 0};
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "\012===== Fibonacci Results in Data Memory =====" {0 0 0};
    %vpi_call 2 43 "$display", "mem[0] = %d", &A<v000001253f2a1220, 0> {0 0 0};
    %vpi_call 2 44 "$display", "mem[1] = %d", &A<v000001253f2a1220, 1> {0 0 0};
    %vpi_call 2 45 "$display", "mem[2] = %d", &A<v000001253f2a1220, 2> {0 0 0};
    %vpi_call 2 46 "$display", "mem[3] = %d", &A<v000001253f2a1220, 3> {0 0 0};
    %vpi_call 2 47 "$display", "mem[4] = %d", &A<v000001253f2a1220, 4> {0 0 0};
    %vpi_call 2 48 "$display", "mem[5] = %d", &A<v000001253f2a1220, 5> {0 0 0};
    %vpi_call 2 49 "$display", "mem[6] = %d", &A<v000001253f2a1220, 6> {0 0 0};
    %vpi_call 2 50 "$display", "mem[7] = %d", &A<v000001253f2a1220, 7> {0 0 0};
    %vpi_call 2 51 "$display", "mem[8] = %d", &A<v000001253f2a1220, 8> {0 0 0};
    %vpi_call 2 52 "$display", "mem[9] = %d", &A<v000001253f2a1220, 9> {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "fib_tb.v";
    "single_cycle.v";
    "alu.v";
    "alu_control.v";
    "control.v";
    "data_memory.v";
    "instruction_memory.v";
    "program_counter.v";
    "registers.v";
    "sign_extent.v";
