[2025-09-17 23:14:23] START suite=cs trace=classification_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2609940 heartbeat IPC: 3.832 cumulative IPC: 3.832 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4832353 heartbeat IPC: 4.5 cumulative IPC: 4.139 (Simulation time: 00 hr 00 min 55 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4832353 cumulative IPC: 4.139 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4832353 cumulative IPC: 4.139 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13601389 heartbeat IPC: 1.14 cumulative IPC: 1.14 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 26852112 heartbeat IPC: 0.7547 cumulative IPC: 0.9083 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 39657452 heartbeat IPC: 0.7809 cumulative IPC: 0.8614 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 52755775 heartbeat IPC: 0.7635 cumulative IPC: 0.8347 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 66122204 heartbeat IPC: 0.7481 cumulative IPC: 0.8158 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 79771716 heartbeat IPC: 0.7326 cumulative IPC: 0.8006 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 94109213 heartbeat IPC: 0.6975 cumulative IPC: 0.7841 (Simulation time: 00 hr 08 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 108423426 heartbeat IPC: 0.6986 cumulative IPC: 0.7723 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 119783776 heartbeat IPC: 0.8803 cumulative IPC: 0.7829 (Simulation time: 00 hr 10 min 28 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 125492340 cumulative IPC: 0.7969 (Simulation time: 00 hr 11 min 25 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 125492340 cumulative IPC: 0.7969 (Simulation time: 00 hr 11 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7969 instructions: 100000003 cycles: 125492340
CPU 0 Branch Prediction Accuracy: 99.92% MPKI: 0.00321 Average ROB Occupancy at Mispredict: 6.13e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00118
BRANCH_INDIRECT: 0.00113
BRANCH_CONDITIONAL: 0.0009
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 433175
LQ_STALL: 12881
SQ_STALL: 101198


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 249.82822
REPLAY_LOAD: 116.99601
NON_REPLAY_LOAD: 8.892309

== Total ==
ADDR_TRANS: 122166
REPLAY_LOAD: 87981
NON_REPLAY_LOAD: 223028

== Counts ==
ADDR_TRANS: 489
REPLAY_LOAD: 752
NON_REPLAY_LOAD: 25081

cpu0->cpu0_STLB TOTAL        ACCESS:     536973 HIT:     371987 MISS:     164986 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     536973 HIT:     371987 MISS:     164986 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 205.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1315763 HIT:     457133 MISS:     858630 MSHR_MERGE:      24314
cpu0->cpu0_L2C LOAD         ACCESS:     642648 HIT:     196430 MISS:     446218 MSHR_MERGE:       1237
cpu0->cpu0_L2C RFO          ACCESS:      45641 HIT:      30757 MISS:      14884 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     192917 HIT:      81961 MISS:     110956 MSHR_MERGE:      23077
cpu0->cpu0_L2C WRITE        ACCESS:      70245 HIT:      69977 MISS:        268 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     364312 HIT:      78008 MISS:     286304 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     136980 ISSUED:     136980 USEFUL:      40307 USELESS:      18094
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 82.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5972366 HIT:    5961157 MISS:      11209 MSHR_MERGE:       3799
cpu0->cpu0_L1I LOAD         ACCESS:    5972366 HIT:    5961157 MISS:      11209 MSHR_MERGE:       3799
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 62.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11200501 HIT:    9791657 MISS:    1408844 MSHR_MERGE:     307705
cpu0->cpu0_L1D LOAD         ACCESS:    8972311 HIT:    8143260 MISS:     829051 MSHR_MERGE:     193813
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     208701 HIT:     138737 MISS:      69964 MSHR_MERGE:      14018
cpu0->cpu0_L1D WRITE        ACCESS:    1633675 HIT:    1488474 MISS:     145201 MSHR_MERGE:      99558
cpu0->cpu0_L1D TRANSLATION  ACCESS:     385814 HIT:      21186 MISS:     364628 MSHR_MERGE:        316
cpu0->cpu0_L1D PREFETCH REQUESTED:     222395 ISSUED:     208701 USEFUL:      32060 USELESS:      22743
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4861893 HIT:    4859691 MISS:       2202 MSHR_MERGE:       1276
cpu0->cpu0_ITLB LOAD         ACCESS:    4861893 HIT:    4859691 MISS:       2202 MSHR_MERGE:       1276
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 123.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10530874 HIT:    9871654 MISS:     659220 MSHR_MERGE:     123173
cpu0->cpu0_DTLB LOAD         ACCESS:   10530874 HIT:    9871654 MISS:     659220 MSHR_MERGE:     123173
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 67.02 cycles
cpu0->LLC TOTAL        ACCESS:     864693 HIT:     331587 MISS:     533106 MSHR_MERGE:         21
cpu0->LLC LOAD         ACCESS:     444981 HIT:     155216 MISS:     289765 MSHR_MERGE:          1
cpu0->LLC RFO          ACCESS:      14884 HIT:        443 MISS:      14441 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      87879 HIT:      28372 MISS:      59507 MSHR_MERGE:         20
cpu0->LLC WRITE        ACCESS:      30645 HIT:      30542 MISS:        103 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     286304 HIT:     117014 MISS:     169290 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.01 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20599
  ROW_BUFFER_MISS:     512383
  AVG DBUS CONGESTED CYCLE: 6.142
Channel 0 WQ ROW_BUFFER_HIT:       5746
  ROW_BUFFER_MISS:      21274
  FULL:          0
Channel 0 REFRESHES ISSUED:      10458

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       259531        57268        42576        49010
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          941         6307        11750        27468
  STLB miss resolved @ L2C                0         2648        21933        33436        71329
  STLB miss resolved @ LLC                0         2157        20681        59990        69397
  STLB miss resolved @ MEM                0         1238        11611        49237       153475

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                483           29          557          130          235
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            0            1           10           69
  STLB miss resolved @ L2C                2            1            0            0           14
  STLB miss resolved @ LLC                4            1            1           32           30
  STLB miss resolved @ MEM               24            1            5           46          461
[2025-09-17 23:25:48] END   suite=cs trace=classification_phase2_core3 (rc=0)
