Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Oct 31 16:19:04 2015
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCOPE_TOP_timing_summary_routed.rpt -rpx SCOPE_TOP_timing_summary_routed.rpx
| Design       : SCOPE_TOP
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[1]/C (HIGH)

 There are 20464 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE/CLK_DIVIDED_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30698 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.757       -9.017                      4                  637        0.128        0.000                      0                  637        3.000        0.000                       0                   362  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 0.625        0.000                      0                  525        0.128        0.000                      0                  525        3.000        0.000                       0                   305  
  clk_out1_clk_wiz_0       -1.647       -5.649                      4                  112        0.230        0.000                      0                  112        4.130        0.000                       0                    54  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.757       -7.900                      3                    3        0.339        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 1.998ns (21.746%)  route 7.190ns (78.254%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.493     8.008    BTNU_DEBOUNCER/D[1]
    SLICE_X54Y133        LUT6 (Prop_lut6_I2_O)        0.225     8.233 r  BTNU_DEBOUNCER/target2yPos[5]_i_472/O
                         net (fo=1, routed)           0.000     8.233    BTNU_DEBOUNCER/target2yPos[5]_i_472_n_0
    SLICE_X54Y133        MUXF7 (Prop_muxf7_I1_O)      0.186     8.419 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_213/O
                         net (fo=1, routed)           0.000     8.419    BTNU_DEBOUNCER/target2yPos_reg[5]_i_213_n_0
    SLICE_X54Y133        MUXF8 (Prop_muxf8_I0_O)      0.075     8.494 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_84/O
                         net (fo=1, routed)           1.046     9.540    BTNU_DEBOUNCER/target2yPos_reg[5]_i_84_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I1_O)        0.230     9.770 r  BTNU_DEBOUNCER/target2yPos[5]_i_27/O
                         net (fo=1, routed)           0.000     9.770    BTNU_DEBOUNCER/target2yPos[5]_i_27_n_0
    SLICE_X39Y135        MUXF7 (Prop_muxf7_I0_O)      0.163     9.933 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.796    10.729    BTNU_DEBOUNCER/target2yPos_reg[5]_i_11_n_0
    SLICE_X39Y129        LUT6 (Prop_lut6_I0_O)        0.229    10.958 r  BTNU_DEBOUNCER/target2yPos[5]_i_4/O
                         net (fo=1, routed)           0.782    11.740    BTNU_DEBOUNCER/target2yPos[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.097    11.837 r  BTNU_DEBOUNCER/target2yPos[5]_i_1/O
                         net (fo=5, routed)           1.496    13.333    DISPLAY_MEM[5]
    SLICE_X9Y72          FDRE                                         r  target4yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.112    13.839    CLK_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  target4yPos_reg[5]/C
                         clock pessimism              0.213    14.051    
                         clock uncertainty           -0.035    14.016    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.058    13.958    target4yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.985ns (21.425%)  route 7.280ns (78.575%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 13.896 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.561     8.077    BTNU_DEBOUNCER/D[1]
    SLICE_X43Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.302 r  BTNU_DEBOUNCER/target2yPos[6]_i_418/O
                         net (fo=1, routed)           0.000     8.302    BTNU_DEBOUNCER/target2yPos[6]_i_418_n_0
    SLICE_X43Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.469 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_186/O
                         net (fo=1, routed)           0.000     8.469    BTNU_DEBOUNCER/target2yPos_reg[6]_i_186_n_0
    SLICE_X43Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.541 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_70/O
                         net (fo=1, routed)           0.798     9.339    BTNU_DEBOUNCER/target2yPos_reg[6]_i_70_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.239     9.578 r  BTNU_DEBOUNCER/target2yPos[6]_i_23/O
                         net (fo=1, routed)           0.000     9.578    BTNU_DEBOUNCER/target2yPos[6]_i_23_n_0
    SLICE_X51Y140        MUXF7 (Prop_muxf7_I0_O)      0.163     9.741 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.853    10.594    BTNU_DEBOUNCER/target2yPos_reg[6]_i_9_n_0
    SLICE_X25Y140        LUT6 (Prop_lut6_I3_O)        0.229    10.823 r  BTNU_DEBOUNCER/target2yPos[6]_i_3/O
                         net (fo=1, routed)           1.109    11.933    BTNU_DEBOUNCER/target2yPos[6]_i_3_n_0
    SLICE_X11Y109        LUT5 (Prop_lut5_I2_O)        0.097    12.030 r  BTNU_DEBOUNCER/target2yPos[6]_i_1/O
                         net (fo=5, routed)           1.381    13.411    DISPLAY_MEM[6]
    SLICE_X6Y74          FDRE                                         r  currentyPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.169    13.896    CLK_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  currentyPos_reg[6]/C
                         clock pessimism              0.213    14.108    
                         clock uncertainty           -0.035    14.073    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)       -0.021    14.052    currentyPos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 1.998ns (21.694%)  route 7.212ns (78.306%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 13.897 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.493     8.008    BTNU_DEBOUNCER/D[1]
    SLICE_X54Y133        LUT6 (Prop_lut6_I2_O)        0.225     8.233 r  BTNU_DEBOUNCER/target2yPos[5]_i_472/O
                         net (fo=1, routed)           0.000     8.233    BTNU_DEBOUNCER/target2yPos[5]_i_472_n_0
    SLICE_X54Y133        MUXF7 (Prop_muxf7_I1_O)      0.186     8.419 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_213/O
                         net (fo=1, routed)           0.000     8.419    BTNU_DEBOUNCER/target2yPos_reg[5]_i_213_n_0
    SLICE_X54Y133        MUXF8 (Prop_muxf8_I0_O)      0.075     8.494 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_84/O
                         net (fo=1, routed)           1.046     9.540    BTNU_DEBOUNCER/target2yPos_reg[5]_i_84_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I1_O)        0.230     9.770 r  BTNU_DEBOUNCER/target2yPos[5]_i_27/O
                         net (fo=1, routed)           0.000     9.770    BTNU_DEBOUNCER/target2yPos[5]_i_27_n_0
    SLICE_X39Y135        MUXF7 (Prop_muxf7_I0_O)      0.163     9.933 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.796    10.729    BTNU_DEBOUNCER/target2yPos_reg[5]_i_11_n_0
    SLICE_X39Y129        LUT6 (Prop_lut6_I0_O)        0.229    10.958 r  BTNU_DEBOUNCER/target2yPos[5]_i_4/O
                         net (fo=1, routed)           0.782    11.740    BTNU_DEBOUNCER/target2yPos[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.097    11.837 r  BTNU_DEBOUNCER/target2yPos[5]_i_1/O
                         net (fo=5, routed)           1.518    13.355    DISPLAY_MEM[5]
    SLICE_X5Y73          FDRE                                         r  currentyPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.170    13.897    CLK_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  currentyPos_reg[5]/C
                         clock pessimism              0.213    14.109    
                         clock uncertainty           -0.035    14.074    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)       -0.065    14.009    currentyPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 1.985ns (21.530%)  route 7.235ns (78.470%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 13.897 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.561     8.077    BTNU_DEBOUNCER/D[1]
    SLICE_X43Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.302 r  BTNU_DEBOUNCER/target2yPos[6]_i_418/O
                         net (fo=1, routed)           0.000     8.302    BTNU_DEBOUNCER/target2yPos[6]_i_418_n_0
    SLICE_X43Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.469 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_186/O
                         net (fo=1, routed)           0.000     8.469    BTNU_DEBOUNCER/target2yPos_reg[6]_i_186_n_0
    SLICE_X43Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.541 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_70/O
                         net (fo=1, routed)           0.798     9.339    BTNU_DEBOUNCER/target2yPos_reg[6]_i_70_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.239     9.578 r  BTNU_DEBOUNCER/target2yPos[6]_i_23/O
                         net (fo=1, routed)           0.000     9.578    BTNU_DEBOUNCER/target2yPos[6]_i_23_n_0
    SLICE_X51Y140        MUXF7 (Prop_muxf7_I0_O)      0.163     9.741 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.853    10.594    BTNU_DEBOUNCER/target2yPos_reg[6]_i_9_n_0
    SLICE_X25Y140        LUT6 (Prop_lut6_I3_O)        0.229    10.823 r  BTNU_DEBOUNCER/target2yPos[6]_i_3/O
                         net (fo=1, routed)           1.109    11.933    BTNU_DEBOUNCER/target2yPos[6]_i_3_n_0
    SLICE_X11Y109        LUT5 (Prop_lut5_I2_O)        0.097    12.030 r  BTNU_DEBOUNCER/target2yPos[6]_i_1/O
                         net (fo=5, routed)           1.335    13.365    DISPLAY_MEM[6]
    SLICE_X7Y76          FDRE                                         r  target1yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.170    13.897    CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  target1yPos_reg[6]/C
                         clock pessimism              0.228    14.124    
                         clock uncertainty           -0.035    14.089    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)       -0.021    14.068    target1yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 1.985ns (21.772%)  route 7.132ns (78.228%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.561     8.077    BTNU_DEBOUNCER/D[1]
    SLICE_X43Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.302 r  BTNU_DEBOUNCER/target2yPos[6]_i_418/O
                         net (fo=1, routed)           0.000     8.302    BTNU_DEBOUNCER/target2yPos[6]_i_418_n_0
    SLICE_X43Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.469 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_186/O
                         net (fo=1, routed)           0.000     8.469    BTNU_DEBOUNCER/target2yPos_reg[6]_i_186_n_0
    SLICE_X43Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.541 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_70/O
                         net (fo=1, routed)           0.798     9.339    BTNU_DEBOUNCER/target2yPos_reg[6]_i_70_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.239     9.578 r  BTNU_DEBOUNCER/target2yPos[6]_i_23/O
                         net (fo=1, routed)           0.000     9.578    BTNU_DEBOUNCER/target2yPos[6]_i_23_n_0
    SLICE_X51Y140        MUXF7 (Prop_muxf7_I0_O)      0.163     9.741 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.853    10.594    BTNU_DEBOUNCER/target2yPos_reg[6]_i_9_n_0
    SLICE_X25Y140        LUT6 (Prop_lut6_I3_O)        0.229    10.823 r  BTNU_DEBOUNCER/target2yPos[6]_i_3/O
                         net (fo=1, routed)           1.109    11.933    BTNU_DEBOUNCER/target2yPos[6]_i_3_n_0
    SLICE_X11Y109        LUT5 (Prop_lut5_I2_O)        0.097    12.030 r  BTNU_DEBOUNCER/target2yPos[6]_i_1/O
                         net (fo=5, routed)           1.233    13.263    DISPLAY_MEM[6]
    SLICE_X11Y75         FDRE                                         r  target2yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.110    13.837    CLK_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  target2yPos_reg[6]/C
                         clock pessimism              0.213    14.049    
                         clock uncertainty           -0.035    14.014    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)       -0.039    13.975    target2yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.013ns (22.194%)  route 7.057ns (77.806%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 13.836 - 10.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.274     4.153    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.701     5.196    BTNU_DEBOUNCER/btnU_DB
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.293 r  BTNU_DEBOUNCER/target4xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.293    BTNU_DEBOUNCER/target4xPos[3]_i_6_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.725 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[2]
                         net (fo=1284, routed)        2.392     8.117    BTNU_DEBOUNCER/D[2]
    SLICE_X32Y7          MUXF7 (Prop_muxf7_S_O)       0.356     8.473 r  BTNU_DEBOUNCER/target2yPos_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     8.473    BTNU_DEBOUNCER/target2yPos_reg[1]_i_235_n_0
    SLICE_X32Y7          MUXF8 (Prop_muxf8_I0_O)      0.076     8.549 r  BTNU_DEBOUNCER/target2yPos_reg[1]_i_95/O
                         net (fo=1, routed)           1.247     9.796    BTNU_DEBOUNCER/target2yPos_reg[1]_i_95_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.239    10.035 r  BTNU_DEBOUNCER/target2yPos[1]_i_30/O
                         net (fo=1, routed)           0.000    10.035    BTNU_DEBOUNCER/target2yPos[1]_i_30_n_0
    SLICE_X6Y13          MUXF7 (Prop_muxf7_I1_O)      0.160    10.195 r  BTNU_DEBOUNCER/target2yPos_reg[1]_i_12/O
                         net (fo=1, routed)           0.743    10.938    BTNU_DEBOUNCER/target2yPos_reg[1]_i_12_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.215    11.153 r  BTNU_DEBOUNCER/target2yPos[1]_i_4/O
                         net (fo=1, routed)           0.697    11.850    BTNU_DEBOUNCER/target2yPos[1]_i_4_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.097    11.947 r  BTNU_DEBOUNCER/target2yPos[1]_i_1/O
                         net (fo=5, routed)           1.277    13.224    DISPLAY_MEM[1]
    SLICE_X9Y75          FDRE                                         r  target2yPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.109    13.836    CLK_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  target2yPos_reg[1]/C
                         clock pessimism              0.213    14.048    
                         clock uncertainty           -0.035    14.013    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)       -0.049    13.964    target2yPos_reg[1]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 1.998ns (21.886%)  route 7.131ns (78.114%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 13.897 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.493     8.008    BTNU_DEBOUNCER/D[1]
    SLICE_X54Y133        LUT6 (Prop_lut6_I2_O)        0.225     8.233 r  BTNU_DEBOUNCER/target2yPos[5]_i_472/O
                         net (fo=1, routed)           0.000     8.233    BTNU_DEBOUNCER/target2yPos[5]_i_472_n_0
    SLICE_X54Y133        MUXF7 (Prop_muxf7_I1_O)      0.186     8.419 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_213/O
                         net (fo=1, routed)           0.000     8.419    BTNU_DEBOUNCER/target2yPos_reg[5]_i_213_n_0
    SLICE_X54Y133        MUXF8 (Prop_muxf8_I0_O)      0.075     8.494 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_84/O
                         net (fo=1, routed)           1.046     9.540    BTNU_DEBOUNCER/target2yPos_reg[5]_i_84_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I1_O)        0.230     9.770 r  BTNU_DEBOUNCER/target2yPos[5]_i_27/O
                         net (fo=1, routed)           0.000     9.770    BTNU_DEBOUNCER/target2yPos[5]_i_27_n_0
    SLICE_X39Y135        MUXF7 (Prop_muxf7_I0_O)      0.163     9.933 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.796    10.729    BTNU_DEBOUNCER/target2yPos_reg[5]_i_11_n_0
    SLICE_X39Y129        LUT6 (Prop_lut6_I0_O)        0.229    10.958 r  BTNU_DEBOUNCER/target2yPos[5]_i_4/O
                         net (fo=1, routed)           0.782    11.740    BTNU_DEBOUNCER/target2yPos[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.097    11.837 r  BTNU_DEBOUNCER/target2yPos[5]_i_1/O
                         net (fo=5, routed)           1.438    13.275    DISPLAY_MEM[5]
    SLICE_X7Y73          FDRE                                         r  target3yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.170    13.897    CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  target3yPos_reg[5]/C
                         clock pessimism              0.213    14.109    
                         clock uncertainty           -0.035    14.074    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)       -0.049    14.025    target3yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.977ns (21.670%)  route 7.146ns (78.330%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 13.896 - 10.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.274     4.153    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.701     5.196    BTNU_DEBOUNCER/btnU_DB
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.293 r  BTNU_DEBOUNCER/target4xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.293    BTNU_DEBOUNCER/target4xPos[3]_i_6_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.770 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[3]
                         net (fo=644, routed)         2.380     8.150    BTNU_DEBOUNCER/D[3]
    SLICE_X54Y133        MUXF8 (Prop_muxf8_S_O)       0.343     8.493 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_84/O
                         net (fo=1, routed)           1.046     9.539    BTNU_DEBOUNCER/target2yPos_reg[5]_i_84_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I1_O)        0.230     9.769 r  BTNU_DEBOUNCER/target2yPos[5]_i_27/O
                         net (fo=1, routed)           0.000     9.769    BTNU_DEBOUNCER/target2yPos[5]_i_27_n_0
    SLICE_X39Y135        MUXF7 (Prop_muxf7_I0_O)      0.163     9.932 r  BTNU_DEBOUNCER/target2yPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.796    10.728    BTNU_DEBOUNCER/target2yPos_reg[5]_i_11_n_0
    SLICE_X39Y129        LUT6 (Prop_lut6_I0_O)        0.229    10.957 r  BTNU_DEBOUNCER/target2yPos[5]_i_4/O
                         net (fo=1, routed)           0.782    11.739    BTNU_DEBOUNCER/target2yPos[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.097    11.836 r  BTNU_DEBOUNCER/target2yPos[5]_i_1/O
                         net (fo=5, routed)           1.441    13.276    DISPLAY_MEM[5]
    SLICE_X7Y75          FDRE                                         r  target1yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.169    13.896    CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  target1yPos_reg[5]/C
                         clock pessimism              0.213    14.108    
                         clock uncertainty           -0.035    14.073    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)       -0.038    14.035    target1yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 1.985ns (21.709%)  route 7.159ns (78.291%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.561     8.077    BTNU_DEBOUNCER/D[1]
    SLICE_X43Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.302 r  BTNU_DEBOUNCER/target2yPos[6]_i_418/O
                         net (fo=1, routed)           0.000     8.302    BTNU_DEBOUNCER/target2yPos[6]_i_418_n_0
    SLICE_X43Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.469 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_186/O
                         net (fo=1, routed)           0.000     8.469    BTNU_DEBOUNCER/target2yPos_reg[6]_i_186_n_0
    SLICE_X43Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.541 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_70/O
                         net (fo=1, routed)           0.798     9.339    BTNU_DEBOUNCER/target2yPos_reg[6]_i_70_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.239     9.578 r  BTNU_DEBOUNCER/target2yPos[6]_i_23/O
                         net (fo=1, routed)           0.000     9.578    BTNU_DEBOUNCER/target2yPos[6]_i_23_n_0
    SLICE_X51Y140        MUXF7 (Prop_muxf7_I0_O)      0.163     9.741 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.853    10.594    BTNU_DEBOUNCER/target2yPos_reg[6]_i_9_n_0
    SLICE_X25Y140        LUT6 (Prop_lut6_I3_O)        0.229    10.823 r  BTNU_DEBOUNCER/target2yPos[6]_i_3/O
                         net (fo=1, routed)           1.109    11.933    BTNU_DEBOUNCER/target2yPos[6]_i_3_n_0
    SLICE_X11Y109        LUT5 (Prop_lut5_I2_O)        0.097    12.030 r  BTNU_DEBOUNCER/target2yPos[6]_i_1/O
                         net (fo=5, routed)           1.260    13.289    DISPLAY_MEM[6]
    SLICE_X7Y72          FDRE                                         r  target3yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.172    13.899    CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  target3yPos_reg[6]/C
                         clock pessimism              0.213    14.111    
                         clock uncertainty           -0.035    14.076    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)       -0.021    14.055    target3yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 1.985ns (21.965%)  route 7.052ns (78.035%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.266     4.145    CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  currentxPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.393     4.538 r  currentxPos_reg[0]/Q
                         net (fo=4, routed)           0.577     5.116    BTND_DEBOUNCER/currentxPos_reg[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.097     5.213 r  BTND_DEBOUNCER/target4xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.213    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.516 r  BTNU_DEBOUNCER/target4xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.561     8.077    BTNU_DEBOUNCER/D[1]
    SLICE_X43Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.302 r  BTNU_DEBOUNCER/target2yPos[6]_i_418/O
                         net (fo=1, routed)           0.000     8.302    BTNU_DEBOUNCER/target2yPos[6]_i_418_n_0
    SLICE_X43Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.469 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_186/O
                         net (fo=1, routed)           0.000     8.469    BTNU_DEBOUNCER/target2yPos_reg[6]_i_186_n_0
    SLICE_X43Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.541 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_70/O
                         net (fo=1, routed)           0.798     9.339    BTNU_DEBOUNCER/target2yPos_reg[6]_i_70_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.239     9.578 r  BTNU_DEBOUNCER/target2yPos[6]_i_23/O
                         net (fo=1, routed)           0.000     9.578    BTNU_DEBOUNCER/target2yPos[6]_i_23_n_0
    SLICE_X51Y140        MUXF7 (Prop_muxf7_I0_O)      0.163     9.741 r  BTNU_DEBOUNCER/target2yPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.853    10.594    BTNU_DEBOUNCER/target2yPos_reg[6]_i_9_n_0
    SLICE_X25Y140        LUT6 (Prop_lut6_I3_O)        0.229    10.823 r  BTNU_DEBOUNCER/target2yPos[6]_i_3/O
                         net (fo=1, routed)           1.109    11.933    BTNU_DEBOUNCER/target2yPos[6]_i_3_n_0
    SLICE_X11Y109        LUT5 (Prop_lut5_I2_O)        0.097    12.030 r  BTNU_DEBOUNCER/target2yPos[6]_i_1/O
                         net (fo=5, routed)           1.153    13.183    DISPLAY_MEM[6]
    SLICE_X9Y72          FDRE                                         r  target4yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.112    13.839    CLK_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  target4yPos_reg[6]/C
                         clock pessimism              0.213    14.051    
                         clock uncertainty           -0.035    14.016    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.062    13.954    target4yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 BTNL_DEBOUNCER/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNL_DEBOUNCER/currentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.299%)  route 0.075ns (28.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.594     1.477    BTNL_DEBOUNCER/CLK
    SLICE_X65Y8          FDRE                                         r  BTNL_DEBOUNCER/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  BTNL_DEBOUNCER/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.075     1.693    BTNL_DEBOUNCER/p_0_in
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.045     1.738 r  BTNL_DEBOUNCER/currentState_i_1__3/O
                         net (fo=1, routed)           0.000     1.738    BTNL_DEBOUNCER/currentState_i_1__3_n_0
    SLICE_X64Y8          FDRE                                         r  BTNL_DEBOUNCER/currentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.865     1.992    BTNL_DEBOUNCER/CLK
    SLICE_X64Y8          FDRE                                         r  BTNL_DEBOUNCER/currentState_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.120     1.610    BTNL_DEBOUNCER/currentState_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.252ns (82.621%)  route 0.053ns (17.379%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  LOAD_VALUE_SUBSAMPLE_reg[1]/Q
                         net (fo=1, routed)           0.053     1.670    GEN_CLK_SUBSAMPLE/Q[1]
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.715 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_4/O
                         net (fo=1, routed)           0.000     1.715    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.781 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.781    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_6
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.623    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.251ns (74.040%)  route 0.088ns (25.960%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  LOAD_VALUE_SUBSAMPLE_reg[2]/Q
                         net (fo=1, routed)           0.088     1.705    GEN_CLK_SUBSAMPLE/Q[2]
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.750 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.750    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_3_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.815 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_5
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.623    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  LOAD_VALUE_SUBSAMPLE_reg[0]/Q
                         net (fo=1, routed)           0.086     1.703    GEN_CLK_SUBSAMPLE/Q[0]
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.748 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.748    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_5_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.818 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_7
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.623    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCER/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTND_DEBOUNCER/currentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.610%)  route 0.120ns (36.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.581     1.464    BTND_DEBOUNCER/CLK
    SLICE_X6Y72          FDRE                                         r  BTND_DEBOUNCER/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  BTND_DEBOUNCER/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.120     1.748    BTND_DEBOUNCER/p_0_in
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  BTND_DEBOUNCER/currentState_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    BTND_DEBOUNCER/currentState_i_1__0_n_0
    SLICE_X7Y71          FDRE                                         r  BTND_DEBOUNCER/currentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.850     1.977    BTND_DEBOUNCER/CLK
    SLICE_X7Y71          FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091     1.569    BTND_DEBOUNCER/currentState_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.287ns (76.532%)  route 0.088ns (23.468%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  LOAD_VALUE_SUBSAMPLE_reg[2]/Q
                         net (fo=1, routed)           0.088     1.705    GEN_CLK_SUBSAMPLE/Q[2]
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.750 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.750    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_3_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.851 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_4
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.623    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CLK_SUBSAMPLE_ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SUBSAMPLE_ID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.190ns (55.754%)  route 0.151ns (44.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLK_SUBSAMPLE_ID_reg[1]/Q
                         net (fo=19, routed)          0.151     1.768    FSM1/led_OBUF[1]
    SLICE_X63Y38         LUT5 (Prop_lut5_I0_O)        0.049     1.817 r  FSM1/CLK_SUBSAMPLE_ID[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    FSM1_n_0
    SLICE_X63Y38         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.107     1.583    CLK_SUBSAMPLE_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CLK_SUBSAMPLE_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOAD_VALUE_SUBSAMPLE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.456%)  route 0.171ns (47.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLK_SUBSAMPLE_ID_reg[0]/Q
                         net (fo=19, routed)          0.171     1.788    led_OBUF[9]
    SLICE_X65Y39         LUT3 (Prop_lut3_I1_O)        0.048     1.836 r  LOAD_VALUE_SUBSAMPLE[8]_i_1/O
                         net (fo=1, routed)           0.000     1.836    LOAD_VALUE_SUBSAMPLE[8]_i_1_n_0
    SLICE_X65Y39         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.107     1.599    LOAD_VALUE_SUBSAMPLE_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 currentTarget_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentTarget_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.580     1.463    CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  currentTarget_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  currentTarget_reg[0]/Q
                         net (fo=6, routed)           0.166     1.770    BTNC_DEBOUNCER/currentTarget_reg[0]_0
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.042     1.812 r  BTNC_DEBOUNCER/currentTarget[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    BTNC_DEBOUNCER_n_1
    SLICE_X3Y75          FDRE                                         r  currentTarget_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.847     1.975    CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  currentTarget_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.568    currentTarget_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.256ns (64.899%)  route 0.138ns (35.101%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  LOAD_VALUE_SUBSAMPLE_reg[12]/Q
                         net (fo=1, routed)           0.138     1.757    GEN_CLK_SUBSAMPLE/Q[11]
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_5/O
                         net (fo=1, routed)           0.000     1.802    GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_5_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.872 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_7
    SLICE_X64Y42         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.865     1.992    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.134     1.627    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0        SAMPLER/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y69      BTNC_DEBOUNCER/COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y71      BTNC_DEBOUNCER/COUNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y71      BTNC_DEBOUNCER/COUNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y29     BTNR_DEBOUNCER/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y29     BTNR_DEBOUNCER/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y29     BTNR_DEBOUNCER/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y29     BTNR_DEBOUNCER/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y30     BTNR_DEBOUNCER/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y30     BTNR_DEBOUNCER/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y30     BTNR_DEBOUNCER/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y30     BTNR_DEBOUNCER/COUNT_reg[23]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y72      BTNC_DEBOUNCER/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y73      BTNC_DEBOUNCER/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y73      BTNC_DEBOUNCER/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y73      BTNC_DEBOUNCER/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y73      BTNC_DEBOUNCER/COUNT_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.647ns,  Total Violation       -5.649ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.859ns  (logic 2.560ns (23.575%)  route 8.299ns (76.425%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 13.095 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=978, routed)         1.990     6.425    VGA_CONTROLLER/p_0_in[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.097     6.522 r  VGA_CONTROLLER/VGA_GREEN[3]_i_14034/O
                         net (fo=64, routed)          1.281     7.802    VGA_CONTROLLER/VGA_GREEN[3]_i_14034_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.097     7.899 r  VGA_CONTROLLER/VGA_GREEN[3]_i_9366/O
                         net (fo=1, routed)           0.000     7.899    VGA_CONTROLLER/VGA_GREEN[3]_i_9366_n_0
    SLICE_X9Y19          MUXF7 (Prop_muxf7_I0_O)      0.181     8.080 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4663/O
                         net (fo=1, routed)           0.000     8.080    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4663_n_0
    SLICE_X9Y19          MUXF8 (Prop_muxf8_I0_O)      0.076     8.156 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2531/O
                         net (fo=1, routed)           1.048     9.204    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2531_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.239     9.443 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1026/O
                         net (fo=1, routed)           0.000     9.443    VGA_CONTROLLER/VGA_GREEN[3]_i_1026_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I0_O)      0.163     9.606 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_472/O
                         net (fo=1, routed)           0.000     9.606    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_472_n_0
    SLICE_X28Y20         MUXF8 (Prop_muxf8_I1_O)      0.072     9.678 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_206/O
                         net (fo=1, routed)           1.537    11.215    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_206_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I4_O)        0.239    11.454 r  VGA_CONTROLLER/VGA_GREEN[3]_i_94/O
                         net (fo=4, routed)           0.968    12.423    VGA_CONTROLLER/VGA_GREEN[3]_i_94_n_0
    SLICE_X15Y71         LUT4 (Prop_lut4_I0_O)        0.097    12.520 r  VGA_CONTROLLER/VGA_GREEN[3]_i_87/O
                         net (fo=1, routed)           0.000    12.520    VGA_CONTROLLER/VGA_GREEN[3]_i_87_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.915 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.915    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.035 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_14/CO[1]
                         net (fo=1, routed)           0.695    13.730    VGA_CONTROLLER/VGA_GREEN_WAVEFORM7
    SLICE_X15Y76         LUT6 (Prop_lut6_I0_O)        0.249    13.979 r  VGA_CONTROLLER/VGA_GREEN[3]_i_5/O
                         net (fo=2, routed)           0.559    14.537    VGA_CONTROLLER/VGA_GREEN[3]_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.097    14.634 r  VGA_CONTROLLER/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.221    14.856    VGA_CONTROLLER/VGA_GREEN[2]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.097    14.953 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    14.953    VGA_CONTROLLER_n_17
    SLICE_X8Y74          FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.109    13.095    CLK_VGA
    SLICE_X8Y74          FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.213    13.308    
                         clock uncertainty           -0.072    13.236    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.070    13.306    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.455ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.667ns  (logic 2.275ns (21.327%)  route 8.392ns (78.673%))
  Logic Levels:           12  (CARRY4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 13.095 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=691, routed)         2.444     6.878    VGA_CONTROLLER/p_0_in[3]
    SLICE_X48Y136        MUXF8 (Prop_muxf8_S_O)       0.200     7.078 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1390/O
                         net (fo=1, routed)           1.167     8.245    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1390_n_0
    SLICE_X30Y139        LUT6 (Prop_lut6_I0_O)        0.239     8.484 r  VGA_CONTROLLER/VGA_GREEN[3]_i_616/O
                         net (fo=1, routed)           0.000     8.484    VGA_CONTROLLER/VGA_GREEN[3]_i_616_n_0
    SLICE_X30Y139        MUXF7 (Prop_muxf7_I0_O)      0.156     8.640 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_279/O
                         net (fo=1, routed)           0.000     8.640    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_279_n_0
    SLICE_X30Y139        MUXF8 (Prop_muxf8_I1_O)      0.067     8.707 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_133/O
                         net (fo=1, routed)           2.011    10.719    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_133_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I1_O)        0.230    10.949 r  VGA_CONTROLLER/VGA_GREEN[3]_i_61/O
                         net (fo=1, routed)           0.302    11.250    VGA_CONTROLLER/VGA_GREEN[3]_i_61_n_0
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.097    11.347 r  VGA_CONTROLLER/VGA_GREEN[3]_i_20/O
                         net (fo=27, routed)          1.026    12.373    VGA_CONTROLLER/VGA_GREEN[3]_i_20_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.097    12.470 r  VGA_CONTROLLER/VGA_BLUE[2]_i_34/O
                         net (fo=1, routed)           0.453    12.923    VGA_CONTROLLER/VGA_BLUE[2]_i_34_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    13.208 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.007    13.215    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_20_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.335 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_15/CO[1]
                         net (fo=1, routed)           0.534    13.869    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_15_n_2
    SLICE_X9Y75          LUT6 (Prop_lut6_I4_O)        0.249    14.118 r  VGA_CONTROLLER/VGA_BLUE[2]_i_5/O
                         net (fo=1, routed)           0.340    14.458    VGA_CONTROLLER/VGA_BLUE[2]_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.097    14.555 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.109    14.664    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.097    14.761 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    14.761    VGA_CONTROLLER_n_15
    SLICE_X8Y74          FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.109    13.095    CLK_VGA
    SLICE_X8Y74          FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.213    13.308    
                         clock uncertainty           -0.072    13.236    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.070    13.306    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 -1.455    

Slack (VIOLATED) :        -1.430ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.664ns  (logic 2.564ns (24.043%)  route 8.100ns (75.957%))
  Logic Levels:           14  (CARRY4=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 13.155 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[1]/Q
                         net (fo=895, routed)         2.557     6.992    VGA_CONTROLLER/p_0_in[1]
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.097     7.089 r  VGA_CONTROLLER/VGA_GREEN[3]_i_7161/O
                         net (fo=1, routed)           0.000     7.089    VGA_CONTROLLER/VGA_GREEN[3]_i_7161_n_0
    SLICE_X55Y12         MUXF7 (Prop_muxf7_I1_O)      0.167     7.256 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3779/O
                         net (fo=1, routed)           0.000     7.256    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3779_n_0
    SLICE_X55Y12         MUXF8 (Prop_muxf8_I1_O)      0.072     7.328 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2024/O
                         net (fo=1, routed)           0.854     8.182    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2024_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.239     8.421 r  VGA_CONTROLLER/VGA_GREEN[3]_i_854/O
                         net (fo=1, routed)           0.000     8.421    VGA_CONTROLLER/VGA_GREEN[3]_i_854_n_0
    SLICE_X47Y21         MUXF7 (Prop_muxf7_I0_O)      0.181     8.602 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_398/O
                         net (fo=1, routed)           0.000     8.602    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_398_n_0
    SLICE_X47Y21         MUXF8 (Prop_muxf8_I0_O)      0.076     8.678 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_173/O
                         net (fo=1, routed)           1.111     9.789    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_173_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.239    10.028 r  VGA_CONTROLLER/VGA_GREEN[3]_i_76/O
                         net (fo=1, routed)           0.809    10.837    VGA_CONTROLLER/VGA_GREEN[3]_i_76_n_0
    SLICE_X14Y48         LUT5 (Prop_lut5_I4_O)        0.097    10.934 r  VGA_CONTROLLER/VGA_GREEN[3]_i_25/O
                         net (fo=29, routed)          1.616    12.549    VGA_CONTROLLER/VGA_GREEN[3]_i_25_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I0_O)        0.097    12.646 r  VGA_CONTROLLER/VGA_RED[2]_i_50/O
                         net (fo=1, routed)           0.000    12.646    VGA_CONTROLLER/VGA_RED[2]_i_50_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.041 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.041    VGA_CONTROLLER/VGA_RED_reg[2]_i_30_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.161 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_17/CO[1]
                         net (fo=1, routed)           0.852    14.013    VGA_CONTROLLER/VGA_RED_reg[2]_i_17_n_2
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.249    14.262 r  VGA_CONTROLLER/VGA_RED[2]_i_5/O
                         net (fo=1, routed)           0.109    14.371    VGA_CONTROLLER/VGA_RED[2]_i_5_n_0
    SLICE_X6Y74          LUT4 (Prop_lut4_I3_O)        0.097    14.468 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.193    14.661    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.097    14.758 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.758    VGA_CONTROLLER_n_16
    SLICE_X7Y74          FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.169    13.155    CLK_VGA
    SLICE_X7Y74          FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.213    13.368    
                         clock uncertainty           -0.072    13.296    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.032    13.328    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 -1.430    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 2.463ns (23.936%)  route 7.827ns (76.064%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.096 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=978, routed)         1.990     6.425    VGA_CONTROLLER/p_0_in[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.097     6.522 r  VGA_CONTROLLER/VGA_GREEN[3]_i_14034/O
                         net (fo=64, routed)          1.281     7.802    VGA_CONTROLLER/VGA_GREEN[3]_i_14034_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.097     7.899 r  VGA_CONTROLLER/VGA_GREEN[3]_i_9366/O
                         net (fo=1, routed)           0.000     7.899    VGA_CONTROLLER/VGA_GREEN[3]_i_9366_n_0
    SLICE_X9Y19          MUXF7 (Prop_muxf7_I0_O)      0.181     8.080 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4663/O
                         net (fo=1, routed)           0.000     8.080    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4663_n_0
    SLICE_X9Y19          MUXF8 (Prop_muxf8_I0_O)      0.076     8.156 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2531/O
                         net (fo=1, routed)           1.048     9.204    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2531_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.239     9.443 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1026/O
                         net (fo=1, routed)           0.000     9.443    VGA_CONTROLLER/VGA_GREEN[3]_i_1026_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I0_O)      0.163     9.606 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_472/O
                         net (fo=1, routed)           0.000     9.606    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_472_n_0
    SLICE_X28Y20         MUXF8 (Prop_muxf8_I1_O)      0.072     9.678 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_206/O
                         net (fo=1, routed)           1.537    11.215    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_206_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I4_O)        0.239    11.454 r  VGA_CONTROLLER/VGA_GREEN[3]_i_94/O
                         net (fo=4, routed)           0.968    12.423    VGA_CONTROLLER/VGA_GREEN[3]_i_94_n_0
    SLICE_X15Y71         LUT4 (Prop_lut4_I0_O)        0.097    12.520 r  VGA_CONTROLLER/VGA_GREEN[3]_i_87/O
                         net (fo=1, routed)           0.000    12.520    VGA_CONTROLLER/VGA_GREEN[3]_i_87_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.915 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.915    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.035 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_14/CO[1]
                         net (fo=1, routed)           0.695    13.730    VGA_CONTROLLER/VGA_GREEN_WAVEFORM7
    SLICE_X15Y76         LUT6 (Prop_lut6_I0_O)        0.249    13.979 r  VGA_CONTROLLER/VGA_GREEN[3]_i_5/O
                         net (fo=2, routed)           0.308    14.286    VGA_CONTROLLER/VGA_GREEN[3]_i_5_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I5_O)        0.097    14.383 r  VGA_CONTROLLER/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.000    14.383    VGA_CONTROLLER_n_14
    SLICE_X15Y76         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.110    13.096    CLK_VGA
    SLICE_X15Y76         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.213    13.309    
                         clock uncertainty           -0.072    13.237    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.030    13.267    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 0.438ns (6.363%)  route 6.446ns (93.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.247 - 9.259 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.213     4.092    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  VGA_CONTROLLER/h_cntr_reg_reg[4]/Q
                         net (fo=197, routed)         3.467     7.901    VGA_CONTROLLER/p_0_in[4]
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.097     7.998 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=44, routed)          2.978    10.976    VGA_CONTROLLER/eqOp2_in
    SLICE_X35Y141        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.261    13.247    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y141        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__0/C
                         clock pessimism              0.159    13.406    
                         clock uncertainty           -0.072    13.334    
    SLICE_X35Y141        FDRE (Setup_fdre_C_R)       -0.314    13.020    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.438ns (6.618%)  route 6.181ns (93.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.117 - 9.259 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.213     4.092    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  VGA_CONTROLLER/h_cntr_reg_reg[4]/Q
                         net (fo=197, routed)         3.467     7.901    VGA_CONTROLLER/p_0_in[4]
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.097     7.998 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=44, routed)          2.713    10.711    VGA_CONTROLLER/eqOp2_in
    SLICE_X32Y16         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.131    13.117    VGA_CONTROLLER/CLK_VGA
    SLICE_X32Y16         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
                         clock pessimism              0.153    13.270    
                         clock uncertainty           -0.072    13.198    
    SLICE_X32Y16         FDRE (Setup_fdre_C_R)       -0.314    12.884    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.438ns (6.555%)  route 6.244ns (93.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.234 - 9.259 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.213     4.092    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  VGA_CONTROLLER/h_cntr_reg_reg[4]/Q
                         net (fo=197, routed)         3.467     7.901    VGA_CONTROLLER/p_0_in[4]
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.097     7.998 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=44, routed)          2.776    10.774    VGA_CONTROLLER/eqOp2_in
    SLICE_X36Y128        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.248    13.234    VGA_CONTROLLER/CLK_VGA
    SLICE_X36Y128        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
                         clock pessimism              0.159    13.393    
                         clock uncertainty           -0.072    13.321    
    SLICE_X36Y128        FDRE (Setup_fdre_C_R)       -0.314    13.007    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.438ns (6.659%)  route 6.140ns (93.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.236 - 9.259 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.213     4.092    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  VGA_CONTROLLER/h_cntr_reg_reg[4]/Q
                         net (fo=197, routed)         3.467     7.901    VGA_CONTROLLER/p_0_in[4]
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.097     7.998 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=44, routed)          2.672    10.670    VGA_CONTROLLER/eqOp2_in
    SLICE_X35Y127        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.250    13.236    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y127        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__2/C
                         clock pessimism              0.159    13.395    
                         clock uncertainty           -0.072    13.323    
    SLICE_X35Y127        FDRE (Setup_fdre_C_R)       -0.314    13.009    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.438ns (6.939%)  route 5.874ns (93.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 13.106 - 9.259 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.213     4.092    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  VGA_CONTROLLER/h_cntr_reg_reg[4]/Q
                         net (fo=197, routed)         3.467     7.901    VGA_CONTROLLER/p_0_in[4]
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.097     7.998 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=44, routed)          2.407    10.405    VGA_CONTROLLER/eqOp2_in
    SLICE_X35Y26         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.120    13.106    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y26         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7/C
                         clock pessimism              0.153    13.259    
                         clock uncertainty           -0.072    13.187    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.314    12.873    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.438ns (6.823%)  route 5.981ns (93.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.240 - 9.259 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.213     4.092    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  VGA_CONTROLLER/h_cntr_reg_reg[4]/Q
                         net (fo=197, routed)         3.467     7.901    VGA_CONTROLLER/p_0_in[4]
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.097     7.998 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=44, routed)          2.514    10.512    VGA_CONTROLLER/eqOp2_in
    SLICE_X24Y127        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.254    13.240    VGA_CONTROLLER/CLK_VGA
    SLICE_X24Y127        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1/C
                         clock pessimism              0.159    13.399    
                         clock uncertainty           -0.072    13.327    
    SLICE_X24Y127        FDRE (Setup_fdre_C_R)       -0.314    13.013    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  2.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.728%)  route 0.187ns (53.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X8Y66          FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  VGA_CONTROLLER/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.187     1.793    VGA_horzSync
    SLICE_X6Y66          FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.855     1.982    CLK_VGA
    SLICE_X6Y66          FDRE                                         r  VGA_HS_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.059     1.563    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.710%)  route 0.119ns (32.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  VGA_CONTROLLER/h_cntr_reg_reg[11]/Q
                         net (fo=23, routed)          0.119     1.698    VGA_CONTROLLER/h_cntr_reg_reg_n_0_[11]
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.821     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    VGA_CONTROLLER/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.001%)  route 0.128ns (33.999%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_CONTROLLER/h_cntr_reg_reg[7]/Q
                         net (fo=73, routed)          0.128     1.708    VGA_CONTROLLER/p_0_in[7]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.822     1.950    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y66         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.105     1.544    VGA_CONTROLLER/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.274ns (67.323%)  route 0.133ns (32.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y72         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  VGA_CONTROLLER/v_cntr_reg_reg[2]/Q
                         net (fo=33, routed)          0.133     1.734    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[2]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.844    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X10Y72         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.820     1.948    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y72         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.134     1.571    VGA_CONTROLLER/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.274ns (63.809%)  route 0.155ns (36.191%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.551     1.434    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y74         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=27, routed)          0.155     1.754    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X10Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X10Y74         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817     1.945    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y74         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.134     1.568    VGA_CONTROLLER/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.274ns (63.765%)  route 0.156ns (36.235%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552     1.435    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y73         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=32, routed)          0.156     1.755    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X10Y73         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.818     1.946    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y73         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.134     1.569    VGA_CONTROLLER/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.186%)  route 0.297ns (67.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552     1.435    VGA_CONTROLLER/CLK_VGA
    SLICE_X11Y73         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  VGA_CONTROLLER/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.297     1.873    VGA_vertSync
    SLICE_X1Y71          FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.851     1.979    CLK_VGA
    SLICE_X1Y71          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism             -0.478     1.501    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.070     1.571    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.310ns (69.979%)  route 0.133ns (30.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y72         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  VGA_CONTROLLER/v_cntr_reg_reg[2]/Q
                         net (fo=33, routed)          0.133     1.734    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[2]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.880 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.880    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X10Y72         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.820     1.948    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y72         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.134     1.571    VGA_CONTROLLER/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (59.051%)  route 0.178ns (40.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  VGA_CONTROLLER/h_cntr_reg_reg[8]/Q
                         net (fo=40, routed)          0.178     1.757    VGA_CONTROLLER/p_0_in[8]
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.821     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    VGA_CONTROLLER/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.310ns (66.608%)  route 0.155ns (33.392%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.551     1.434    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y74         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=27, routed)          0.155     1.754    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X10Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X10Y74         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817     1.945    VGA_CONTROLLER/CLK_VGA
    SLICE_X10Y74         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.134     1.568    VGA_CONTROLLER/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.259       7.667      BUFGCTRL_X0Y2    PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y74      VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y128    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y82     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y47     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y16     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y67     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y52     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y82     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y67     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y88     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y67     VGA_CONTROLLER/h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y67     VGA_CONTROLLER/h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X23Y117    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y141    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y74      VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y87     VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y74     VGA_CONTROLLER/v_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y74     VGA_CONTROLLER/v_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y73     VGA_CONTROLLER/v_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y73     VGA_CONTROLLER/v_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y73     VGA_CONTROLLER/v_cntr_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y73     VGA_CONTROLLER/v_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y74     VGA_CONTROLLER/v_cntr_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y74     VGA_CONTROLLER/v_cntr_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    PIXEL_CLOCK_GENERATOR/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -2.757ns,  Total Violation       -7.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 triggerLevel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.926ns  (logic 1.176ns (40.191%)  route 1.750ns (59.809%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 124.206 - 120.370 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 124.090 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.211   124.090    CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  triggerLevel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.393   124.483 r  triggerLevel_reg[2]/Q
                         net (fo=5, routed)           0.416   124.899    VGA_CONTROLLER/triggerLevel_reg[8][2]
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.097   124.996 r  VGA_CONTROLLER/VGA_GREEN[2]_i_49/O
                         net (fo=1, routed)           0.000   124.996    VGA_CONTROLLER/VGA_GREEN[2]_i_49_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   125.391 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.627   126.018    VGA_CONTROLLER/CONDITION_FOR_TRIGGER_LINE2
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.097   126.115 r  VGA_CONTROLLER/VGA_GREEN[2]_i_9/O
                         net (fo=1, routed)           0.486   126.601    VGA_CONTROLLER/VGA_GREEN[2]_i_9_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.097   126.698 r  VGA_CONTROLLER/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.221   126.919    VGA_CONTROLLER/VGA_GREEN[2]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.097   127.016 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   127.016    VGA_CONTROLLER_n_17
    SLICE_X8Y74          FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.109   124.206    CLK_VGA
    SLICE_X8Y74          FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.153   124.359    
                         clock uncertainty           -0.170   124.189    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.070   124.259    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        124.259    
                         arrival time                        -127.016    
  -------------------------------------------------------------------
                         slack                                 -2.757    

Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 target2xPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.890ns  (logic 1.131ns (39.128%)  route 1.759ns (60.872%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 124.206 - 120.370 ) 
    Source Clock Delay      (SCD):    4.088ns = ( 124.088 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.209   124.088    CLK_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  target2xPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.341   124.429 r  target2xPos_reg[5]/Q
                         net (fo=1, routed)           0.494   124.923    VGA_CONTROLLER/target2xPos_reg[11][5]
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.097   125.020 r  VGA_CONTROLLER/VGA_GREEN[2]_i_52/O
                         net (fo=1, routed)           0.000   125.020    VGA_CONTROLLER/VGA_GREEN[2]_i_52_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   125.422 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_25/CO[3]
                         net (fo=2, routed)           0.817   126.239    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_25_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.097   126.336 r  VGA_CONTROLLER/VGA_BLUE[2]_i_5/O
                         net (fo=1, routed)           0.340   126.676    VGA_CONTROLLER/VGA_BLUE[2]_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.097   126.773 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.109   126.882    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.097   126.979 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   126.979    VGA_CONTROLLER_n_15
    SLICE_X8Y74          FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.109   124.206    CLK_VGA
    SLICE_X8Y74          FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.153   124.359    
                         clock uncertainty           -0.170   124.189    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.070   124.259    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        124.259    
                         arrival time                        -126.979    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (VIOLATED) :        -2.424ns  (required time - arrival time)
  Source:                 target3xPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.558ns  (logic 0.916ns (35.814%)  route 1.642ns (64.186%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 124.266 - 120.370 ) 
    Source Clock Delay      (SCD):    4.147ns = ( 124.147 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.268   124.147    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  target3xPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.341   124.488 r  target3xPos_reg[11]/Q
                         net (fo=1, routed)           0.744   125.232    VGA_CONTROLLER/target3xPos_reg[11][11]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.097   125.329 r  VGA_CONTROLLER/VGA_GREEN[2]_i_40/O
                         net (fo=1, routed)           0.000   125.329    VGA_CONTROLLER/VGA_GREEN[2]_i_40_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284   125.613 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.560   126.173    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_13_n_0
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.097   126.270 r  VGA_CONTROLLER/VGA_GREEN[2]_i_3/O
                         net (fo=2, routed)           0.338   126.608    VGA_CONTROLLER/VGA_GREEN[2]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I1_O)        0.097   126.705 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   126.705    VGA_CONTROLLER_n_16
    SLICE_X7Y74          FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          1.169   124.266    CLK_VGA
    SLICE_X7Y74          FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.153   124.419    
                         clock uncertainty           -0.170   124.249    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.032   124.281    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        124.281    
                         arrival time                        -126.705    
  -------------------------------------------------------------------
                         slack                                 -2.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 target1xPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.428ns (49.244%)  route 0.441ns (50.756%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.578     1.461    CLK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  target1xPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  target1xPos_reg[2]/Q
                         net (fo=1, routed)           0.055     1.657    VGA_CONTROLLER/target1xPos_reg[11][2]
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.045     1.702 r  VGA_CONTROLLER/VGA_RED[2]_i_9/O
                         net (fo=1, routed)           0.000     1.702    VGA_CONTROLLER/VGA_RED[2]_i_9_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.854 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           0.285     2.140    VGA_CONTROLLER/VGA_RED_reg[2]_i_3_n_0
    SLICE_X6Y74          LUT4 (Prop_lut4_I0_O)        0.045     2.185 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.101     2.285    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.045     2.330 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.330    VGA_CONTROLLER_n_16
    SLICE_X7Y74          FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.845     1.973    CLK_VGA
    SLICE_X7Y74          FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.729    
                         clock uncertainty            0.170     1.899    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.092     1.991    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 target4yPos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.391ns (42.786%)  route 0.523ns (57.214%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  target4yPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  target4yPos_reg[7]/Q
                         net (fo=2, routed)           0.147     1.726    VGA_CONTROLLER/target4yPos_reg[7][7]
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  VGA_CONTROLLER/VGA_BLUE[2]_i_6/O
                         net (fo=1, routed)           0.000     1.771    VGA_CONTROLLER/VGA_BLUE[2]_i_6_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.886 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.326     2.211    VGA_CONTROLLER/CONDITION_FOR_TARGET_43
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.045     2.256 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.050     2.306    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.045     2.351 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.351    VGA_CONTROLLER_n_15
    SLICE_X8Y74          FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817     1.945    CLK_VGA
    SLICE_X8Y74          FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.701    
                         clock uncertainty            0.170     1.871    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     1.992    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 target2xPos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.430ns (37.091%)  route 0.729ns (62.909%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  target2xPos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  target2xPos_reg[10]/Q
                         net (fo=1, routed)           0.103     1.682    VGA_CONTROLLER/target2xPos_reg[11][10]
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.727 r  VGA_CONTROLLER/VGA_GREEN[2]_i_50/O
                         net (fo=1, routed)           0.000     1.727    VGA_CONTROLLER/VGA_GREEN[2]_i_50_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.836 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_25/CO[3]
                         net (fo=2, routed)           0.280     2.115    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_25_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.045     2.160 r  VGA_CONTROLLER/VGA_GREEN[2]_i_9/O
                         net (fo=1, routed)           0.219     2.379    VGA_CONTROLLER/VGA_GREEN[2]_i_9_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.045     2.424 r  VGA_CONTROLLER/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.127     2.552    VGA_CONTROLLER/VGA_GREEN[2]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.045     2.597 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.597    VGA_CONTROLLER_n_17
    SLICE_X8Y74          FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817     1.945    CLK_VGA
    SLICE_X8Y74          FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.701    
                         clock uncertainty            0.170     1.871    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     1.992    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.605    





