Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../VGA_module.v" in library work
Compiling verilog file "../TIME_module.v" in library work
Module <vga> compiled
Compiling verilog file "../SEL_module.v" in library work
Module <timing> compiled
Compiling verilog file "../OUT_module.v" in library work
Module <sel> compiled
Compiling verilog file "../MUX_module.v" in library work
Module <out> compiled
Compiling verilog file "../MEM_module.v" in library work
Module <mux> compiled
Compiling verilog file "../CLK_module.v" in library work
Module <mem> compiled
Compiling verilog file "../TOP_module.v" in library work
Module <clk> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work> with parameters.
	DISABLE = "00000000000000000000000000000000"
	ENABLE = "00000000000000000000000000000001"
	H_VIZ = "00000000000000000000001010000000"
	RESET = "00000000000000000000000000000000"
	V_VIZ = "00000000000000000000000111100000"

Analyzing hierarchy for module <clk> in library <work>.

Analyzing hierarchy for module <vga> in library <work> with parameters.
	DISABLE = "00000000000000000000000000000000"
	ENABLE = "00000000000000000000000000000001"
	H_BP = "00000000000000000000000000110000"
	H_FP = "00000000000000000000000000010000"
	H_PULSE = "00000000000000000000000001100000"
	H_SYNC = "00000000000000000000001100100000"
	H_VIZ = "00000000000000000000001010000000"
	RESET = "00000000000000000000000000000000"
	V_BP = "00000000000000000000000000100001"
	V_FP = "00000000000000000000000000001010"
	V_PULSE = "00000000000000000000000000000010"
	V_SYNC = "00000000000000000000001000001101"
	V_VIZ = "00000000000000000000000111100000"

Analyzing hierarchy for module <timing> in library <work> with parameters.
	DISABLE = "00000000000000000000000000000000"
	EIGTH = "00000000000000000000000000001000"
	ENABLE = "00000000000000000000000000000001"
	FIFTY_SEC = "01001010100000010111110010000000"
	FIVE = "00000000000000000000000000000101"
	FOUR = "00000000000000000000000000000100"
	FOURTY_SEC = "00111011100110101100101000000000"
	NINE = "00000000000000000000000000001001"
	ONE = "00000000000000000000000000000001"
	ONE_MIN = "01011001011010000010111100000000"
	ONE_SEC = "00000001011111010111100001000000"
	RESET = "00000000000000000000000000000000"
	SEVEN = "00000000000000000000000000000111"
	SIX = "00000000000000000000000000000110"
	TEN = "00000000000000000000000000001010"
	TEN_SEC = "00001110111001101011001010000000"
	THIRTY_SEC = "00101100101101000001011110000000"
	THREE = "00000000000000000000000000000011"
	TWENTY_SEC = "00011101110011010110010100000000"
	TWO = "00000000000000000000000000000010"
	ZERO = "00000000000000000000000000000000"

Analyzing hierarchy for module <mux> in library <work> with parameters.
	DISABLE = "00000000000000000000000000000000"
	ENABLE = "00000000000000000000000000000001"
	NULL = "00000000000000000000000000001111"
	RESET = "00000000000000000000000000000000"
	SEL_MIN = "00000000000000000000000000000011"
	SEL_NULL = "00000000000000000000000000000000"
	SEL_SEC = "00000000000000000000000000000001"
	SEL_TEN_SEC = "00000000000000000000000000000010"

Analyzing hierarchy for module <sel> in library <work> with parameters.
	CHAR_HEIGTH = "00000000000000000000000000100000"
	CHAR_WIDTH = "00000000000000000000000000100000"
	DIGIT_DELAY = "00000000000000000000000000000011"
	DISABLE = "00000000000000000000000000000000"
	EIGTH = "00000000000000000000000000001000"
	ENABLE = "00000000000000000000000000000001"
	ENABLE_MEM_DELAY = "00000000000000000000000000000010"
	FIVE = "00000000000000000000000000000101"
	FOUR = "00000000000000000000000000000100"
	H_LEFT_POS_PERIOD_DEC = "00000000000000000000000011001000"
	H_LEFT_POS_PERIOD_MIN = "00000000000000000000000001100100"
	H_LEFT_POS_PERIOD_SEC = "00000000000000000000000100101100"
	H_RIGHT_POS_PERIOD_DEC = "00000000000000000000000011101000"
	H_RIGHT_POS_PERIOD_MIN = "00000000000000000000000010000100"
	H_RIGHT_POS_PERIOD_SEC = "00000000000000000000000101001100"
	NINE = "00000000000000000000000000001001"
	NULL = "00000000000000000000000000000000"
	ONE = "00000000000000000000000000000001"
	RESET = "00000000000000000000000000000000"
	SEL_MIN = "00000000000000000000000000000011"
	SEL_SEC = "00000000000000000000000000000001"
	SEL_TEN_SEC = "00000000000000000000000000000010"
	SEVEN = "00000000000000000000000000000111"
	SIX = "00000000000000000000000000000110"
	TEN = "00000000000000000000000000001010"
	THREE = "00000000000000000000000000000011"
	TWO = "00000000000000000000000000000010"
	V_BOT_POS_PERIOD_TIMER = "00000000000000000000000010000100"
	V_TOP_POS_PERIOD_TIMER = "00000000000000000000000001100100"
	ZERO = "00000000000000000000000000000000"

Analyzing hierarchy for module <mem> in library <work> with parameters.
	DISABLE = "00000000000000000000000000000000"
	EIGTH = "00000000000000000000000000001000"
	ENABLE = "00000000000000000000000000000001"
	FIVE = "00000000000000000000000000000101"
	FOUR = "00000000000000000000000000000100"
	NINE = "00000000000000000000000000001001"
	NULL = "00000000000000000000000000001111"
	ONE = "00000000000000000000000000000001"
	RESET = "00000000000000000000000000000000"
	SEVEN = "00000000000000000000000000000111"
	SIX = "00000000000000000000000000000110"
	TEN = "00000000000000000000000000001010"
	THREE = "00000000000000000000000000000011"
	TWO = "00000000000000000000000000000010"
	ZERO = "00000000000000000000000000000000"

Analyzing hierarchy for module <out> in library <work> with parameters.
	BLACK = "00000000000000000000000000000000"
	DISABLE = "00000000000000000000000000000000"
	ENABLE = "00000000000000000000000000000001"
	RESET = "00000000000000000000000000000000"
	WHITE = "00000000000000000000000011111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
	DISABLE = 32'sb00000000000000000000000000000000
	ENABLE = 32'sb00000000000000000000000000000001
	H_VIZ = 32'b00000000000000000000001010000000
	RESET = 32'sb00000000000000000000000000000000
	V_VIZ = 32'b00000000000000000000000111100000
Module <Top> is correct for synthesis.
 
Analyzing module <clk> in library <work>.
Module <clk> is correct for synthesis.
 
Analyzing module <vga> in library <work>.
	DISABLE = 32'sb00000000000000000000000000000000
	ENABLE = 32'sb00000000000000000000000000000001
	H_BP = 32'b00000000000000000000000000110000
	H_FP = 32'b00000000000000000000000000010000
	H_PULSE = 32'b00000000000000000000000001100000
	H_SYNC = 32'b00000000000000000000001100100000
	H_VIZ = 32'b00000000000000000000001010000000
	RESET = 32'sb00000000000000000000000000000000
	V_BP = 32'b00000000000000000000000000100001
	V_FP = 32'b00000000000000000000000000001010
	V_PULSE = 32'b00000000000000000000000000000010
	V_SYNC = 32'b00000000000000000000001000001101
	V_VIZ = 32'b00000000000000000000000111100000
Module <vga> is correct for synthesis.
 
Analyzing module <timing> in library <work>.
	DISABLE = 32'sb00000000000000000000000000000000
	EIGTH = 32'b00000000000000000000000000001000
	ENABLE = 32'sb00000000000000000000000000000001
	FIFTY_SEC = 32'b01001010100000010111110010000000
	FIVE = 32'b00000000000000000000000000000101
	FOUR = 32'b00000000000000000000000000000100
	FOURTY_SEC = 32'b00111011100110101100101000000000
	NINE = 32'b00000000000000000000000000001001
	ONE = 32'b00000000000000000000000000000001
	ONE_MIN = 32'b01011001011010000010111100000000
	ONE_SEC = 32'b00000001011111010111100001000000
	RESET = 32'sb00000000000000000000000000000000
	SEVEN = 32'b00000000000000000000000000000111
	SIX = 32'b00000000000000000000000000000110
	TEN = 32'b00000000000000000000000000001010
	TEN_SEC = 32'b00001110111001101011001010000000
	THIRTY_SEC = 32'b00101100101101000001011110000000
	THREE = 32'b00000000000000000000000000000011
	TWENTY_SEC = 32'b00011101110011010110010100000000
	TWO = 32'b00000000000000000000000000000010
	ZERO = 32'b00000000000000000000000000000000
Module <timing> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
	DISABLE = 32'sb00000000000000000000000000000000
	ENABLE = 32'sb00000000000000000000000000000001
	NULL = 32'b00000000000000000000000000001111
	RESET = 32'sb00000000000000000000000000000000
	SEL_MIN = 32'b00000000000000000000000000000011
	SEL_NULL = 32'b00000000000000000000000000000000
	SEL_SEC = 32'b00000000000000000000000000000001
	SEL_TEN_SEC = 32'b00000000000000000000000000000010
Module <mux> is correct for synthesis.
 
Analyzing module <sel> in library <work>.
	CHAR_HEIGTH = 32'b00000000000000000000000000100000
	CHAR_WIDTH = 32'b00000000000000000000000000100000
	DIGIT_DELAY = 32'sb00000000000000000000000000000011
	DISABLE = 32'sb00000000000000000000000000000000
	EIGTH = 32'b00000000000000000000000000001000
	ENABLE = 32'sb00000000000000000000000000000001
	ENABLE_MEM_DELAY = 32'sb00000000000000000000000000000010
	FIVE = 32'b00000000000000000000000000000101
	FOUR = 32'b00000000000000000000000000000100
	H_LEFT_POS_PERIOD_DEC = 32'sb00000000000000000000000011001000
	H_LEFT_POS_PERIOD_MIN = 32'sb00000000000000000000000001100100
	H_LEFT_POS_PERIOD_SEC = 32'sb00000000000000000000000100101100
	H_RIGHT_POS_PERIOD_DEC = 32'sb00000000000000000000000011101000
	H_RIGHT_POS_PERIOD_MIN = 32'sb00000000000000000000000010000100
	H_RIGHT_POS_PERIOD_SEC = 32'sb00000000000000000000000101001100
	NINE = 32'b00000000000000000000000000001001
	NULL = 32'b00000000000000000000000000000000
	ONE = 32'b00000000000000000000000000000001
	RESET = 32'sb00000000000000000000000000000000
	SEL_MIN = 32'b00000000000000000000000000000011
	SEL_SEC = 32'b00000000000000000000000000000001
	SEL_TEN_SEC = 32'b00000000000000000000000000000010
	SEVEN = 32'b00000000000000000000000000000111
	SIX = 32'b00000000000000000000000000000110
	TEN = 32'b00000000000000000000000000001010
	THREE = 32'b00000000000000000000000000000011
	TWO = 32'b00000000000000000000000000000010
	V_BOT_POS_PERIOD_TIMER = 32'sb00000000000000000000000010000100
	V_TOP_POS_PERIOD_TIMER = 32'sb00000000000000000000000001100100
	ZERO = 32'b00000000000000000000000000000000
Module <sel> is correct for synthesis.
 
Analyzing module <mem> in library <work>.
	DISABLE = 32'sb00000000000000000000000000000000
	EIGTH = 32'b00000000000000000000000000001000
	ENABLE = 32'sb00000000000000000000000000000001
	FIVE = 32'b00000000000000000000000000000101
	FOUR = 32'b00000000000000000000000000000100
	NINE = 32'b00000000000000000000000000001001
	NULL = 32'b00000000000000000000000000001111
	ONE = 32'b00000000000000000000000000000001
	RESET = 32'sb00000000000000000000000000000000
	SEVEN = 32'b00000000000000000000000000000111
	SIX = 32'b00000000000000000000000000000110
	TEN = 32'b00000000000000000000000000001010
	THREE = 32'b00000000000000000000000000000011
	TWO = 32'b00000000000000000000000000000010
	ZERO = 32'b00000000000000000000000000000000
Module <mem> is correct for synthesis.
 
Analyzing module <out> in library <work>.
	BLACK = 32'b00000000000000000000000000000000
	DISABLE = 32'sb00000000000000000000000000000000
	ENABLE = 32'sb00000000000000000000000000000001
	RESET = 32'sb00000000000000000000000000000000
	WHITE = 32'b00000000000000000000000011111111
Module <out> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <mem_nr_1<0>> in unit <mem> has a constant value of 00000000000000000000000111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<1>> in unit <mem> has a constant value of 00000000000000000000011111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<2>> in unit <mem> has a constant value of 00000000000000000001111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<3>> in unit <mem> has a constant value of 00000000000000000111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<4>> in unit <mem> has a constant value of 00000000000000011111111100111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<5>> in unit <mem> has a constant value of 00000000000001111111110000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<6>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<7>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<8>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<9>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<10>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<11>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<12>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<13>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<14>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<15>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<16>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<17>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<18>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<19>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<20>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<21>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<22>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<23>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<24>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<25>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<26>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<27>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<28>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<29>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<30>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_1<31>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<3>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<4>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<5>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<6>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<7>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<8>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<9>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<10>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<11>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<12>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<13>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<14>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<15>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<16>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<17>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<18>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<19>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<20>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<21>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<22>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<23>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<24>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<25>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<26>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<27>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<28>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_0<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<3>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<4>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<5>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<6>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<7>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<8>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<9>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<10>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<11>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<12>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<18>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<19>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<20>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<21>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<22>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<23>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<24>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<25>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<26>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<27>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<28>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_2<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<3>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<4>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<5>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<6>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<7>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<8>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<9>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<10>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<11>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<12>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<18>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<19>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<20>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<21>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<22>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<23>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<24>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<25>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<26>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<27>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<28>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_3<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<0>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<1>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<2>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<3>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<4>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<5>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<6>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<7>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<8>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<9>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<10>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<11>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<12>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<18>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<19>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<20>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<21>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<22>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<23>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<24>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<25>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<26>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<27>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<28>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<29>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<30>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_4<31>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<3>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<4>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<5>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<6>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<7>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<8>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<9>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<10>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<11>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<12>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<18>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<19>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<20>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<21>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<22>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<23>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<24>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<25>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<26>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<27>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<28>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_5<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<3>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<4>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<5>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<6>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<7>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<8>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<9>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<10>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<11>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<12>> in unit <mem> has a constant value of 11111100000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<18>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<19>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<20>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<21>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<22>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<23>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<24>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<25>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<26>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<27>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<28>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_6<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<3>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<4>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<5>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<6>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<7>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<8>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<9>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<10>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<11>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<12>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<13>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<14>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<15>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<16>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<17>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<18>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<19>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<20>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<21>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<22>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<23>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<24>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<25>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<26>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<27>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<28>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<29>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<30>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_7<31>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<3>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<4>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<5>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<6>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<7>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<8>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<9>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<10>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<11>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<12>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<18>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<19>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<20>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<21>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<22>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<23>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<24>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<25>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<26>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<27>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<28>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_8<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<0>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<1>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<2>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<3>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<4>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<5>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<6>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<7>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<8>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<9>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<10>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<11>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<12>> in unit <mem> has a constant value of 11111100000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<13>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<14>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<15>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<16>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<17>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<18>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<19>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<20>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<21>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<22>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<23>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<24>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<25>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<26>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<27>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<28>> in unit <mem> has a constant value of 00000000000000000000000000111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<29>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<30>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_nr_9<31>> in unit <mem> has a constant value of 11111111111111111111111111111111 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk>.
    Related source file is "../CLK_module.v".
    Found 1-bit register for signal <clk_25_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk> synthesized.


Synthesizing Unit <vga>.
    Related source file is "../VGA_module.v".
    Found 1-bit register for signal <h_out_ff>.
    Found 10-bit adder for signal <h_poz_d$addsub0000> created at line 100.
    Found 10-bit register for signal <h_poz_ff>.
    Found 10-bit adder for signal <h_x_d$addsub0000> created at line 113.
    Found 10-bit comparator greatequal for signal <h_x_d$cmp_ge0000> created at line 110.
    Found 10-bit comparator less for signal <h_x_d$cmp_lt0000> created at line 110.
    Found 10-bit register for signal <h_x_ff>.
    Found 1-bit register for signal <v_out_ff>.
    Found 10-bit adder for signal <v_poz_d$addsub0000> created at line 95.
    Found 10-bit register for signal <v_poz_ff>.
    Found 10-bit adder for signal <v_y_d$addsub0000> created at line 119.
    Found 10-bit comparator greatequal for signal <v_y_d$cmp_ge0000> created at line 115.
    Found 10-bit comparator less for signal <v_y_d$cmp_lt0000> created at line 115.
    Found 10-bit register for signal <v_y_ff>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <vga> synthesized.


Synthesizing Unit <timing>.
    Related source file is "../TIME_module.v".
    Found 3-bit register for signal <dec_digit_ff>.
    Found 4-bit adder for signal <min_cnt_d$addsub0000> created at line 105.
    Found 4-bit register for signal <min_cnt_ff>.
    Found 4-bit register for signal <min_digit_ff>.
    Found 31-bit adder for signal <period_cnt_d$addsub0000> created at line 118.
    Found 31-bit register for signal <period_cnt_ff>.
    Found 4-bit adder for signal <sec_cnt_d$addsub0000> created at line 115.
    Found 4-bit register for signal <sec_cnt_ff>.
    Found 4-bit register for signal <sec_digit_ff>.
    Found 3-bit adder for signal <ten_cnt_d$addsub0000> created at line 111.
    Found 3-bit register for signal <ten_cnt_ff>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <timing> synthesized.


Synthesizing Unit <mux>.
    Related source file is "../MUX_module.v".
    Found 4-bit 4-to-1 multiplexer for signal <digit_d>.
    Found 4-bit register for signal <digit_ff>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <sel>.
    Related source file is "../SEL_module.v".
    Found 32-bit shifter logical left for signal <$shift0000> created at line 151.
    Found 10-bit comparator greatequal for signal <digit_sel_d$cmp_ge0000> created at line 103.
    Found 10-bit comparator greatequal for signal <digit_sel_d$cmp_ge0001> created at line 104.
    Found 10-bit comparator greatequal for signal <digit_sel_d$cmp_ge0002> created at line 107.
    Found 10-bit comparator greatequal for signal <digit_sel_d$cmp_ge0003> created at line 110.
    Found 10-bit comparator less for signal <digit_sel_d$cmp_lt0000> created at line 103.
    Found 10-bit comparator less for signal <digit_sel_d$cmp_lt0001> created at line 104.
    Found 10-bit comparator less for signal <digit_sel_d$cmp_lt0002> created at line 107.
    Found 10-bit comparator less for signal <digit_sel_d$cmp_lt0003> created at line 110.
    Found 2-bit register for signal <digit_sel_ff>.
    Found 10-bit comparator greatequal for signal <en_mem_d$cmp_ge0000> created at line 114.
    Found 10-bit comparator greatequal for signal <en_mem_d$cmp_ge0001> created at line 117.
    Found 10-bit comparator greatequal for signal <en_mem_d$cmp_ge0002> created at line 120.
    Found 1-bit register for signal <en_mem_ff>.
    Found 5-bit adder for signal <h_map_d$addsub0000> created at line 144.
    Found 5-bit register for signal <h_map_ff>.
    Found 10-bit comparator greatequal for signal <old_h_map_d_3$cmp_ge0000> created at line 132.
    Found 1-bit register for signal <pixel_out_ff>.
    Found 5-bit adder for signal <v_map_d$addsub0000> created at line 134.
    Found 5-bit register for signal <v_map_ff>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <sel> synthesized.


Synthesizing Unit <mem>.
    Related source file is "../MEM_module.v".
    Found 32x320-bit ROM for signal <line_in$rom0000>.
    Found 32-bit register for signal <line_out_ff>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <mem> synthesized.


Synthesizing Unit <out>.
    Related source file is "../OUT_module.v".
    Found 8-bit register for signal <color_out_ff>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <out> synthesized.


Synthesizing Unit <Top>.
    Related source file is "../TOP_module.v".
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x320-bit ROM                                        : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 4
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
# Registers                                            : 22
 1-bit register                                        : 5
 10-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 2
 31-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 5
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 10
 10-bit comparator less                                : 6
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <color_out_ff_0> in Unit <DUT_OUT> is equivalent to the following 7 FFs/Latches, which will be removed : <color_out_ff_1> <color_out_ff_2> <color_out_ff_3> <color_out_ff_4> <color_out_ff_5> <color_out_ff_6> <color_out_ff_7> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x320-bit ROM                                        : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 4
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 16
 10-bit comparator greatequal                          : 10
 10-bit comparator less                                : 6
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <color_out_ff_0> in Unit <out> is equivalent to the following 7 FFs/Latches, which will be removed : <color_out_ff_1> <color_out_ff_2> <color_out_ff_3> <color_out_ff_4> <color_out_ff_5> <color_out_ff_6> <color_out_ff_7> 

Optimizing unit <Top> ...

Optimizing unit <vga> ...

Optimizing unit <timing> ...

Optimizing unit <mux> ...

Optimizing unit <sel> ...

Optimizing unit <mem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 5.
FlipFlop DUT_MUX/digit_ff_3 has been replicated 1 time(s)
FlipFlop DUT_SEL/h_map_ff_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 149
 Flip-Flops                                            : 149

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 605
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 66
#      LUT2                        : 72
#      LUT2_D                      : 4
#      LUT2_L                      : 13
#      LUT3                        : 49
#      LUT3_D                      : 8
#      LUT3_L                      : 4
#      LUT4                        : 165
#      LUT4_D                      : 26
#      LUT4_L                      : 20
#      MUXCY                       : 74
#      MUXF5                       : 25
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 149
#      FDC                         : 144
#      FDP                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      227  out of   4656     4%  
 Number of Slice Flip Flops:            149  out of   9312     1%  
 Number of 4 input LUTs:                433  out of   9312     4%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_top                            | BUFGP                  | 1     |
DUT_CLK/clk_25_out1                | BUFG                   | 148   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_top                            | IBUF                   | 149   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.843ns (Maximum Frequency: 146.127MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_top'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            DUT_CLK/clk_25_out (FF)
  Destination:       DUT_CLK/clk_25_out (FF)
  Source Clock:      clk_top rising
  Destination Clock: clk_top rising

  Data Path: DUT_CLK/clk_25_out to DUT_CLK/clk_25_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.380  DUT_CLK/clk_25_out (DUT_CLK/clk_25_out1)
     INV:I->O              1   0.612   0.357  DUT_CLK/clk_25_out_not00011_INV_0 (DUT_CLK/clk_25_out_not0001)
     FDC:D                     0.268          DUT_CLK/clk_25_out
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DUT_CLK/clk_25_out1'
  Clock period: 6.843ns (frequency: 146.127MHz)
  Total number of paths / destination ports: 6070 / 148
-------------------------------------------------------------------------
Delay:               6.843ns (Levels of Logic = 5)
  Source:            DUT_SEL/v_map_ff_2 (FF)
  Destination:       DUT_MEM/line_out_ff_9 (FF)
  Source Clock:      DUT_CLK/clk_25_out1 rising
  Destination Clock: DUT_CLK/clk_25_out1 rising

  Data Path: DUT_SEL/v_map_ff_2 to DUT_MEM/line_out_ff_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.514   1.016  DUT_SEL/v_map_ff_2 (DUT_SEL/v_map_ff_2)
     LUT4:I0->O            2   0.612   0.449  DUT_MEM/Mrom_line_in_rom0000101_SW1 (N141)
     LUT4:I1->O            1   0.612   0.387  DUT_MEM/line_out_ff_mux0000<10>20 (DUT_MEM/line_out_ff_mux0000<10>20)
     LUT4:I2->O            2   0.612   0.383  DUT_MEM/line_out_ff_mux0000<10>256 (DUT_MEM/line_out_ff_mux0000<10>256)
     LUT4_D:I3->O          9   0.612   0.766  DUT_MEM/line_out_ff_mux0000<10>2131 (DUT_MEM/N4)
     LUT2:I1->O            1   0.612   0.000  DUT_MEM/line_out_ff_mux0000<9>26 (DUT_MEM/line_out_ff_mux0000<9>)
     FDC:D                     0.268          DUT_MEM/line_out_ff_9
    ----------------------------------------
    Total                      6.843ns (3.842ns logic, 3.001ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DUT_CLK/clk_25_out1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            DUT_OUT/color_out_ff_0 (FF)
  Destination:       display_out<7> (PAD)
  Source Clock:      DUT_CLK/clk_25_out1 rising

  Data Path: DUT_OUT/color_out_ff_0 to display_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.514   0.643  DUT_OUT/color_out_ff_0 (DUT_OUT/color_out_ff_0)
     OBUF:I->O                 3.169          display_out_7_OBUF (display_out<7>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.59 secs
 
--> 

Total memory usage is 262004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  322 (   0 filtered)

