                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module ALU_TOP
ALU_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Labs/Lab_DFT_1/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Lab_DFT_1/std_cells
lappend search_path /home/IC/Labs/Lab_DFT_1/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Lab_DFT_1/std_cells /home/IC/Labs/Lab_DFT_1/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format ARITHMETIC_UNIT.v
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/ARITHMETIC_UNIT.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/ARITHMETIC_UNIT.v

Statistics for case statements in always block at line 44 in file
	'/home/IC/Labs/Lab_DFT_1/rtl/ARITHMETIC_UNIT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ARITHMETIC_UNIT line 26 in file
		'/home/IC/Labs/Lab_DFT_1/rtl/ARITHMETIC_UNIT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Carry_OUT_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   Arith_Flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Arith_OUT_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/ARITHMETIC_UNIT.db:ARITHMETIC_UNIT'
Loaded 1 design.
Current design is 'ARITHMETIC_UNIT'.
ARITHMETIC_UNIT
read_file -format $file_format CMP_UNIT.v
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/CMP_UNIT.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/CMP_UNIT.v

Statistics for case statements in always block at line 36 in file
	'/home/IC/Labs/Lab_DFT_1/rtl/CMP_UNIT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CMP_UNIT line 20 in file
		'/home/IC/Labs/Lab_DFT_1/rtl/CMP_UNIT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     CMP_OUT_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    CMP_Flag_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/CMP_UNIT.db:CMP_UNIT'
Loaded 1 design.
Current design is 'CMP_UNIT'.
CMP_UNIT
read_file -format $file_format Decoder.v
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/Decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/Decoder.v

Statistics for case statements in always block at line 8 in file
	'/home/IC/Labs/Lab_DFT_1/rtl/Decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/Decoder.db:Decoder'
Loaded 1 design.
Current design is 'Decoder'.
Decoder
read_file -format $file_format mux2X1.v
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
read_file -format $file_format LOGIC_UNIT.v
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/LOGIC_UNIT.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/LOGIC_UNIT.v

Statistics for case statements in always block at line 39 in file
	'/home/IC/Labs/Lab_DFT_1/rtl/LOGIC_UNIT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LOGIC_UNIT line 23 in file
		'/home/IC/Labs/Lab_DFT_1/rtl/LOGIC_UNIT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Logic_OUT_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Logic_Flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/LOGIC_UNIT.db:LOGIC_UNIT'
Loaded 1 design.
Current design is 'LOGIC_UNIT'.
LOGIC_UNIT
read_file -format $file_format SHIFT_UNIT.v
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/SHIFT_UNIT.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/SHIFT_UNIT.v

Statistics for case statements in always block at line 40 in file
	'/home/IC/Labs/Lab_DFT_1/rtl/SHIFT_UNIT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SHIFT_UNIT line 24 in file
		'/home/IC/Labs/Lab_DFT_1/rtl/SHIFT_UNIT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Shift_OUT_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Shift_Flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/SHIFT_UNIT.db:SHIFT_UNIT'
Loaded 1 design.
Current design is 'SHIFT_UNIT'.
SHIFT_UNIT
read_file -format $file_format ALU_TOP.v
Loading verilog file '/home/IC/Labs/Lab_DFT_1/rtl/ALU_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_DFT_1/rtl/ALU_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Lab_DFT_1/rtl/ALU_TOP.db:ALU_TOP'
Loaded 1 design.
Current design is 'ALU_TOP'.
ALU_TOP
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'ALU_TOP'.
{ALU_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'ALU_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /home/IC/Labs/Lab_DFT_1/rtl/ALU_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Aug 29 18:49:40 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'ARITHMETIC_UNIT', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'ARITHMETIC_UNIT', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'ARITHMETIC_UNIT', cell 'C185' does not drive any nets. (LINT-1)
Warning: In design 'ARITHMETIC_UNIT', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'CMP_UNIT', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'CMP_UNIT', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'CMP_UNIT', cell 'C86' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_TOP', port 'SO' is not connected to any nets. (LINT-28)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 10 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design ALU_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CMP_UNIT'
Information: The register 'CMP_OUT_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'SHIFT_UNIT'
  Processing 'LOGIC_UNIT'
  Processing 'ARITHMETIC_UNIT'
  Processing 'Decoder'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'ALU_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CMP_UNIT_DW01_cmp6_0'
  Processing 'ARITHMETIC_UNIT_DW_div_uns_0'
  Processing 'ARITHMETIC_UNIT_DW01_sub_0'
  Processing 'ARITHMETIC_UNIT_DW01_add_0'
  Processing 'ARITHMETIC_UNIT_DW02_mult_0'
  Processing 'ARITHMETIC_UNIT_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  603141.5      0.00       0.0    7699.7                          
    0:00:05  603141.5      0.00       0.0    7699.7                          
    0:00:05  603141.5      0.00       0.0    7699.7                          
    0:00:05  603141.5      0.00       0.0    7699.7                          
    0:00:05  603141.5      0.00       0.0    7699.7                          
    0:00:06  576230.8     24.19      47.3    7656.1                          
    0:00:06  577905.2      7.34       8.5    7643.6                          
    0:00:06  578513.5      4.32       4.3    7623.5                          
    0:00:07  579421.9      2.24       2.2    7623.5                          
    0:00:07  579073.6      0.99       1.0    7623.0                          
    0:00:07  579091.3      0.88       0.9    7623.0                          
    0:00:07  579105.4      0.78       0.8    7623.0                          
    0:00:07  579090.1      0.87       0.9    7623.0                          
    0:00:07  579091.3      0.88       0.9    7623.0                          
    0:00:07  579105.4      0.78       0.8    7623.0                          
    0:00:07  579105.4      0.78       0.8    7623.0                          
    0:00:07  579105.4      0.78       0.8    7623.0                          
    0:00:07  579105.4      0.78       0.8    7623.0                          
    0:00:07  579138.3      0.30       0.3    7619.8                          
    0:00:07  579144.2      0.30       0.3    7618.3                          
    0:00:07  579144.2      0.30       0.3    7618.2                          
    0:00:07  579144.2      0.30       0.3    7618.2                          
    0:00:07  579144.2      0.30       0.3    7618.2                          
    0:00:07  579144.2      0.30       0.3    7618.2                          
    0:00:07  579020.7      0.00       0.0    7618.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  579020.7      0.00       0.0    7618.2                          
    0:00:07  579020.7      0.00       0.0    7618.2                          
    0:00:08  569080.7      0.00       0.0    7618.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  569080.7      0.00       0.0    7618.6                          
    0:00:08  570085.4      0.00       0.0    7618.2 net2907                  
    0:00:09  569798.3      0.00       0.0    7618.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  569798.3      0.00       0.0    7618.2                          
    0:00:09  569798.3      0.00       0.0    7618.2                          
    0:00:09  565843.0      0.00       0.0    7618.2                          
    0:00:09  565263.0      0.00       0.0    7618.2                          
    0:00:09  565119.4      0.00       0.0    7618.2                          
    0:00:09  564975.9      0.00       0.0    7618.2                          
    0:00:09  564832.4      0.00       0.0    7618.2                          
    0:00:09  564832.4      0.00       0.0    7618.2                          
    0:00:09  564832.4      0.00       0.0    7618.2                          
    0:00:09  562903.7     11.82      15.5    7618.2                          
    0:00:09  562889.6     11.82      15.5    7618.2                          
    0:00:09  562886.1     11.82      15.5    7618.2                          
    0:00:09  562886.1     11.82      15.5    7618.2                          
    0:00:09  562886.1     11.82      15.5    7618.2                          
    0:00:09  562886.1     11.82      15.5    7618.2                          
    0:00:09  562886.1     11.82      15.5    7618.2                          
    0:00:09  562886.1     11.82      15.5    7618.2                          
    0:00:10  565021.6      0.25       0.2    7618.2 U0_ARITHMETIC_UNIT/Arith_OUT_reg[0]/D
    0:00:10  565374.6      0.00       0.0    7689.5                          
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 71 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  71 cells are valid scan cells
         U0_ARITHMETIC_UNIT/Arith_Flag_reg
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[12]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[11]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[13]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[14]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[15]
         U0_ARITHMETIC_UNIT/Carry_OUT_reg
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[16]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[10]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[17]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[18]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[19]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[20]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[21]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[9]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[22]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[23]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[24]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[25]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[26]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[27]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[28]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[8]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[29]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[30]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[31]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[7]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[6]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[5]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[4]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[3]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[2]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[1]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[0]
         U0_LOGIC_UNIT/Logic_Flag_reg
         U0_LOGIC_UNIT/Logic_OUT_reg[9]
         U0_LOGIC_UNIT/Logic_OUT_reg[4]
         U0_LOGIC_UNIT/Logic_OUT_reg[2]
         U0_LOGIC_UNIT/Logic_OUT_reg[15]
         U0_LOGIC_UNIT/Logic_OUT_reg[14]
         U0_LOGIC_UNIT/Logic_OUT_reg[8]
         U0_LOGIC_UNIT/Logic_OUT_reg[7]
         U0_LOGIC_UNIT/Logic_OUT_reg[6]
         U0_LOGIC_UNIT/Logic_OUT_reg[0]
         U0_LOGIC_UNIT/Logic_OUT_reg[13]
         U0_LOGIC_UNIT/Logic_OUT_reg[12]
         U0_LOGIC_UNIT/Logic_OUT_reg[11]
         U0_LOGIC_UNIT/Logic_OUT_reg[10]
         U0_LOGIC_UNIT/Logic_OUT_reg[5]
         U0_LOGIC_UNIT/Logic_OUT_reg[1]
         U0_LOGIC_UNIT/Logic_OUT_reg[3]
         U0_SHIFT_UNIT/Shift_Flag_reg
         U0_SHIFT_UNIT/Shift_OUT_reg[0]
         U0_SHIFT_UNIT/Shift_OUT_reg[15]
         U0_SHIFT_UNIT/Shift_OUT_reg[1]
         U0_SHIFT_UNIT/Shift_OUT_reg[14]
         U0_SHIFT_UNIT/Shift_OUT_reg[6]
         U0_SHIFT_UNIT/Shift_OUT_reg[10]
         U0_SHIFT_UNIT/Shift_OUT_reg[8]
         U0_SHIFT_UNIT/Shift_OUT_reg[4]
         U0_SHIFT_UNIT/Shift_OUT_reg[13]
         U0_SHIFT_UNIT/Shift_OUT_reg[9]
         U0_SHIFT_UNIT/Shift_OUT_reg[3]
         U0_SHIFT_UNIT/Shift_OUT_reg[2]
         U0_SHIFT_UNIT/Shift_OUT_reg[12]
         U0_SHIFT_UNIT/Shift_OUT_reg[11]
         U0_SHIFT_UNIT/Shift_OUT_reg[5]
         U0_SHIFT_UNIT/Shift_OUT_reg[7]
         U0_CMP_UNIT/CMP_Flag_reg
         U0_CMP_UNIT/CMP_OUT_reg[1]
         U0_CMP_UNIT/CMP_OUT_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : ALU_TOP
Version: K-2015.06
Date   : Tue Aug 29 18:50:09 2023
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            71   U0_ARITHMETIC_UNIT/Arith_Flag_reg
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 78 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design ALU_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  585226.4      0.00       0.0    7616.4                          
    0:00:03  585226.4      0.00       0.0    7616.4                          
    0:00:03  585226.4      0.00       0.0    7616.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  585226.4      0.00       0.0    7616.4                          
    0:00:05  585369.9      0.00       0.0    7691.2                          
    0:00:05  585394.7      0.00       0.0    7687.7                          
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Lab_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 71 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  71 cells are valid scan cells
         U0_ARITHMETIC_UNIT/Arith_Flag_reg
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[12]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[11]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[13]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[14]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[15]
         U0_ARITHMETIC_UNIT/Carry_OUT_reg
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[16]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[10]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[17]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[18]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[19]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[20]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[21]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[9]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[22]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[23]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[24]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[25]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[26]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[27]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[28]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[8]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[29]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[30]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[31]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[7]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[6]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[5]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[4]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[3]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[2]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[1]
         U0_ARITHMETIC_UNIT/Arith_OUT_reg[0]
         U0_LOGIC_UNIT/Logic_Flag_reg
         U0_LOGIC_UNIT/Logic_OUT_reg[9]
         U0_LOGIC_UNIT/Logic_OUT_reg[4]
         U0_LOGIC_UNIT/Logic_OUT_reg[2]
         U0_LOGIC_UNIT/Logic_OUT_reg[15]
         U0_LOGIC_UNIT/Logic_OUT_reg[14]
         U0_LOGIC_UNIT/Logic_OUT_reg[8]
         U0_LOGIC_UNIT/Logic_OUT_reg[7]
         U0_LOGIC_UNIT/Logic_OUT_reg[6]
         U0_LOGIC_UNIT/Logic_OUT_reg[0]
         U0_LOGIC_UNIT/Logic_OUT_reg[13]
         U0_LOGIC_UNIT/Logic_OUT_reg[12]
         U0_LOGIC_UNIT/Logic_OUT_reg[11]
         U0_LOGIC_UNIT/Logic_OUT_reg[10]
         U0_LOGIC_UNIT/Logic_OUT_reg[5]
         U0_LOGIC_UNIT/Logic_OUT_reg[1]
         U0_LOGIC_UNIT/Logic_OUT_reg[3]
         U0_SHIFT_UNIT/Shift_Flag_reg
         U0_SHIFT_UNIT/Shift_OUT_reg[0]
         U0_SHIFT_UNIT/Shift_OUT_reg[15]
         U0_SHIFT_UNIT/Shift_OUT_reg[1]
         U0_SHIFT_UNIT/Shift_OUT_reg[14]
         U0_SHIFT_UNIT/Shift_OUT_reg[6]
         U0_SHIFT_UNIT/Shift_OUT_reg[10]
         U0_SHIFT_UNIT/Shift_OUT_reg[8]
         U0_SHIFT_UNIT/Shift_OUT_reg[4]
         U0_SHIFT_UNIT/Shift_OUT_reg[13]
         U0_SHIFT_UNIT/Shift_OUT_reg[9]
         U0_SHIFT_UNIT/Shift_OUT_reg[3]
         U0_SHIFT_UNIT/Shift_OUT_reg[2]
         U0_SHIFT_UNIT/Shift_OUT_reg[12]
         U0_SHIFT_UNIT/Shift_OUT_reg[11]
         U0_SHIFT_UNIT/Shift_OUT_reg[5]
         U0_SHIFT_UNIT/Shift_OUT_reg[7]
         U0_CMP_UNIT/CMP_Flag_reg
         U0_CMP_UNIT/CMP_OUT_reg[1]
         U0_CMP_UNIT/CMP_OUT_reg[0]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 12114 faults were added to fault list.
 0            8312   3176         0/0/0    73.68%      0.01
 0            1506   1670         0/0/1    86.12%      0.02
 0             605   1065         0/0/3    91.11%      0.02
 0             361    704         0/0/4    94.10%      0.04
 0             175    528         1/0/6    95.55%      0.04
 0             165    363         1/0/7    96.91%      0.04
 0             126    237         1/0/9    97.95%      0.05
 0              89    147        2/0/11    98.70%      0.05
 0              77     63        6/0/14    99.39%      0.06
 0              35     28        6/0/14    99.68%      0.06
 0               4     24        6/0/14    99.71%      0.06
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      12066
 Possibly detected                PT          0
 Undetectable                     UD         13
 ATPG untestable                  AU         11
 Not detected                     ND         24
 -----------------------------------------------
 total faults                             12114
 test coverage                            99.71%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out Design after initial compile
#############################################################################
#Avoid Writing assign statements in the netlist
change_name -hier -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_file -format verilog -hierarchy -output ALU_dft.v
Writing verilog file '/home/IC/Labs/Lab_DFT_1/dft/ALU_dft.v'.
1
####################### reporting ##########################################
report_area -hierarchy > area_dft.rpt
report_power -hierarchy > power_dft.rpt
report_timing -delay_type min > hold_dft.rpt
report_timing -delay_type max > setup_dft.rpt
report_clock -attributes > clocks_dft.rpt
report_constraint -all_violators > constraints_dft.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 