<block name="stereovision3.latren/stereovision3.latren.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^tm3_clk_v0 top^tm3_vidin_vs top^tm3_vidin_href top^tm3_vidin_cref top^tm3_vidin_rts0 top^tm3_vidin_vpo~0 top^tm3_vidin_vpo~1 top^tm3_vidin_vpo~2 top^tm3_vidin_vpo~3 top^tm3_vidin_vpo~4 
	</inputs>

	<outputs>
		out:top^tm3_vidin_sda out:top^tm3_vidin_scl out:top^vidin_new_data out:top^vidin_rgb_reg~0 out:top^vidin_rgb_reg~1 out:top^vidin_rgb_reg~2 out:top^vidin_rgb_reg~3 out:top^vidin_rgb_reg~4 out:top^vidin_rgb_reg~5 out:top^vidin_rgb_reg~6 out:top^vidin_rgb_reg~7 out:top^vidin_addr_reg~0 out:top^vidin_addr_reg~1 out:top^vidin_addr_reg~2 out:top^vidin_addr_reg~3 out:top^vidin_addr_reg~4 out:top^vidin_addr_reg~5 out:top^vidin_addr_reg~6 out:top^vidin_addr_reg~7 out:top^vidin_addr_reg~8 out:top^vidin_addr_reg~9 out:top^vidin_addr_reg~10 out:top^vidin_addr_reg~11 out:top^vidin_addr_reg~12 out:top^vidin_addr_reg~13 out:top^vidin_addr_reg~14 out:top^vidin_addr_reg~15 out:top^vidin_addr_reg~16 out:top^vidin_addr_reg~17 out:top^vidin_addr_reg~18 
	</outputs>

	<globals>
		top^tm3_clk_v0 
	</globals>

	<block name="top^FF_NODE~230" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">top^FF_NODE~388 n596 n562 n535 n579 n564 n588 top^FF_NODE~384 n572 n577 n580 n584 n573 n544 n592 top^FF_NODE~389 n557 n574 n576 n560 n566 n583 n527_1 top^FF_NODE~390 n551 top^FF_NODE~228 open open open top^FF_NODE~386 top^FF_NODE~387 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open open open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~230" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  ble[1].out[0]->crossbar  ble[9].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[5]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n447" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n447" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n447" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n447 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~230" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~230 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n571" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  ble[2].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n571" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n571" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n571" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n571 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n578" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  ble[9].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n578" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n578" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n578" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n578 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n582" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  ble[4].out[0]->crossbar  clb.I[4]->crossbar  clb.I[6]->crossbar  clb.I[21]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n582" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n582" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n582" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n582 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n591" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open ble[9].out[0]->crossbar  clb.I[14]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n591" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n591" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n591" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n591 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n593" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n593" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n593" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n593" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n593 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n594" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[11]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  ble[7].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n594" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n594" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n594" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n594 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n595" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[30]->crossbar  clb.I[15]->crossbar  clb.I[29]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n595" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n595" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n595" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n595 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~392" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  ble[8].out[0]->crossbar  clb.I[11]->crossbar  clb.I[16]->crossbar  ble[9].out[0]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n477" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n477" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n477" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n477 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~392" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~392 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~391" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  clb.I[16]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n472" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n472" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n472" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n472 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~391" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~391 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^tm3_clk_v0" instance="io[1]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_clk_v0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_clk_v0 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="n544" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">top^FF_NODE~382 top^FF_NODE~384 top^FF_NODE~392 n535 n551 top^FF_NODE~388 open n585 top^FF_NODE~389 top^FF_NODE~385 open open open top^FF_NODE~383 open top^FF_NODE~381 open top^FF_NODE~228 n557 open open open top^FF_NODE~391 open open open open open open top^FF_NODE~387 top^FF_NODE~386 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="n544" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open open open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n544" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n544" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n544" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n544 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n546" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[30]->crossbar  clb.I[29]->crossbar  ble[0].out[0]->crossbar  clb.I[8]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n546" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n546" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n546" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n546 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~390" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  ble[2].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n467" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n467" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n467" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n467 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~390" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~390 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n589" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[5].out[0]->crossbar  clb.I[5]->crossbar  ble[2].out[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n589" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n589" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n589" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n589 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n588" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  ble[9].out[0]->crossbar  clb.I[29]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n588" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n588" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n588" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n588 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n590" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[9]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n590" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n590" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n590" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n590 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n587" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  ble[2].out[0]->crossbar  clb.I[8]->crossbar  clb.I[3]->crossbar  clb.I[30]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n587" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n587" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n587" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n587 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n586" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  ble[6].out[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n586" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n586" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n586" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n586 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n583" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[7]->crossbar  clb.I[29]->crossbar  clb.I[5]->crossbar  ble[9].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n583" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n583" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n583" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n583 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n584" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open open ble[2].out[0]->crossbar  clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n584" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n584" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n584" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n584 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n535" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">n604 open open n606 open open open top^FF_NODE~378 top^FF_NODE~228 n548 open open top^FF_NODE~390 n610 top^FF_NODE~388 top^FF_NODE~379 top^FF_NODE~380 open open n549 open open top^FF_NODE~392 open open open open top^FF_NODE~386 top^FF_NODE~387 top^FF_NODE~389 top^FF_NODE~391 n608 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="n535" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n535" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n535" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n535" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n535 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n585" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n585" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n585" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n585" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n585 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~381" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n432" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n432" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n432" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n432 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~381" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~381 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n573" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  open ble[2].out[0]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n573" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n573" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n573" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n573 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n596" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  open ble[3].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n596" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n596" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n596" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n596 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~382" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[15]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n482" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n482" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n482" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n482 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~382" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~382 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~383" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[16]->crossbar  open open clb.I[15]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n487" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n487" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n487" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n487 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~383" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~383 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~385" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  open open clb.I[13]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n497" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n497" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n497" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n497 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~385" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~385 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~384" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[16]->crossbar  open open clb.I[15]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n492" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n492" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n492" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n492 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~384" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~384 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n534" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[27]->crossbar  ble[0].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n534" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n534" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n534" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n534 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="top^FF_NODE~386" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">open top^FF_NODE~392 top^FF_NODE~390 n528 n543 open n545 open n551 open open open open open open n537 open n534 n536 open open open top^FF_NODE~391 n529 open n541 open n533 open open open n546 n532 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~386" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  open ble[6].out[0]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n437" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n437" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n437" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n437 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~386" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~386 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n557" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  open open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n557" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n557" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n557" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n557 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~388" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[6].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n457" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n457" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n457" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n457 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~388" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~388 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~387" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[0].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n452" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n452" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n452" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n452 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~387" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~387 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n592" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[2]->crossbar  open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n592" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n592" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n592" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n592 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~389" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  open clb.I[8]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n462" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n462" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n462" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n462 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~389" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~389 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~228" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[23]->crossbar  ble[7].out[0]->crossbar  clb.I[3]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n427" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n427" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n427" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n427 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~228" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~228 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n530" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[8].out[0]->crossbar  clb.I[25]->crossbar  clb.I[6]->crossbar  clb.I[15]->crossbar  clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n530" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n530" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n530" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n530 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n531" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[1]->crossbar  clb.I[32]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n531" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n531" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n531" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n531 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n527_1" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  clb.I[1]->crossbar  clb.I[22]->crossbar  clb.I[23]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n527_1" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n527_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n527_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n527_1 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="top^FF_NODE~229" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">open n557 open open n544 top^FF_NODE~389 open top^FF_NODE~388 open open open open open open open n535 open top^FF_NODE~391 top^FF_NODE~392 open open top^FF_NODE~386 n527_1 top^FF_NODE~390 open open open open open open top^FF_NODE~387 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  open open open open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~229" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n442" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n442" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n442" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n442 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~229" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~229 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n559" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  clb.I[23]->crossbar  ble[2].out[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n559" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n559" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n559" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n559 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n560" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open open open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n560" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n560" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n560" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n560 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n558" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[23]->crossbar  clb.I[5]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n558" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n558" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n558" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n558 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n554" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[21]->crossbar  clb.I[15]->crossbar  clb.I[23]->crossbar  clb.I[30]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n554" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n554" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n554" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n554 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n553" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[7]->crossbar  clb.I[23]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n553" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n553" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n553" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n553 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n555" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[5]->crossbar  clb.I[23]->crossbar  clb.I[18]->crossbar  ble[7].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n555" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n555" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n555" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n555 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n556" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n556" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n556" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n556" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n556 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n545" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[23]->crossbar  clb.I[5]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n545" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n545" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n545" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n545 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n543" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n543" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n543" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n543" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n543 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n536" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">open top^FF_NODE~388 top^FF_NODE~389 open top^FF_NODE~381 top^FF_NODE~390 n569 open top^FF_NODE~387 top^FF_NODE~382 top^FF_NODE~383 top^FF_NODE~391 open open open open open open top^FF_NODE~392 top^FF_NODE~384 top^FF_NODE~385 n565 n567 open open open open open open open top^FF_NODE~386 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open open </port>
		</outputs>
		<globals>
			<port name="clk">open </port>
		</globals>
		<block name="n536" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n536" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n536" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n536" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n536 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n541" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  open open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n541" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n541" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n541" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n541 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n542" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[5]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n542" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n542" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n542" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n542 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n568" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n568" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n568" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n568" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n568 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n564" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[21]->crossbar  ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[3].out[0]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n564" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n564" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n564" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n564 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n539" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[30]->crossbar  open clb.I[8]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n539" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n539" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n539" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n539 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n566" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[1]->crossbar  open clb.I[30]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n566" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n566" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n566" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n566 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n537" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[11]->crossbar  ble[8].out[0]->crossbar  clb.I[18]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n537" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n537" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n537" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n537 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n540" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[30]->crossbar  open clb.I[5]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n540" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n540" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n540" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n540 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n538" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[30]->crossbar  open clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n538" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n538" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n538" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n538 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n477_1" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">top^FF_NODE~29 open top^FF_NODE~34 top^FF_NODE~25 top^tm3_vidin_vs open top^FF_NODE~28 top^tm3_vidin_href top^FF_NODE~30 top^FF_NODE~26 top^FF_NODE~27 open top^FF_NODE~20 open open n513 open top^FF_NODE~31 top^FF_NODE~32 open open open top^FF_NODE~33 open open top^FF_NODE~22 open open open top^tm3_vidin_cref open open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="n477_1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  ble[1].out[0]->crossbar  open open open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n477_1" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n477_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n477_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n477_1 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n470" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n470" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n470" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n470" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n470 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n217" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n217" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n217" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n217" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n217 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~37" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~37 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~36" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open ble[0].out[0]->crossbar  ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n202" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n202" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n202" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n202 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~36" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~36 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~35" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open ble[0].out[0]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n187" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n187" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n187" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n187 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~35" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~35 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n458" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[6].out[0]->crossbar  clb.I[25]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n458" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n458" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n458" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n458 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n459" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n459" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n459" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n459" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n459 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~24" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[25]->crossbar  ble[7].out[0]->crossbar  ble[9].out[0]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n367" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n367" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n367" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n367 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~24" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~24 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~23" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[7]->crossbar  clb.I[29]->crossbar  clb.I[25]->crossbar  ble[8].out[0]->crossbar  ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n357" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n357" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n357" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n357 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~23" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~23 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~21" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  open clb.I[29]->crossbar  clb.I[12]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n337" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n337" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n337" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n337 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~21" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~21 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^FF_NODE~27" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">top^tm3_vidin_href open open top^tm3_vidin_cref top^FF_NODE~21 open open top^FF_NODE~23 top^FF_NODE~24 open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~27" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open clb.I[0]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n397" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n397" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n397" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n397 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~27" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~27 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n417" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[0]->crossbar  open ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n417" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n417" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n417" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n417 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~29" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~29 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~28" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n407" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n407" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n407" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n407 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~28" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~28 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n521" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n521" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n521" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n521" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n521 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~26" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n387" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n387" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n387" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n387 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~26" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~26 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~25" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[0]->crossbar  open ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n377" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n377" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n377" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n377 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~25" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~25 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n516" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  clb.I[7]->crossbar  clb.I[3]->crossbar  ble[8].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n516" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n516" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n516" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n516 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~22" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n347" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n347" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n347" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n347 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~22" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~22 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~20" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[8].out[0]->crossbar  open clb.I[3]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n107" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n107" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n107" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n107 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~20" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~20 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n513" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open clb.I[3]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n513" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n513" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n513" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n513 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n533" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">open top^FF_NODE~385 top^FF_NODE~388 top^FF_NODE~228 open open open top^FF_NODE~383 top^FF_NODE~389 open open top^FF_NODE~390 top^FF_NODE~382 open open open open top^FF_NODE~381 open open open open top^FF_NODE~387 open open top^FF_NODE~384 open open open open top^FF_NODE~386 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="n533" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[2]->crossbar  clb.I[22]->crossbar  open clb.I[30]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n533" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n533" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n533" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n533 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n580" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  clb.I[11]->crossbar  clb.I[30]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n580" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n580" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n580" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n580 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n581" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[25]->crossbar  open clb.I[12]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n581" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n581" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n581" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n581 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n502" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  clb.I[25]->crossbar  clb.I[17]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n502" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n502" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n502" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n502 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~378" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~378 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n610" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[17]->crossbar  clb.I[7]->crossbar  clb.I[25]->crossbar  clb.I[3]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n610" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n610" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n610" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n610 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n608" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[12]->crossbar  clb.I[3]->crossbar  clb.I[25]->crossbar  clb.I[1]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n608" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n608" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n608" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n608 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n606" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[12]->crossbar  clb.I[17]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n606" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n606" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n606" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n606 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n604" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[12]->crossbar  clb.I[1]->crossbar  clb.I[25]->crossbar  clb.I[7]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n604" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n604" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n604" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n604 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n577" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[25]->crossbar  open clb.I[17]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n577" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n577" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n577" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n577 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n576" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n576" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n576" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n576" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n576 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n532" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">open top^FF_NODE~382 top^FF_NODE~381 open open top^FF_NODE~390 open open top^FF_NODE~387 open open open open open open top^FF_NODE~384 top^FF_NODE~385 open top^FF_NODE~383 open open open top^FF_NODE~389 open open open open open open top^FF_NODE~388 top^FF_NODE~386 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">open </port>
		</globals>
		<block name="n532" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[29]->crossbar  clb.I[5]->crossbar  open clb.I[30]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n532" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n532" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n532" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n532 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n579" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[8]->crossbar  clb.I[29]->crossbar  clb.I[5]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n579" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n579" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n579" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n579 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n574" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[8]->crossbar  ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[30]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n574" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n574" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n574" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n574 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n575" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n575" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n575" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n575" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n575 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n570" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[15]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n570" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n570" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n570" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n570 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n569" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[30]->crossbar  clb.I[5]->crossbar  clb.I[22]->crossbar  clb.I[29]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n569" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n569" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n569" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n569 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n567" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[18]->crossbar  clb.I[15]->crossbar  open clb.I[2]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n567" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n567" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n567" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n567 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n565" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[18]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n565" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n565" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n565" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n565 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n563" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[18]->crossbar  open clb.I[2]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n563" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n563" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n563" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n563 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n562" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  clb.I[29]->crossbar  clb.I[8]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n562" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n562" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n562" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n562 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="top^tm3_vidin_href" instance="io[11]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_href" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_href </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^FF_NODE~34" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">open top^FF_NODE~114 open open open open open open n470 open open top^tm3_vidin_rts0 open open open open open top^tm3_vidin_cref open open open open top^tm3_vidin_vs open open open open open open open top^FF_NODE~20 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~34" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open clb.I[8]->crossbar  ble[1].out[0]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n172" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n172" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n172" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n172 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~34" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~34 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~33" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open open ble[1].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n157" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n157" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n157" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n157 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~33" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~33 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n177" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  ble[2].out[0]->crossbar  open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n177" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n177" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n177" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n177 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~45" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~45 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n182" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n182" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n182" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n182" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n182 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~122" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~122 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n292" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n292" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n292" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n292" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n292 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~116" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[0]->complete:lut6  </port>
					</outputs>
					<globals>
					</globals>
				</block>
			</block>
			<block name="top^FF_NODE~116" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~116 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~115" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[4]->complete:lut6  </port>
					</outputs>
					<globals>
					</globals>
				</block>
			</block>
			<block name="top^FF_NODE~115" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~115 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~38" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  ble[7].out[0]->crossbar  clb.I[17]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n232" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n232" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n232" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n232 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~38" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~38 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~40" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open clb.I[11]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n507" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n507" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n507" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n507 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~40" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~40 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n247" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open ble[9].out[0]->crossbar  open open ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n247" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n247" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n247" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n247 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~126" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~126 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="n572" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">top^FF_NODE~383 open open open top^FF_NODE~389 open open open top^FF_NODE~386 top^FF_NODE~390 top^FF_NODE~381 open top^FF_NODE~391 top^FF_NODE~384 top^tm3_vidin_cref top^tm3_vidin_vs open top^FF_NODE~387 top^FF_NODE~388 top^FF_NODE~382 open top^FF_NODE~385 open open n573 open open open n458 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="n572" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[24]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n572" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n572" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n572" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n572 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n529" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n529" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n529" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n529" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n529 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n528" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n528" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n528" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n528" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n528 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n551" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[13]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[21]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n551" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n551" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n551" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n551 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n549" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[10]->crossbar  clb.I[13]->crossbar  clb.I[19]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n549" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n549" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n549" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n549 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n548" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[0]->crossbar  clb.I[13]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="n548" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n548" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n548" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n548 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n142" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[15]->crossbar  ble[7].out[0]->crossbar  ble[6].out[0]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n142" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n142" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n142" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n142 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~32" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~32 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~31" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[28]->crossbar  ble[7].out[0]->crossbar  open clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n127" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n127" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n127" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n127 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~31" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~31 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~30" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[15]->crossbar  clb.I[28]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n112" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n112" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n112" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n112 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~30" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~30 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n147" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[9].out[0]->crossbar  open open ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n147" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n147" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n147" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n147 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~43" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~43 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^tm3_vidin_cref" instance="io[14]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_cref" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_cref </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^FF_NODE~124" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">open top^FF_NODE~24 top^FF_NODE~37 open open top^FF_NODE~26 open open open open open open open open open open open open open open open open top^FF_NODE~36 open open open open open open top^tm3_vidin_cref n292 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~124" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[30]->crossbar  open open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n212" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n212" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n212" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n212 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~124" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~124 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~47" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[29]->crossbar  open ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n207" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n207" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n207" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n207 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~47" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~47 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~136" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[3]->complete:lut6  </port>
					</outputs>
					<globals>
					</globals>
				</block>
			</block>
			<block name="top^FF_NODE~136" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~136 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~114" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[2]->complete:lut6  </port>
					</outputs>
					<globals>
					</globals>
				</block>
			</block>
			<block name="top^FF_NODE~114" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~114 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n222" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  open clb.I[2]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n222" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n222" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n222" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n222 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~48" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~48 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n227" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[30]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n227" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n227" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n227" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n227 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~125" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~125 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n372" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  clb.I[29]->crossbar  open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n372" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n372" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n372" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n372 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~51" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~51 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n262" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open open ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n262" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n262" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n262" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n262 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~129" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~129 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n392" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[5]->crossbar  ble[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n392" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n392" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n392" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n392 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~53" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~53 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n272" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open ble[9].out[0]->crossbar  open open clb.I[30]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n272" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n272" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n272" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n272 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~131" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~131 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^FF_NODE~123" instance="clb[16]" mode="clb">
		<inputs>
			<port name="I">top^tm3_vidin_cref open open open open top^tm3_vidin_vpo~2 open open open open open open open open open open open top^FF_NODE~35 top^tm3_vidin_vpo~0 open open open open open open open open open open open n292 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~123" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[30]->crossbar  open open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n197" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n197" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n197" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n197 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~123" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~123 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~46" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  open ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n192" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n192" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n192" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n192 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~46" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~46 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n512" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open ble[2].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n512" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n512" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n512" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n512 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~57" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~57 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n517" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open open clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n517" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n517" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n517" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n517 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~81" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~81 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n297" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[30]->crossbar  open ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n297" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n297" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n297" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n297 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~137" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~137 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n682" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[0]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n682" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n682" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n682" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n682 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~74" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~74 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n687" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  open open ble[6].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n687" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n687" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n687" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n687 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~98" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~98 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n312" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[30]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n312" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n312" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n312" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n312 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~140" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~140 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n632" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[5]->crossbar  ble[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n632" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n632" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n632" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n632 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~69" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~69 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n637" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open ble[9].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n637" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n637" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n637" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n637 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~93" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~93 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^FF_NODE~121" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">top^tm3_vidin_cref open open open open top^tm3_vidin_vpo~4 open open open open open open open open open open open top^FF_NODE~33 top^tm3_vidin_vpo~1 open open open open open open open open open open open n292 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~121" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[30]->crossbar  open open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n167" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n167" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n167" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n167 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~121" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~121 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~44" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  open ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n162" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n162" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n162" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n162 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~44" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~44 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n692" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open ble[2].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n692" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n692" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n692" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n692 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~75" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~75 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n697" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open open clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n697" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n697" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n697" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n697 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~99" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~99 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n317" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[30]->crossbar  open ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n317" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n317" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n317" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n317 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~141" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~141 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n522" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[0]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n522" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n522" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n522" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n522 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~58" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~58 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n527" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  open open ble[6].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n527" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n527" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n527" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n527 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~82" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~82 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n302" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[30]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n302" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n302" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n302" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n302 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~138" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~138 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n722" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[5]->crossbar  ble[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n722" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n722" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n722" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n722 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~78" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~78 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n727" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open ble[9].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n727" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n727" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n727" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n727 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~102" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~102 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^FF_NODE~120" instance="clb[18]" mode="clb">
		<inputs>
			<port name="I">open open n292 open open open open open top^FF_NODE~102 open open top^FF_NODE~23 open open open open open top^tm3_vidin_cref open open open open top^FF_NODE~43 top^tm3_vidin_vpo~3 open open open open open open top^tm3_vidin_vpo~2 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~120" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[22]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n152" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n152" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n152" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n152 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~120" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~120 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n332" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[8]->crossbar  open open ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n332" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n332" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n332" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n332 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~144" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~144 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n327" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  ble[3].out[0]->crossbar  open open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n327" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n327" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n327" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n327 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~143" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~143 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~101" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open ble[3].out[0]->crossbar  open ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n717" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n717" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n717" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n717 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~101" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~101 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~77" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open open ble[4].out[0]->crossbar  clb.I[17]->crossbar  clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n712" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n712" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n712" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n712 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~77" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~77 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n707" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n707" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n707" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n707" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n707 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~100" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~100 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n322" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  ble[5].out[0]->crossbar  open ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n322" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n322" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n322" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n322 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~142" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~142 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~76" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open ble[7].out[0]->crossbar  open clb.I[30]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n702" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n702" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n702" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n702 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~76" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~76 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n362" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[8].out[0]->crossbar  clb.I[11]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n362" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n362" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n362" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n362 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~50" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~50 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n257" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  ble[8].out[0]->crossbar  open open ble[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n257" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n257" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n257" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n257 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~128" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~128 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^FF_NODE~119" instance="clb[19]" mode="clb">
		<inputs>
			<port name="I">open top^tm3_vidin_cref open top^FF_NODE~28 top^FF_NODE~22 open open open n292 top^FF_NODE~29 open open open open open open open open top^FF_NODE~31 open open open open open top^FF_NODE~27 open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~119" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open open clb.I[8]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n137" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n137" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n137" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n137 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~119" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~119 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~42" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  clb.I[18]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n132" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n132" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n132 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~42" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~42 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n352" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open ble[2].out[0]->crossbar  open clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n352" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n352" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n352" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n352 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~49" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~49 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n242" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open ble[2].out[0]->crossbar  clb.I[8]->crossbar  open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n242" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n242" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n242" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n242 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~118" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~118 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n422" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  clb.I[1]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n422" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n422" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n422" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n422 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~56" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~56 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n287" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open open ble[5].out[0]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n287" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n287" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n287" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n287 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~134" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~134 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n412" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open ble[6].out[0]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n412" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n412" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n412" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n412 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~55" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~55 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n282" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open open ble[6].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n282" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n282" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n282" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n282 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~133" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~133 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n402" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[1]->crossbar  clb.I[24]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n402" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n402" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n402" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n402 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~54" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~54 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n277" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[8].out[0]->crossbar  ble[9].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n277" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n277" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n277" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n277 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~132" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~132 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^FF_NODE~135" instance="clb[20]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open open top^FF_NODE~25 open open open open open top^FF_NODE~21 open open open open open open open top^FF_NODE~30 open open open open top^tm3_vidin_rts0 top^FF_NODE~93 top^tm3_vidin_cref n292 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<globals>
			<port name="clk">top^tm3_clk_v0 </port>
		</globals>
		<block name="top^FF_NODE~135" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open open open ble[0].out[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n122" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n122" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n122" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n122 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~135" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~135 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~41" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[29]->crossbar  open ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n117" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n117" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n117" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n117 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~41" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~41 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n382" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open open ble[2].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n382" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n382" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n382" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n382 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~52" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~52 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n267" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open open ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n267" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n267" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n267" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n267 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~130" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~130 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n342" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  ble[4].out[0]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n342" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n342" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n342" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n342 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~39" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~39 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n237" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[30]->crossbar  ble[5].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n237" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n237" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n237" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n237 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~117" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~117 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n307" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open clb.I[30]->crossbar  open open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n307" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n307" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n307 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~139" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~139 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="n252" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="n252" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="n252" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="n252" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n252 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~127" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~127 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~380" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[9].out[0]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[1]->complete:lut6  </port>
					</outputs>
					<globals>
					</globals>
				</block>
			</block>
			<block name="top^FF_NODE~380" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~380 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
		<block name="top^FF_NODE~379" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">clb.clk[0]->clks  </port>
			</globals>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[4]->complete:lut6  </port>
					</outputs>
					<globals>
					</globals>
				</block>
			</block>
			<block name="top^FF_NODE~379" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~379 </port>
				</outputs>
				<globals>
					<port name="clk">ble.clk[0]->direct4  </port>
				</globals>
			</block>
		</block>
	</block>
	<block name="top^tm3_vidin_vs" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_vs" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_vs </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~1" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_vpo~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~0" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_vpo~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~0 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~2" instance="io[24]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_vpo~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~2 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~4" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_vpo~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~4 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~3" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_vpo~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~3 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^tm3_vidin_rts0" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^tm3_vidin_rts0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^tm3_vidin_rts0 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~9" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~135 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~8" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~134 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~1" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~138 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~7" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~133 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~6" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~132 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~0" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~137 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~5" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~131 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~4" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~130 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~3" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~129 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~2" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~128 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_new_data" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~136 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_new_data" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^tm3_vidin_scl" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~229 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^tm3_vidin_scl" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~1" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~118 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~0" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~117 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~18" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~127 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~7" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~144 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~6" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~143 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~17" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~126 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~16" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~125 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~5" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~142 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~15" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~124 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~14" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~123 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~4" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~141 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~13" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~122 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~12" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~121 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~11" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~120 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~10" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~119 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_addr_reg~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~3" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~140 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~2" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~139 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^vidin_rgb_reg~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^tm3_vidin_sda" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~230 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^tm3_vidin_sda" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

