##################################### VECTOR_SUB TEST ####################################

for=0 - while =1 - interleave=0 - unroll=0 - both=0
INFO | Running 'vector_sub' test on PULP Cluster with 8 cores
INFO | Printing statistics:
[0] cycles:                     1296
[5] cycles:                     1296
[6] cycles:                     1296
[7] cycles:                     1296
[1] cycles:                     1296
[2] cycles:                     1296
[3] cycles:                     1296
[4] cycles:                     1296
[0] act cycles:                 1326
[6] act cycles:                 1323
[7] act cycles:                 1324
[1] act cycles:                 1326
[2] act cycles:                 1327
[3] act cycles:                 1328
[4] act cycles:                 1321
[5] act cycles:                 1322
[0] instr execd:                1055
[3] instr execd:                1055
[4] instr execd:                1055
[5] instr execd:                1055
[6] instr execd:                1055
[7] instr execd:                1055
[1] instr execd:                1055
[2] instr execd:                1055
[0] load stall:                 258
[1] load stall:                 258
[2] load stall:                 258
[3] load stall:                 258
[4] load stall:                 258
[5] load stall:                 258
[6] load stall:                 258
[7] load stall:                 258
[6] jump reg stall:             0
[7] jump reg stall:             0
[1] jump reg stall:             0
[2] jump reg stall:             0
[3] jump reg stall:             0
[4] jump reg stall:             0
[0] jump reg stall:             0
[5] jump reg stall:             0
[0] instr miss:                 2
[3] instr miss:                 3
[4] instr miss:                 3
[5] instr miss:                 3
[6] instr miss:                 3
[7] instr miss:                 3
[1] instr miss:                 3
[2] instr miss:                 3
[3] loads execd:                516
[4] loads execd:                516
[5] loads execd:                516
[0] loads execd:                516
[6] loads execd:                516
[7] loads execd:                516
[1] loads execd:                516
[2] loads execd:                516
[0] stores execd:               257
[6] stores execd:               257
[7] stores execd:               257
[1] stores execd:               257
[3] stores execd:               257
[4] stores execd:               257
[5] stores execd:               257
[2] stores execd:               257
[0] jump:                       2
[6] jump:                       2
[7] jump:                       2
[1] jump:                       2
[3] jump:                       2
[4] jump:                       2
[5] jump:                       2
[2] jump:                       2
[0] branches:                   3
[6] branches:                   3
[7] branches:                   3
[1] branches:                   3
[3] branches:                   3
[4] branches:                   3
[5] branches:                   3
[2] branches:                   3
[6] taken branches:             0
[7] taken branches:             0
[0] taken branches:             0
[1] taken branches:             0
[3] taken branches:             0
[4] taken branches:             0
[5] taken branches:             0
[2] taken branches:             0
[5] comprssd inst execd:        15
[6] comprssd inst execd:        15
[0] comprssd inst execd:        15
[7] comprssd inst execd:        15
[1] comprssd inst execd:        15
[2] comprssd inst execd:        15
[3] comprssd inst execd:        15
[4] comprssd inst execd:        15
[0] ext loads execd:            0
[5] ext loads execd:            0
[6] ext loads execd:            0
[7] ext loads execd:            0
[1] ext loads execd:            0
[2] ext loads execd:            0
[3] ext loads execd:            0
[4] ext loads execd:            0
[7] ext loads cycles:           0
[0] ext loads cycles:           0
[1] ext loads cycles:           0
[2] ext loads cycles:           0
[3] ext loads cycles:           0
[4] ext loads cycles:           0
[5] ext loads cycles:           0
[6] ext loads cycles:           0
[3] ext stores execd:           1
[4] ext stores execd:           1
[0] ext stores execd:           1
[5] ext stores execd:           1
[6] ext stores execd:           1
[7] ext stores execd:           1
[1] ext stores execd:           1
[2] ext stores execd:           1
[3] ext stores cycles:          1
[4] ext stores cycles:          1
[5] ext stores cycles:          1
[6] ext stores cycles:          1
[7] ext stores cycles:          1
[1] ext stores cycles:          1
[2] ext stores cycles:          1
[0] ext stores cycles:          1
[0] TDCM contentions:           7
[6] TDCM contentions:           2
[7] TDCM contentions:           3
[1] TDCM contentions:           5
[2] TDCM contentions:           7
[3] TDCM contentions:           8
[4] TDCM contentions:           1
[5] TDCM contentions:           2
[5] IPC:                        0.813792
[0] IPC:                        0.813792
[6] IPC:                        0.813792
[7] IPC:                        0.813792
[1] IPC:                        0.813792
[2] IPC:                        0.813792
[3] IPC:                        0.813792
[4] IPC:                        0.813792
INFO | Test SUCCESS

##########################################################################################

Speedup: 7,93055555555556
