$comment
	File created using the following command:
		vcd file Ent1Aula3.msim.vcd -direction
$end
$date
	Fri Sep 16 08:32:25 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ent1aula3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Control_view [8] $end
$var wire 1 # Control_view [7] $end
$var wire 1 $ Control_view [6] $end
$var wire 1 % Control_view [5] $end
$var wire 1 & Control_view [4] $end
$var wire 1 ' Control_view [3] $end
$var wire 1 ( Control_view [2] $end
$var wire 1 ) Control_view [1] $end
$var wire 1 * Control_view [0] $end
$var wire 1 + flag_zero_in $end
$var wire 1 , flag_zero_out $end
$var wire 1 - KEY [3] $end
$var wire 1 . KEY [2] $end
$var wire 1 / KEY [1] $end
$var wire 1 0 KEY [0] $end
$var wire 1 1 PC_OUT [7] $end
$var wire 1 2 PC_OUT [6] $end
$var wire 1 3 PC_OUT [5] $end
$var wire 1 4 PC_OUT [4] $end
$var wire 1 5 PC_OUT [3] $end
$var wire 1 6 PC_OUT [2] $end
$var wire 1 7 PC_OUT [1] $end
$var wire 1 8 PC_OUT [0] $end
$var wire 1 9 REGA [7] $end
$var wire 1 : REGA [6] $end
$var wire 1 ; REGA [5] $end
$var wire 1 < REGA [4] $end
$var wire 1 = REGA [3] $end
$var wire 1 > REGA [2] $end
$var wire 1 ? REGA [1] $end
$var wire 1 @ REGA [0] $end
$var wire 1 A ULA_A_OUT [7] $end
$var wire 1 B ULA_A_OUT [6] $end
$var wire 1 C ULA_A_OUT [5] $end
$var wire 1 D ULA_A_OUT [4] $end
$var wire 1 E ULA_A_OUT [3] $end
$var wire 1 F ULA_A_OUT [2] $end
$var wire 1 G ULA_A_OUT [1] $end
$var wire 1 H ULA_A_OUT [0] $end
$var wire 1 I ULA_B_OUT [7] $end
$var wire 1 J ULA_B_OUT [6] $end
$var wire 1 K ULA_B_OUT [5] $end
$var wire 1 L ULA_B_OUT [4] $end
$var wire 1 M ULA_B_OUT [3] $end
$var wire 1 N ULA_B_OUT [2] $end
$var wire 1 O ULA_B_OUT [1] $end
$var wire 1 P ULA_B_OUT [0] $end
$var wire 1 Q ULA_out [7] $end
$var wire 1 R ULA_out [6] $end
$var wire 1 S ULA_out [5] $end
$var wire 1 T ULA_out [4] $end
$var wire 1 U ULA_out [3] $end
$var wire 1 V ULA_out [2] $end
$var wire 1 W ULA_out [1] $end
$var wire 1 X ULA_out [0] $end

$scope module i1 $end
$var wire 1 Y gnd $end
$var wire 1 Z vcc $end
$var wire 1 [ unknown $end
$var wire 1 \ devoe $end
$var wire 1 ] devclrn $end
$var wire 1 ^ devpor $end
$var wire 1 _ ww_devoe $end
$var wire 1 ` ww_devclrn $end
$var wire 1 a ww_devpor $end
$var wire 1 b ww_CLOCK_50 $end
$var wire 1 c ww_PC_OUT [7] $end
$var wire 1 d ww_PC_OUT [6] $end
$var wire 1 e ww_PC_OUT [5] $end
$var wire 1 f ww_PC_OUT [4] $end
$var wire 1 g ww_PC_OUT [3] $end
$var wire 1 h ww_PC_OUT [2] $end
$var wire 1 i ww_PC_OUT [1] $end
$var wire 1 j ww_PC_OUT [0] $end
$var wire 1 k ww_KEY [3] $end
$var wire 1 l ww_KEY [2] $end
$var wire 1 m ww_KEY [1] $end
$var wire 1 n ww_KEY [0] $end
$var wire 1 o ww_REGA [7] $end
$var wire 1 p ww_REGA [6] $end
$var wire 1 q ww_REGA [5] $end
$var wire 1 r ww_REGA [4] $end
$var wire 1 s ww_REGA [3] $end
$var wire 1 t ww_REGA [2] $end
$var wire 1 u ww_REGA [1] $end
$var wire 1 v ww_REGA [0] $end
$var wire 1 w ww_Control_view [8] $end
$var wire 1 x ww_Control_view [7] $end
$var wire 1 y ww_Control_view [6] $end
$var wire 1 z ww_Control_view [5] $end
$var wire 1 { ww_Control_view [4] $end
$var wire 1 | ww_Control_view [3] $end
$var wire 1 } ww_Control_view [2] $end
$var wire 1 ~ ww_Control_view [1] $end
$var wire 1 !! ww_Control_view [0] $end
$var wire 1 "! ww_flag_zero_out $end
$var wire 1 #! ww_ULA_out [7] $end
$var wire 1 $! ww_ULA_out [6] $end
$var wire 1 %! ww_ULA_out [5] $end
$var wire 1 &! ww_ULA_out [4] $end
$var wire 1 '! ww_ULA_out [3] $end
$var wire 1 (! ww_ULA_out [2] $end
$var wire 1 )! ww_ULA_out [1] $end
$var wire 1 *! ww_ULA_out [0] $end
$var wire 1 +! ww_flag_zero_in $end
$var wire 1 ,! ww_ULA_A_OUT [7] $end
$var wire 1 -! ww_ULA_A_OUT [6] $end
$var wire 1 .! ww_ULA_A_OUT [5] $end
$var wire 1 /! ww_ULA_A_OUT [4] $end
$var wire 1 0! ww_ULA_A_OUT [3] $end
$var wire 1 1! ww_ULA_A_OUT [2] $end
$var wire 1 2! ww_ULA_A_OUT [1] $end
$var wire 1 3! ww_ULA_A_OUT [0] $end
$var wire 1 4! ww_ULA_B_OUT [7] $end
$var wire 1 5! ww_ULA_B_OUT [6] $end
$var wire 1 6! ww_ULA_B_OUT [5] $end
$var wire 1 7! ww_ULA_B_OUT [4] $end
$var wire 1 8! ww_ULA_B_OUT [3] $end
$var wire 1 9! ww_ULA_B_OUT [2] $end
$var wire 1 :! ww_ULA_B_OUT [1] $end
$var wire 1 ;! ww_ULA_B_OUT [0] $end
$var wire 1 <! \CLOCK_50~input_o\ $end
$var wire 1 =! \KEY[1]~input_o\ $end
$var wire 1 >! \KEY[2]~input_o\ $end
$var wire 1 ?! \KEY[3]~input_o\ $end
$var wire 1 @! \KEY[0]~input_o\ $end
$var wire 1 A! \incrementaPC_item|Add0~1_sumout\ $end
$var wire 1 B! \incrementaPC_item|Add0~2\ $end
$var wire 1 C! \incrementaPC_item|Add0~5_sumout\ $end
$var wire 1 D! \incrementaPC_item|Add0~6\ $end
$var wire 1 E! \incrementaPC_item|Add0~9_sumout\ $end
$var wire 1 F! \incrementaPC_item|Add0~10\ $end
$var wire 1 G! \incrementaPC_item|Add0~13_sumout\ $end
$var wire 1 H! \ROM_item|memROM~7_combout\ $end
$var wire 1 I! \ROM_item|memROM~0_combout\ $end
$var wire 1 J! \ROM_item|memROM~1_combout\ $end
$var wire 1 K! \ROM_item|memROM~2_combout\ $end
$var wire 1 L! \ROM_item|memROM~3_combout\ $end
$var wire 1 M! \DECODER_item|saida~1_combout\ $end
$var wire 1 N! \DECODER_item|Equal3~1_combout\ $end
$var wire 1 O! \ULA_item|saida[4]~5_combout\ $end
$var wire 1 P! \ULA_item|saida[0]~0_combout\ $end
$var wire 1 Q! \DECODER_item|saida[4]~3_combout\ $end
$var wire 1 R! \DECODER_item|saida[3]~2_combout\ $end
$var wire 1 S! \MUX_item|saida_MUX[3]~0_combout\ $end
$var wire 1 T! \DECODER_item|saida[3]~6_combout\ $end
$var wire 1 U! \DECODER_item|saida[3]~7_combout\ $end
$var wire 1 V! \ULA_item|Add0~34_cout\ $end
$var wire 1 W! \ULA_item|Add0~1_sumout\ $end
$var wire 1 X! \ULA_item|saida[0]~1_combout\ $end
$var wire 1 Y! \DECODER_item|saida[5]~4_combout\ $end
$var wire 1 Z! \RAM_item|ram~185_combout\ $end
$var wire 1 [! \RAM_item|ram~177_combout\ $end
$var wire 1 \! \RAM_item|ram~49_q\ $end
$var wire 1 ]! \RAM_item|ram~178_combout\ $end
$var wire 1 ^! \RAM_item|ram~57_q\ $end
$var wire 1 _! \RAM_item|ram~145_combout\ $end
$var wire 1 `! \RAM_item|ram~179_combout\ $end
$var wire 1 a! \RAM_item|ram~17_q\ $end
$var wire 1 b! \RAM_item|ram~180_combout\ $end
$var wire 1 c! \RAM_item|ram~25_q\ $end
$var wire 1 d! \RAM_item|ram~146_combout\ $end
$var wire 1 e! \RAM_item|ram~181_combout\ $end
$var wire 1 f! \RAM_item|ram~113_q\ $end
$var wire 1 g! \RAM_item|ram~182_combout\ $end
$var wire 1 h! \RAM_item|ram~121_q\ $end
$var wire 1 i! \RAM_item|ram~147_combout\ $end
$var wire 1 j! \RAM_item|ram~183_combout\ $end
$var wire 1 k! \RAM_item|ram~81_q\ $end
$var wire 1 l! \RAM_item|ram~184_combout\ $end
$var wire 1 m! \RAM_item|ram~89_q\ $end
$var wire 1 n! \RAM_item|ram~148_combout\ $end
$var wire 1 o! \RAM_item|ram~149_combout\ $end
$var wire 1 p! \MUX_item|saida_MUX[0]~1_combout\ $end
$var wire 1 q! \ULA_item|Add0~2\ $end
$var wire 1 r! \ULA_item|Add0~5_sumout\ $end
$var wire 1 s! \ULA_item|saida[1]~2_combout\ $end
$var wire 1 t! \RAM_item|ram~50_q\ $end
$var wire 1 u! \RAM_item|ram~18_q\ $end
$var wire 1 v! \RAM_item|ram~114_q\ $end
$var wire 1 w! \RAM_item|ram~82_q\ $end
$var wire 1 x! \RAM_item|ram~150_combout\ $end
$var wire 1 y! \RAM_item|ram~58_q\ $end
$var wire 1 z! \RAM_item|ram~26_q\ $end
$var wire 1 {! \RAM_item|ram~122_q\ $end
$var wire 1 |! \RAM_item|ram~90_q\ $end
$var wire 1 }! \RAM_item|ram~151_combout\ $end
$var wire 1 ~! \RAM_item|ram~152_combout\ $end
$var wire 1 !" \MUX_item|saida_MUX[1]~2_combout\ $end
$var wire 1 "" \ULA_item|Add0~6\ $end
$var wire 1 #" \ULA_item|Add0~9_sumout\ $end
$var wire 1 $" \ULA_item|saida[2]~3_combout\ $end
$var wire 1 %" \RAM_item|ram~51_q\ $end
$var wire 1 &" \RAM_item|ram~59_q\ $end
$var wire 1 '" \RAM_item|ram~153_combout\ $end
$var wire 1 (" \RAM_item|ram~19_q\ $end
$var wire 1 )" \RAM_item|ram~27_q\ $end
$var wire 1 *" \RAM_item|ram~154_combout\ $end
$var wire 1 +" \RAM_item|ram~115_q\ $end
$var wire 1 ," \RAM_item|ram~123_q\ $end
$var wire 1 -" \RAM_item|ram~155_combout\ $end
$var wire 1 ." \RAM_item|ram~83_q\ $end
$var wire 1 /" \RAM_item|ram~91_q\ $end
$var wire 1 0" \RAM_item|ram~156_combout\ $end
$var wire 1 1" \RAM_item|ram~157_combout\ $end
$var wire 1 2" \MUX_item|saida_MUX[2]~3_combout\ $end
$var wire 1 3" \ULA_item|Add0~10\ $end
$var wire 1 4" \ULA_item|Add0~13_sumout\ $end
$var wire 1 5" \ULA_item|saida[3]~4_combout\ $end
$var wire 1 6" \RAM_item|ram~52_q\ $end
$var wire 1 7" \RAM_item|ram~20_q\ $end
$var wire 1 8" \RAM_item|ram~116_q\ $end
$var wire 1 9" \RAM_item|ram~84_q\ $end
$var wire 1 :" \RAM_item|ram~158_combout\ $end
$var wire 1 ;" \RAM_item|ram~60_q\ $end
$var wire 1 <" \RAM_item|ram~28_q\ $end
$var wire 1 =" \RAM_item|ram~124_q\ $end
$var wire 1 >" \RAM_item|ram~92_q\ $end
$var wire 1 ?" \RAM_item|ram~159_combout\ $end
$var wire 1 @" \RAM_item|ram~160_combout\ $end
$var wire 1 A" \MUX_item|saida_MUX[3]~4_combout\ $end
$var wire 1 B" \ULA_item|Add0~14\ $end
$var wire 1 C" \ULA_item|Add0~17_sumout\ $end
$var wire 1 D" \ULA_item|saida[4]~6_combout\ $end
$var wire 1 E" \RAM_item|ram~53_q\ $end
$var wire 1 F" \RAM_item|ram~61_q\ $end
$var wire 1 G" \RAM_item|ram~161_combout\ $end
$var wire 1 H" \RAM_item|ram~21_q\ $end
$var wire 1 I" \RAM_item|ram~29_q\ $end
$var wire 1 J" \RAM_item|ram~162_combout\ $end
$var wire 1 K" \RAM_item|ram~117_q\ $end
$var wire 1 L" \RAM_item|ram~125_q\ $end
$var wire 1 M" \RAM_item|ram~163_combout\ $end
$var wire 1 N" \RAM_item|ram~85_q\ $end
$var wire 1 O" \RAM_item|ram~93_q\ $end
$var wire 1 P" \RAM_item|ram~164_combout\ $end
$var wire 1 Q" \RAM_item|ram~165_combout\ $end
$var wire 1 R" \MUX_item|saida_MUX[4]~5_combout\ $end
$var wire 1 S" \ULA_item|Add0~18\ $end
$var wire 1 T" \ULA_item|Add0~21_sumout\ $end
$var wire 1 U" \ULA_item|saida[5]~7_combout\ $end
$var wire 1 V" \RAM_item|ram~54_q\ $end
$var wire 1 W" \RAM_item|ram~22_q\ $end
$var wire 1 X" \RAM_item|ram~118_q\ $end
$var wire 1 Y" \RAM_item|ram~86_q\ $end
$var wire 1 Z" \RAM_item|ram~166_combout\ $end
$var wire 1 [" \RAM_item|ram~62_q\ $end
$var wire 1 \" \RAM_item|ram~30_q\ $end
$var wire 1 ]" \RAM_item|ram~126_q\ $end
$var wire 1 ^" \RAM_item|ram~94_q\ $end
$var wire 1 _" \RAM_item|ram~167_combout\ $end
$var wire 1 `" \RAM_item|ram~168_combout\ $end
$var wire 1 a" \ULA_item|Add0~22\ $end
$var wire 1 b" \ULA_item|Add0~25_sumout\ $end
$var wire 1 c" \ULA_item|saida[6]~8_combout\ $end
$var wire 1 d" \RAM_item|ram~55_q\ $end
$var wire 1 e" \RAM_item|ram~63_q\ $end
$var wire 1 f" \RAM_item|ram~169_combout\ $end
$var wire 1 g" \RAM_item|ram~23_q\ $end
$var wire 1 h" \RAM_item|ram~31_q\ $end
$var wire 1 i" \RAM_item|ram~170_combout\ $end
$var wire 1 j" \RAM_item|ram~119_q\ $end
$var wire 1 k" \RAM_item|ram~127_q\ $end
$var wire 1 l" \RAM_item|ram~171_combout\ $end
$var wire 1 m" \RAM_item|ram~87_q\ $end
$var wire 1 n" \RAM_item|ram~95_q\ $end
$var wire 1 o" \RAM_item|ram~172_combout\ $end
$var wire 1 p" \RAM_item|ram~173_combout\ $end
$var wire 1 q" \ULA_item|Add0~26\ $end
$var wire 1 r" \ULA_item|Add0~29_sumout\ $end
$var wire 1 s" \ULA_item|saida[7]~9_combout\ $end
$var wire 1 t" \RAM_item|ram~56_q\ $end
$var wire 1 u" \RAM_item|ram~24_q\ $end
$var wire 1 v" \RAM_item|ram~120_q\ $end
$var wire 1 w" \RAM_item|ram~88_q\ $end
$var wire 1 x" \RAM_item|ram~174_combout\ $end
$var wire 1 y" \RAM_item|ram~64_q\ $end
$var wire 1 z" \RAM_item|ram~32_q\ $end
$var wire 1 {" \RAM_item|ram~128_q\ $end
$var wire 1 |" \RAM_item|ram~96_q\ $end
$var wire 1 }" \RAM_item|ram~175_combout\ $end
$var wire 1 ~" \RAM_item|ram~176_combout\ $end
$var wire 1 !# \flag_zero_entrada~0_combout\ $end
$var wire 1 "# \flag_zero_entrada~1_combout\ $end
$var wire 1 ## \flag_zero_entrada~2_combout\ $end
$var wire 1 $# \flag_zero_entrada~3_combout\ $end
$var wire 1 %# \FLAG_zero_item|DOUT~0_combout\ $end
$var wire 1 &# \FLAG_zero_item|DOUT~q\ $end
$var wire 1 '# \MUX_JMP_Sel~combout\ $end
$var wire 1 (# \ROM_item|memROM~6_combout\ $end
$var wire 1 )# \ROM_item|memROM~5_combout\ $end
$var wire 1 *# \ROM_item|memROM~4_combout\ $end
$var wire 1 +# \incrementaPC_item|Add0~14\ $end
$var wire 1 ,# \incrementaPC_item|Add0~17_sumout\ $end
$var wire 1 -# \~GND~combout\ $end
$var wire 1 .# \incrementaPC_item|Add0~18\ $end
$var wire 1 /# \incrementaPC_item|Add0~21_sumout\ $end
$var wire 1 0# \incrementaPC_item|Add0~22\ $end
$var wire 1 1# \incrementaPC_item|Add0~25_sumout\ $end
$var wire 1 2# \incrementaPC_item|Add0~26\ $end
$var wire 1 3# \incrementaPC_item|Add0~29_sumout\ $end
$var wire 1 4# \DECODER_item|Equal3~0_combout\ $end
$var wire 1 5# \DECODER_item|saida[1]~0_combout\ $end
$var wire 1 6# \DECODER_item|saida~5_combout\ $end
$var wire 1 7# \DECODER_item|Equal2~0_combout\ $end
$var wire 1 8# \flag_zero_entrada~4_combout\ $end
$var wire 1 9# \MUX_item|saida_MUX[5]~6_combout\ $end
$var wire 1 :# \MUX_item|saida_MUX[6]~7_combout\ $end
$var wire 1 ;# \MUX_item|saida_MUX[7]~8_combout\ $end
$var wire 1 <# \PC_item|DOUT\ [8] $end
$var wire 1 =# \PC_item|DOUT\ [7] $end
$var wire 1 ># \PC_item|DOUT\ [6] $end
$var wire 1 ?# \PC_item|DOUT\ [5] $end
$var wire 1 @# \PC_item|DOUT\ [4] $end
$var wire 1 A# \PC_item|DOUT\ [3] $end
$var wire 1 B# \PC_item|DOUT\ [2] $end
$var wire 1 C# \PC_item|DOUT\ [1] $end
$var wire 1 D# \PC_item|DOUT\ [0] $end
$var wire 1 E# \REGA_item|DOUT\ [7] $end
$var wire 1 F# \REGA_item|DOUT\ [6] $end
$var wire 1 G# \REGA_item|DOUT\ [5] $end
$var wire 1 H# \REGA_item|DOUT\ [4] $end
$var wire 1 I# \REGA_item|DOUT\ [3] $end
$var wire 1 J# \REGA_item|DOUT\ [2] $end
$var wire 1 K# \REGA_item|DOUT\ [1] $end
$var wire 1 L# \REGA_item|DOUT\ [0] $end
$var wire 1 M# \ULA_item|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 N# \DECODER_item|ALT_INV_Equal3~1_combout\ $end
$var wire 1 O# \FLAG_zero_item|ALT_INV_DOUT~q\ $end
$var wire 1 P# \MUX_item|ALT_INV_saida_MUX[3]~0_combout\ $end
$var wire 1 Q# \DECODER_item|ALT_INV_saida[4]~3_combout\ $end
$var wire 1 R# \DECODER_item|ALT_INV_saida[3]~2_combout\ $end
$var wire 1 S# \DECODER_item|ALT_INV_saida~1_combout\ $end
$var wire 1 T# \ROM_item|ALT_INV_memROM~3_combout\ $end
$var wire 1 U# \ROM_item|ALT_INV_memROM~2_combout\ $end
$var wire 1 V# \ROM_item|ALT_INV_memROM~1_combout\ $end
$var wire 1 W# \ROM_item|ALT_INV_memROM~0_combout\ $end
$var wire 1 X# \REGA_item|ALT_INV_DOUT\ [7] $end
$var wire 1 Y# \REGA_item|ALT_INV_DOUT\ [6] $end
$var wire 1 Z# \REGA_item|ALT_INV_DOUT\ [5] $end
$var wire 1 [# \REGA_item|ALT_INV_DOUT\ [4] $end
$var wire 1 \# \REGA_item|ALT_INV_DOUT\ [3] $end
$var wire 1 ]# \REGA_item|ALT_INV_DOUT\ [2] $end
$var wire 1 ^# \REGA_item|ALT_INV_DOUT\ [1] $end
$var wire 1 _# \REGA_item|ALT_INV_DOUT\ [0] $end
$var wire 1 `# \ULA_item|ALT_INV_Add0~29_sumout\ $end
$var wire 1 a# \ULA_item|ALT_INV_Add0~25_sumout\ $end
$var wire 1 b# \ULA_item|ALT_INV_Add0~21_sumout\ $end
$var wire 1 c# \ULA_item|ALT_INV_Add0~17_sumout\ $end
$var wire 1 d# \ULA_item|ALT_INV_Add0~13_sumout\ $end
$var wire 1 e# \ULA_item|ALT_INV_Add0~9_sumout\ $end
$var wire 1 f# \ULA_item|ALT_INV_Add0~5_sumout\ $end
$var wire 1 g# \ULA_item|ALT_INV_Add0~1_sumout\ $end
$var wire 1 h# \PC_item|ALT_INV_DOUT\ [7] $end
$var wire 1 i# \PC_item|ALT_INV_DOUT\ [6] $end
$var wire 1 j# \PC_item|ALT_INV_DOUT\ [5] $end
$var wire 1 k# \PC_item|ALT_INV_DOUT\ [4] $end
$var wire 1 l# \PC_item|ALT_INV_DOUT\ [3] $end
$var wire 1 m# \PC_item|ALT_INV_DOUT\ [2] $end
$var wire 1 n# \PC_item|ALT_INV_DOUT\ [1] $end
$var wire 1 o# \PC_item|ALT_INV_DOUT\ [0] $end
$var wire 1 p# \MUX_item|ALT_INV_saida_MUX[4]~5_combout\ $end
$var wire 1 q# \ALT_INV_flag_zero_entrada~4_combout\ $end
$var wire 1 r# \ALT_INV_flag_zero_entrada~3_combout\ $end
$var wire 1 s# \ALT_INV_flag_zero_entrada~2_combout\ $end
$var wire 1 t# \ALT_INV_flag_zero_entrada~1_combout\ $end
$var wire 1 u# \ALT_INV_flag_zero_entrada~0_combout\ $end
$var wire 1 v# \RAM_item|ALT_INV_ram~176_combout\ $end
$var wire 1 w# \RAM_item|ALT_INV_ram~175_combout\ $end
$var wire 1 x# \RAM_item|ALT_INV_ram~96_q\ $end
$var wire 1 y# \RAM_item|ALT_INV_ram~128_q\ $end
$var wire 1 z# \RAM_item|ALT_INV_ram~32_q\ $end
$var wire 1 {# \RAM_item|ALT_INV_ram~64_q\ $end
$var wire 1 |# \RAM_item|ALT_INV_ram~174_combout\ $end
$var wire 1 }# \RAM_item|ALT_INV_ram~88_q\ $end
$var wire 1 ~# \RAM_item|ALT_INV_ram~120_q\ $end
$var wire 1 !$ \RAM_item|ALT_INV_ram~24_q\ $end
$var wire 1 "$ \RAM_item|ALT_INV_ram~56_q\ $end
$var wire 1 #$ \RAM_item|ALT_INV_ram~173_combout\ $end
$var wire 1 $$ \RAM_item|ALT_INV_ram~172_combout\ $end
$var wire 1 %$ \RAM_item|ALT_INV_ram~95_q\ $end
$var wire 1 &$ \RAM_item|ALT_INV_ram~87_q\ $end
$var wire 1 '$ \RAM_item|ALT_INV_ram~171_combout\ $end
$var wire 1 ($ \RAM_item|ALT_INV_ram~127_q\ $end
$var wire 1 )$ \RAM_item|ALT_INV_ram~119_q\ $end
$var wire 1 *$ \RAM_item|ALT_INV_ram~170_combout\ $end
$var wire 1 +$ \RAM_item|ALT_INV_ram~31_q\ $end
$var wire 1 ,$ \RAM_item|ALT_INV_ram~23_q\ $end
$var wire 1 -$ \RAM_item|ALT_INV_ram~169_combout\ $end
$var wire 1 .$ \RAM_item|ALT_INV_ram~63_q\ $end
$var wire 1 /$ \RAM_item|ALT_INV_ram~55_q\ $end
$var wire 1 0$ \RAM_item|ALT_INV_ram~168_combout\ $end
$var wire 1 1$ \RAM_item|ALT_INV_ram~167_combout\ $end
$var wire 1 2$ \RAM_item|ALT_INV_ram~94_q\ $end
$var wire 1 3$ \RAM_item|ALT_INV_ram~126_q\ $end
$var wire 1 4$ \RAM_item|ALT_INV_ram~30_q\ $end
$var wire 1 5$ \RAM_item|ALT_INV_ram~62_q\ $end
$var wire 1 6$ \RAM_item|ALT_INV_ram~166_combout\ $end
$var wire 1 7$ \RAM_item|ALT_INV_ram~86_q\ $end
$var wire 1 8$ \RAM_item|ALT_INV_ram~118_q\ $end
$var wire 1 9$ \RAM_item|ALT_INV_ram~22_q\ $end
$var wire 1 :$ \RAM_item|ALT_INV_ram~54_q\ $end
$var wire 1 ;$ \ULA_item|ALT_INV_saida[4]~5_combout\ $end
$var wire 1 <$ \RAM_item|ALT_INV_ram~165_combout\ $end
$var wire 1 =$ \RAM_item|ALT_INV_ram~164_combout\ $end
$var wire 1 >$ \RAM_item|ALT_INV_ram~93_q\ $end
$var wire 1 ?$ \RAM_item|ALT_INV_ram~85_q\ $end
$var wire 1 @$ \RAM_item|ALT_INV_ram~163_combout\ $end
$var wire 1 A$ \RAM_item|ALT_INV_ram~125_q\ $end
$var wire 1 B$ \RAM_item|ALT_INV_ram~117_q\ $end
$var wire 1 C$ \RAM_item|ALT_INV_ram~162_combout\ $end
$var wire 1 D$ \RAM_item|ALT_INV_ram~29_q\ $end
$var wire 1 E$ \RAM_item|ALT_INV_ram~21_q\ $end
$var wire 1 F$ \RAM_item|ALT_INV_ram~161_combout\ $end
$var wire 1 G$ \RAM_item|ALT_INV_ram~61_q\ $end
$var wire 1 H$ \RAM_item|ALT_INV_ram~53_q\ $end
$var wire 1 I$ \MUX_item|ALT_INV_saida_MUX[3]~4_combout\ $end
$var wire 1 J$ \RAM_item|ALT_INV_ram~160_combout\ $end
$var wire 1 K$ \RAM_item|ALT_INV_ram~159_combout\ $end
$var wire 1 L$ \RAM_item|ALT_INV_ram~92_q\ $end
$var wire 1 M$ \RAM_item|ALT_INV_ram~124_q\ $end
$var wire 1 N$ \RAM_item|ALT_INV_ram~28_q\ $end
$var wire 1 O$ \RAM_item|ALT_INV_ram~60_q\ $end
$var wire 1 P$ \RAM_item|ALT_INV_ram~158_combout\ $end
$var wire 1 Q$ \RAM_item|ALT_INV_ram~84_q\ $end
$var wire 1 R$ \RAM_item|ALT_INV_ram~116_q\ $end
$var wire 1 S$ \RAM_item|ALT_INV_ram~20_q\ $end
$var wire 1 T$ \RAM_item|ALT_INV_ram~52_q\ $end
$var wire 1 U$ \MUX_item|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 V$ \RAM_item|ALT_INV_ram~157_combout\ $end
$var wire 1 W$ \RAM_item|ALT_INV_ram~156_combout\ $end
$var wire 1 X$ \RAM_item|ALT_INV_ram~91_q\ $end
$var wire 1 Y$ \RAM_item|ALT_INV_ram~83_q\ $end
$var wire 1 Z$ \RAM_item|ALT_INV_ram~155_combout\ $end
$var wire 1 [$ \RAM_item|ALT_INV_ram~123_q\ $end
$var wire 1 \$ \RAM_item|ALT_INV_ram~115_q\ $end
$var wire 1 ]$ \RAM_item|ALT_INV_ram~154_combout\ $end
$var wire 1 ^$ \RAM_item|ALT_INV_ram~27_q\ $end
$var wire 1 _$ \RAM_item|ALT_INV_ram~19_q\ $end
$var wire 1 `$ \RAM_item|ALT_INV_ram~153_combout\ $end
$var wire 1 a$ \RAM_item|ALT_INV_ram~59_q\ $end
$var wire 1 b$ \RAM_item|ALT_INV_ram~51_q\ $end
$var wire 1 c$ \MUX_item|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 d$ \RAM_item|ALT_INV_ram~152_combout\ $end
$var wire 1 e$ \RAM_item|ALT_INV_ram~151_combout\ $end
$var wire 1 f$ \RAM_item|ALT_INV_ram~90_q\ $end
$var wire 1 g$ \RAM_item|ALT_INV_ram~122_q\ $end
$var wire 1 h$ \RAM_item|ALT_INV_ram~26_q\ $end
$var wire 1 i$ \RAM_item|ALT_INV_ram~58_q\ $end
$var wire 1 j$ \RAM_item|ALT_INV_ram~150_combout\ $end
$var wire 1 k$ \RAM_item|ALT_INV_ram~82_q\ $end
$var wire 1 l$ \RAM_item|ALT_INV_ram~114_q\ $end
$var wire 1 m$ \RAM_item|ALT_INV_ram~18_q\ $end
$var wire 1 n$ \RAM_item|ALT_INV_ram~50_q\ $end
$var wire 1 o$ \MUX_item|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 p$ \RAM_item|ALT_INV_ram~149_combout\ $end
$var wire 1 q$ \ROM_item|ALT_INV_memROM~7_combout\ $end
$var wire 1 r$ \ROM_item|ALT_INV_memROM~6_combout\ $end
$var wire 1 s$ \RAM_item|ALT_INV_ram~148_combout\ $end
$var wire 1 t$ \RAM_item|ALT_INV_ram~89_q\ $end
$var wire 1 u$ \RAM_item|ALT_INV_ram~81_q\ $end
$var wire 1 v$ \RAM_item|ALT_INV_ram~147_combout\ $end
$var wire 1 w$ \RAM_item|ALT_INV_ram~121_q\ $end
$var wire 1 x$ \RAM_item|ALT_INV_ram~113_q\ $end
$var wire 1 y$ \RAM_item|ALT_INV_ram~146_combout\ $end
$var wire 1 z$ \RAM_item|ALT_INV_ram~25_q\ $end
$var wire 1 {$ \RAM_item|ALT_INV_ram~17_q\ $end
$var wire 1 |$ \RAM_item|ALT_INV_ram~145_combout\ $end
$var wire 1 }$ \ROM_item|ALT_INV_memROM~5_combout\ $end
$var wire 1 ~$ \RAM_item|ALT_INV_ram~57_q\ $end
$var wire 1 !% \RAM_item|ALT_INV_ram~49_q\ $end
$var wire 1 "% \ROM_item|ALT_INV_memROM~4_combout\ $end
$var wire 1 #% \RAM_item|ALT_INV_ram~185_combout\ $end
$var wire 1 $% \DECODER_item|ALT_INV_saida[3]~7_combout\ $end
$var wire 1 %% \DECODER_item|ALT_INV_saida[3]~6_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1+
0,
0Y
1Z
x[
1\
1]
1^
1_
1`
1a
xb
0"!
1+!
x<!
x=!
x>!
x?!
1@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
1"#
1##
1$#
0%#
0&#
1'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
1M#
1N#
1O#
0P#
1Q#
1R#
1S#
1T#
1U#
1V#
0W#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1p#
1q#
0r#
0s#
0t#
0u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
0r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
x-
x.
x/
10
0c
0d
0e
0f
0g
0h
0i
0j
xk
xl
xm
1n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
x<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1"
0#
0$
0%
0&
0'
0(
0)
0*
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
$end
#10000
00
0n
0@!
#20000
10
1n
1@!
1B#
0m#
1E!
0I!
1*#
0"%
1W#
1h
1N!
1Q!
1R!
0S!
1T!
1U!
1Y!
0'#
07#
16
0$%
0%%
1P#
0R#
0Q#
0N#
1P!
1p!
12"
0U$
0o$
0M#
0w
1z
1|
1{
1y
1W!
0q!
1X!
0##
1#"
03"
1$"
0$#
1'
1&
1%
0"
1r#
0e#
1s#
0g#
1$
19!
1;!
14"
0B"
1r!
0""
18#
0f#
0d#
1P
1N
0#"
1C"
0S"
0q#
1(!
1*!
0c#
1e#
1T"
0a"
1X
1V
0b#
1b"
0q"
0+!
0a#
1r"
0+
0`#
#30000
00
0n
0@!
#40000
10
1n
1@!
1L#
1J#
1D#
0o#
0]#
0_#
0W!
1q!
1#"
0A!
1B!
1K!
1Z!
0(#
0*#
1"%
1r$
0#%
0U#
0e#
1g#
1j
1t
11!
1v
13!
1C!
0r!
1""
0P!
0Q!
0R!
1S!
0Y!
14#
02"
1`!
0p!
1f#
18
1@
1>
1H
1F
0#"
13"
1o$
1U$
0P#
1R#
1Q#
1M#
1e#
15"
1D"
1U"
1c"
1s"
0!#
0"#
1#"
1W!
0X!
1##
04"
1B"
0$"
1d#
0s#
0g#
0e#
1t#
1u#
0;!
09!
1!!
0z
0|
0{
0C"
1S"
0y
1$"
1X!
0##
05"
1c#
0P
0N
1*
0'
0&
0%
0T"
1a"
1s#
0$
0*!
1#!
1$!
1%!
1&!
1'!
0D"
1b#
0(!
0b"
1q"
0X
1U
1T
1S
1R
1Q
0U"
1"#
1a#
0V
0'!
1*!
1(!
0r"
0t#
0c"
1`#
1X
1V
0U
0&!
0s"
1!#
0T
0%!
0u#
0S
0$!
0R
0#!
0Q
#50000
00
0n
0@!
#60000
10
1n
1@!
1a!
1("
1C#
0D#
1o#
0n#
0_$
0{$
1d!
1*"
0C!
1D!
1A!
0B!
1J!
0K!
1L!
0Z!
1#%
0T#
1U#
0V#
0]$
0y$
0j
1i
1C!
0D!
0E!
1F!
1o!
11"
0N!
0W!
1r!
0""
0#"
14"
0B"
1C"
0S"
1M!
0T!
0U!
04#
15#
0`!
08
17
1G!
1E!
0F!
1$%
1%%
0S#
0c#
0d#
1e#
0f#
1g#
1N#
0V$
0p$
1T"
0a"
0C"
1#"
03"
1p!
12"
0X!
1s!
0$"
15"
1D"
0"#
1W!
0r!
1""
0#"
13"
04"
1B"
1C"
0G!
0e#
1c#
0b#
14"
0B"
1b"
0q"
0c#
1d#
1e#
1f#
0g#
1t#
0U$
0o$
1~
0!!
1}
1U"
0D"
1$"
0C"
1S"
04"
1B"
1#"
0a#
0d#
0W!
0#"
1X!
0s!
0$"
05"
1$#
1D"
1r"
1C"
0S"
0e#
1d#
1c#
0*
1)
1(
15"
0$#
1c"
0!#
0C"
1S"
0T"
1a"
0c#
0`#
0r#
1e#
1g#
1&!
1'!
0(!
1)!
0*!
19!
1;!
0D"
05"
1$"
1T"
0a"
1b#
1c#
1u#
1r#
0X!
1##
0$"
1$#
1s"
1D"
0b"
1q"
0T"
1a"
0b#
0X
1W
0V
1U
1T
1P
1N
1(!
0&!
1%!
0D"
0U"
1"#
1b"
0q"
1b#
1a#
0r#
0s#
1&!
0'!
0(!
0)!
1*!
1U"
0"#
0b"
1q"
0r"
0a#
0t#
1V
0T
1S
1$!
1'!
0c"
0U"
1"#
1r"
1`#
1a#
1t#
1X
0W
0V
0U
1T
1(!
0'!
0&!
1c"
0r"
0`#
0t#
1U
1R
1&!
1#!
0(!
0*!
0c"
0s"
1!#
1`#
1V
0U
0T
0%!
0&!
1s"
0!#
0u#
0X
0V
1T
1Q
1%!
0s"
1!#
1u#
0T
0S
0%!
0$!
1%#
08#
0u#
1S
1$!
0%#
18#
1q#
0S
0R
0#!
0$!
1%#
08#
0q#
1R
1#!
1q#
0R
0Q
0#!
1Q
0Q
1+!
0+!
1+
1+!
0+
1+
#70000
00
0n
0@!
#80000
10
1n
1@!
1&#
1D#
0o#
0O#
0A!
1B!
1I!
0J!
0L!
1*#
0"%
1T#
1V#
0W#
1j
1"!
0C!
1D!
0M!
1'#
05#
17#
0d!
0*"
18
1,
0E!
1F!
1]$
1y$
1S#
0o!
01"
1G!
1V$
1p$
1w
0~
0}
0p!
02"
0)
0(
1"
1U$
1o$
1W!
1#"
0e#
0g#
09!
0;!
1X!
0##
1$"
0$#
0P
0N
1r#
1s#
18#
0q#
1(!
1*!
1X
1V
0+!
0+
#90000
00
0n
0@!
#100000
10
1n
1@!
0B#
0C#
1n#
1m#
1E!
0F!
1C!
0D!
1H!
1K!
0U#
0q$
0i
0h
0E!
0G!
16#
07#
07
06
0w
1x
1#
0"
#110000
00
0n
0@!
#120000
10
1n
1@!
1A#
0l#
1G!
0H!
0I!
0K!
1(#
0*#
1"%
0r$
1U#
1W#
1q$
1g
1N!
1T!
1U!
1Q!
1R!
0S!
1Y!
0'#
06#
1d!
1*"
15
0]$
0y$
1P#
0R#
0Q#
0$%
0%%
0N#
1P!
12"
0U$
0M#
0x
1z
1|
1{
1y
0X!
1##
0#"
1'
1&
1%
0#
1e#
0s#
1$
19!
1N
0*!
0X
#130000
00
0n
0@!
#140000
10
1n
1@!
0L#
1C#
0D#
1o#
0n#
1_#
0W!
0C!
1D!
1A!
0B!
1J!
1L!
0(#
1r$
0T#
0V#
1g#
0j
1i
0v
03!
1C!
0D!
1E!
0N!
1M!
0P!
0Q!
0R!
1S!
0T!
0U!
0Y!
15#
1o!
11"
02"
08
17
0@
0H
0E!
1U$
0V$
0p$
1$%
1%%
0P#
1R#
1Q#
1M#
0S#
1N#
0%#
1p!
12"
1#"
0$"
1$#
0r#
0e#
0U$
0o$
09!
1~
0z
0|
0{
1}
0y
1W!
0q!
0#"
1$"
0$#
1%#
08#
0N
1)
1(
0'
0&
0%
1q#
1r#
1e#
0g#
0$
0(!
19!
1;!
1r!
0""
1X!
0##
0$"
1$#
0%#
18#
0f#
0V
1P
1N
1#"
03"
0q#
0r#
1s#
1(!
1s!
0e#
1+!
14"
0B"
1V
1$"
0$#
0d#
1+
0(!
1*!
1C"
0S"
1r#
0+!
15"
0c#
1X
0V
1)!
1T"
0a"
0+
1D"
0"#
0b#
1W
1(!
1b"
0q"
1t#
1U"
0a#
1V
1'!
1r"
1c"
0!#
0`#
1U
1&!
1u#
1s"
1T
1%!
1S
1$!
1R
1#!
1Q
#150000
00
0n
0@!
#160000
10
1n
1@!
0&#
1D#
0o#
1O#
0A!
1B!
1I!
0J!
1K!
0L!
1)#
1*#
0"%
0}$
1T#
0U#
1V#
0W#
1j
0"!
0C!
1D!
0M!
05#
16#
0d!
0*"
18
0,
1E!
1]$
1y$
1S#
0o!
01"
1V$
1p$
1x
0~
0}
0p!
02"
0)
0(
1#
1U$
1o$
0W!
1q!
0#"
13"
1e#
1g#
09!
0;!
04"
1B"
0r!
1""
0X!
0$"
1f#
1d#
0P
0N
1#"
0C"
1S"
05"
1$#
0s!
1##
1c#
0e#
0T"
1a"
0s#
0r#
1$"
0$#
0D"
1b#
0(!
0*!
0b"
1q"
1r#
0U"
1"#
1a#
0X
0V
0)!
0'!
0r"
0t#
0c"
1`#
0W
0U
0&!
1(!
0s"
1!#
1V
0T
0%!
0u#
0S
0$!
0R
0#!
0Q
#170000
00
0n
0@!
#180000
10
1n
1@!
1B#
0C#
0D#
1o#
1n#
0m#
0E!
1F!
1C!
0D!
1A!
0B!
1H!
0K!
1(#
0)#
0*#
1"%
1}$
0r$
1U#
0q$
0j
0i
1h
0C!
1E!
0F!
0G!
1+#
1'#
06#
17#
1d!
1*"
08
07
16
1,#
1G!
0+#
0]$
0y$
0,#
1w
0x
0#
1"
#190000
00
0n
0@!
#200000
10
1n
1@!
#210000
00
0n
0@!
#220000
10
1n
1@!
#230000
00
0n
0@!
#240000
10
1n
1@!
#250000
00
0n
0@!
#260000
10
1n
1@!
#270000
00
0n
0@!
#280000
10
1n
1@!
#290000
00
0n
0@!
#300000
10
1n
1@!
#310000
00
0n
0@!
#320000
10
1n
1@!
#330000
00
0n
0@!
#340000
10
1n
1@!
#350000
00
0n
0@!
#360000
10
1n
1@!
#370000
00
0n
0@!
#380000
10
1n
1@!
#390000
00
0n
0@!
#400000
