// Seed: 2121708356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1;
  tri0 id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
  assign id_1 = id_1 && 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  notif0 (id_3, id_4, id_2);
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_4, id_6
  );
endmodule
