;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @0
	DJN -1, @-20
	CMP 700, 600
	MOV 6, -0
	MOV 6, -0
	MOV 700, 600
	ADD 130, 9
	SUB #12, @200
	SUB #72, @201
	ADD -532, -990
	SUB #72, @201
	ADD 130, 9
	ADD 130, 9
	SUB @0, @2
	SUB #-392, -142
	SUB @127, 100
	SUB -10, 0
	SUB -7, <-420
	SUB -7, <-420
	CMP 12, @10
	SUB -7, <-420
	CMP 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB @313, 0
	SUB @313, 0
	ADD 30, 9
	SUB 12, @10
	SUB @127, 100
	SLT 12, @10
	ADD 133, -9
	MOV 133, <-9
	SPL 103, <-2
	SPL 20, <402
	ADD 270, 1
	SPL 20, <402
	SUB #12, @200
	CMP -7, <-420
	SUB #12, @200
	SUB #72, @201
	ADD 3, @-20
	SPL 0, <402
	SUB -7, <-420
	SPL 0, <402
	SPL 0, <402
	CMP -7, <-420
