Info (10281): Verilog HDL Declaration information at top_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at top_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/top_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altpcieav_dma_wr_tlpgen_2.sv(77): object "tlpgen_arb_req" differs only in case from object "TLPGEN_ARB_REQ" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcieav_dma_wr_tlpgen_2.sv Line: 77
Warning (10229): Verilog HDL Expression warning at altpcieav128_dma_wr_wdalign.sv(317): truncated literal to match 7 bits File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcieav128_dma_wr_wdalign.sv Line: 317
Info (10281): Verilog HDL Declaration information at altpcieav128_dma_wr_tlpgen.sv(82): object "tlpgen_arb_req" differs only in case from object "TLPGEN_ARB_REQ" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcieav128_dma_wr_tlpgen.sv Line: 82
Info (10281): Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(75): object "RXM_RDSPLIT_SEND_FIRST" differs only in case from object "rxm_rdsplit_send_first" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcieav_dma_hprxm_rdwr.sv Line: 75
Info (10281): Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(76): object "RXM_RDSPLIT_SEND_MAX" differs only in case from object "rxm_rdsplit_send_max" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcieav_dma_hprxm_rdwr.sv Line: 76
Info (10281): Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(77): object "RXM_RDSPLIT_SEND_LAST" differs only in case from object "rxm_rdsplit_send_last" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcieav_dma_hprxm_rdwr.sv Line: 77
Info (10281): Verilog HDL Declaration information at altpcie_dynamic_control.sv(77): object "DTS_IDLE" differs only in case from object "dts_idle" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/altpcie_dynamic_control.sv Line: 77
Warning (10720): Verilog HDL or VHDL warning at top/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at top/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object "RR_DONE" differs only in case from object "rr_done" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv Line: 211
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object "OC_DELAY" differs only in case from object "oc_delay" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv Line: 243
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/xxpeng/DE5-NET-NEW/PCIe_Fundamental/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
