
Rectifier_TPA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000934  0800bb80  0800bb80  0000cb80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4b4  0800c4b4  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c4b4  0800c4b4  0000d4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4bc  0800c4bc  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4bc  0800c4bc  0000d4bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4c0  0800c4c0  0000d4c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800c4c4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  200001d8  0800c69c  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b8  0800c69c  0000e6b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cc20  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036ac  00000000  00000000  0002ae28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b20  00000000  00000000  0002e4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001518  00000000  00000000  0002fff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004fbc  00000000  00000000  00031510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d3e6  00000000  00000000  000364cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3126  00000000  00000000  000538b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001369d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008758  00000000  00000000  00136a1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0013f174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bb68 	.word	0x0800bb68

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800bb68 	.word	0x0800bb68

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1700000));
 8000f30:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <NRF24_DelayMicroSeconds+0x3c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a0b      	ldr	r2, [pc, #44]	@ (8000f64 <NRF24_DelayMicroSeconds+0x40>)
 8000f36:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3a:	0c9a      	lsrs	r2, r3, #18
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	fb02 f303 	mul.w	r3, r2, r3
 8000f42:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8000f44:	bf00      	nop
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	1e5a      	subs	r2, r3, #1
 8000f4a:	60fa      	str	r2, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d1fa      	bne.n	8000f46 <NRF24_DelayMicroSeconds+0x22>
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000004 	.word	0x20000004
 8000f64:	2779ce2f 	.word	0x2779ce2f

08000f68 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_SET);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d005      	beq.n	8000f82 <NRF24_csn+0x1a>
 8000f76:	2201      	movs	r2, #1
 8000f78:	2101      	movs	r1, #1
 8000f7a:	4806      	ldr	r0, [pc, #24]	@ (8000f94 <NRF24_csn+0x2c>)
 8000f7c:	f004 fab0 	bl	80054e0 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
}
 8000f80:	e004      	b.n	8000f8c <NRF24_csn+0x24>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2101      	movs	r1, #1
 8000f86:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <NRF24_csn+0x2c>)
 8000f88:	f004 faaa 	bl	80054e0 <HAL_GPIO_WritePin>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	48000400 	.word	0x48000400

08000f98 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_SET);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d006      	beq.n	8000fb4 <NRF24_ce+0x1c>
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2110      	movs	r1, #16
 8000faa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fae:	f004 fa97 	bl	80054e0 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
}
 8000fb2:	e005      	b.n	8000fc0 <NRF24_ce+0x28>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f004 fa90 	bl	80054e0 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff ffc8 	bl	8000f68 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 031f 	and.w	r3, r3, #31
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000fe2:	f107 010c 	add.w	r1, r7, #12
 8000fe6:	2364      	movs	r3, #100	@ 0x64
 8000fe8:	2201      	movs	r2, #1
 8000fea:	480a      	ldr	r0, [pc, #40]	@ (8001014 <NRF24_read_register+0x4c>)
 8000fec:	f005 feac 	bl	8006d48 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	1c59      	adds	r1, r3, #1
 8000ff6:	2364      	movs	r3, #100	@ 0x64
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4806      	ldr	r0, [pc, #24]	@ (8001014 <NRF24_read_register+0x4c>)
 8000ffc:	f006 f819 	bl	8007032 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8001000:	7b7b      	ldrb	r3, [r7, #13]
 8001002:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8001004:	2001      	movs	r0, #1
 8001006:	f7ff ffaf 	bl	8000f68 <NRF24_csn>
	return retData;
 800100a:	7bfb      	ldrb	r3, [r7, #15]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200001fc 	.word	0x200001fc

08001018 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
 8001024:	4613      	mov	r3, r2
 8001026:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff ff9d 	bl	8000f68 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	f003 031f 	and.w	r3, r3, #31
 8001034:	b2db      	uxtb	r3, r3
 8001036:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8001038:	f107 010c 	add.w	r1, r7, #12
 800103c:	2364      	movs	r3, #100	@ 0x64
 800103e:	2201      	movs	r2, #1
 8001040:	4808      	ldr	r0, [pc, #32]	@ (8001064 <NRF24_read_registerN+0x4c>)
 8001042:	f005 fe81 	bl	8006d48 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	b29a      	uxth	r2, r3
 800104a:	2364      	movs	r3, #100	@ 0x64
 800104c:	6839      	ldr	r1, [r7, #0]
 800104e:	4805      	ldr	r0, [pc, #20]	@ (8001064 <NRF24_read_registerN+0x4c>)
 8001050:	f005 ffef 	bl	8007032 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f7ff ff87 	bl	8000f68 <NRF24_csn>
}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200001fc 	.word	0x200001fc

08001068 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	460a      	mov	r2, r1
 8001072:	71fb      	strb	r3, [r7, #7]
 8001074:	4613      	mov	r3, r2
 8001076:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001078:	2000      	movs	r0, #0
 800107a:	f7ff ff75 	bl	8000f68 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f043 0320 	orr.w	r3, r3, #32
 8001084:	b2db      	uxtb	r3, r3
 8001086:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8001088:	79bb      	ldrb	r3, [r7, #6]
 800108a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 800108c:	f107 010c 	add.w	r1, r7, #12
 8001090:	2364      	movs	r3, #100	@ 0x64
 8001092:	2202      	movs	r2, #2
 8001094:	4804      	ldr	r0, [pc, #16]	@ (80010a8 <NRF24_write_register+0x40>)
 8001096:	f005 fe57 	bl	8006d48 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f7ff ff64 	bl	8000f68 <NRF24_csn>
}
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200001fc 	.word	0x200001fc

080010ac <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
 80010b8:	4613      	mov	r3, r2
 80010ba:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ff53 	bl	8000f68 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f043 0320 	orr.w	r3, r3, #32
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80010cc:	f107 010c 	add.w	r1, r7, #12
 80010d0:	2364      	movs	r3, #100	@ 0x64
 80010d2:	2201      	movs	r2, #1
 80010d4:	4808      	ldr	r0, [pc, #32]	@ (80010f8 <NRF24_write_registerN+0x4c>)
 80010d6:	f005 fe37 	bl	8006d48 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 80010da:	79bb      	ldrb	r3, [r7, #6]
 80010dc:	b29a      	uxth	r2, r3
 80010de:	2364      	movs	r3, #100	@ 0x64
 80010e0:	6839      	ldr	r1, [r7, #0]
 80010e2:	4805      	ldr	r0, [pc, #20]	@ (80010f8 <NRF24_write_registerN+0x4c>)
 80010e4:	f005 fe30 	bl	8006d48 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80010e8:	2001      	movs	r0, #1
 80010ea:	f7ff ff3d 	bl	8000f68 <NRF24_csn>
}
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001fc 	.word	0x200001fc

080010fc <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8001108:	2000      	movs	r0, #0
 800110a:	f7ff ff2d 	bl	8000f68 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 800110e:	23a0      	movs	r3, #160	@ 0xa0
 8001110:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8001112:	f107 010f 	add.w	r1, r7, #15
 8001116:	2364      	movs	r3, #100	@ 0x64
 8001118:	2201      	movs	r2, #1
 800111a:	4808      	ldr	r0, [pc, #32]	@ (800113c <NRF24_write_payload+0x40>)
 800111c:	f005 fe14 	bl	8006d48 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	b29a      	uxth	r2, r3
 8001124:	2364      	movs	r3, #100	@ 0x64
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	4804      	ldr	r0, [pc, #16]	@ (800113c <NRF24_write_payload+0x40>)
 800112a:	f005 fe0d 	bl	8006d48 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800112e:	2001      	movs	r0, #1
 8001130:	f7ff ff1a 	bl	8000f68 <NRF24_csn>
}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	200001fc 	.word	0x200001fc

08001140 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8001144:	21ff      	movs	r1, #255	@ 0xff
 8001146:	20e1      	movs	r0, #225	@ 0xe1
 8001148:	f7ff ff8e 	bl	8001068 <NRF24_write_register>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8001154:	21ff      	movs	r1, #255	@ 0xff
 8001156:	20e2      	movs	r0, #226	@ 0xe2
 8001158:	f7ff ff86 	bl	8001068 <NRF24_write_register>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8001166:	2007      	movs	r0, #7
 8001168:	f7ff ff2e 	bl	8000fc8 <NRF24_read_register>
 800116c:	4603      	mov	r3, r0
 800116e:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8001170:	79fb      	ldrb	r3, [r7, #7]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <NRF24_begin>:

//12. Begin function
//void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
void NRF24_begin(SPI_HandleTypeDef nrfSPI)
{
 800117c:	b084      	sub	sp, #16
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	f107 0c10 	add.w	ip, r7, #16
 8001188:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 800118c:	4b60      	ldr	r3, [pc, #384]	@ (8001310 <NRF24_begin+0x194>)
 800118e:	4618      	mov	r0, r3
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	2264      	movs	r2, #100	@ 0x64
 8001196:	4619      	mov	r1, r3
 8001198:	f008 fd29 	bl	8009bee <memcpy>
//	nrf24_PORT = nrf24PORT;
//	nrf24_CSN_PIN = nrfCSN_Pin;
//	nrf24_CE_PIN = nrfCE_Pin;

	//Put pins to idle state
	NRF24_csn(1);
 800119c:	2001      	movs	r0, #1
 800119e:	f7ff fee3 	bl	8000f68 <NRF24_csn>
	NRF24_ce(0);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7ff fef8 	bl	8000f98 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 80011a8:	2005      	movs	r0, #5
 80011aa:	f001 fe9f 	bl	8002eec <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 80011ae:	2108      	movs	r1, #8
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff ff59 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 80011b6:	213f      	movs	r1, #63	@ 0x3f
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff ff55 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80011be:	2103      	movs	r1, #3
 80011c0:	2002      	movs	r0, #2
 80011c2:	f7ff ff51 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80011c6:	2103      	movs	r1, #3
 80011c8:	2003      	movs	r0, #3
 80011ca:	f7ff ff4d 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80011ce:	2103      	movs	r1, #3
 80011d0:	2004      	movs	r0, #4
 80011d2:	f7ff ff49 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80011d6:	2102      	movs	r1, #2
 80011d8:	2005      	movs	r0, #5
 80011da:	f7ff ff45 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 80011de:	210f      	movs	r1, #15
 80011e0:	2006      	movs	r0, #6
 80011e2:	f7ff ff41 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 80011e6:	210e      	movs	r1, #14
 80011e8:	2007      	movs	r0, #7
 80011ea:	f7ff ff3d 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 80011ee:	2100      	movs	r1, #0
 80011f0:	2008      	movs	r0, #8
 80011f2:	f7ff ff39 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 80011f6:	2100      	movs	r1, #0
 80011f8:	2009      	movs	r0, #9
 80011fa:	f7ff ff35 	bl	8001068 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80011fe:	23e7      	movs	r3, #231	@ 0xe7
 8001200:	713b      	strb	r3, [r7, #4]
 8001202:	23e7      	movs	r3, #231	@ 0xe7
 8001204:	70fb      	strb	r3, [r7, #3]
 8001206:	23e7      	movs	r3, #231	@ 0xe7
 8001208:	70bb      	strb	r3, [r7, #2]
 800120a:	23e7      	movs	r3, #231	@ 0xe7
 800120c:	707b      	strb	r3, [r7, #1]
 800120e:	23e7      	movs	r3, #231	@ 0xe7
 8001210:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8001212:	463b      	mov	r3, r7
 8001214:	2205      	movs	r2, #5
 8001216:	4619      	mov	r1, r3
 8001218:	200a      	movs	r0, #10
 800121a:	f7ff ff47 	bl	80010ac <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 800121e:	23c2      	movs	r3, #194	@ 0xc2
 8001220:	713b      	strb	r3, [r7, #4]
 8001222:	23c2      	movs	r3, #194	@ 0xc2
 8001224:	70fb      	strb	r3, [r7, #3]
 8001226:	23c2      	movs	r3, #194	@ 0xc2
 8001228:	70bb      	strb	r3, [r7, #2]
 800122a:	23c2      	movs	r3, #194	@ 0xc2
 800122c:	707b      	strb	r3, [r7, #1]
 800122e:	23c2      	movs	r3, #194	@ 0xc2
 8001230:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8001232:	463b      	mov	r3, r7
 8001234:	2205      	movs	r2, #5
 8001236:	4619      	mov	r1, r3
 8001238:	200b      	movs	r0, #11
 800123a:	f7ff ff37 	bl	80010ac <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 800123e:	21c3      	movs	r1, #195	@ 0xc3
 8001240:	200c      	movs	r0, #12
 8001242:	f7ff ff11 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8001246:	21c4      	movs	r1, #196	@ 0xc4
 8001248:	200d      	movs	r0, #13
 800124a:	f7ff ff0d 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 800124e:	21c5      	movs	r1, #197	@ 0xc5
 8001250:	200e      	movs	r0, #14
 8001252:	f7ff ff09 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8001256:	21c6      	movs	r1, #198	@ 0xc6
 8001258:	200f      	movs	r0, #15
 800125a:	f7ff ff05 	bl	8001068 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 800125e:	23e7      	movs	r3, #231	@ 0xe7
 8001260:	713b      	strb	r3, [r7, #4]
 8001262:	23e7      	movs	r3, #231	@ 0xe7
 8001264:	70fb      	strb	r3, [r7, #3]
 8001266:	23e7      	movs	r3, #231	@ 0xe7
 8001268:	70bb      	strb	r3, [r7, #2]
 800126a:	23e7      	movs	r3, #231	@ 0xe7
 800126c:	707b      	strb	r3, [r7, #1]
 800126e:	23e7      	movs	r3, #231	@ 0xe7
 8001270:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8001272:	463b      	mov	r3, r7
 8001274:	2205      	movs	r2, #5
 8001276:	4619      	mov	r1, r3
 8001278:	2010      	movs	r0, #16
 800127a:	f7ff ff17 	bl	80010ac <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800127e:	2100      	movs	r1, #0
 8001280:	2011      	movs	r0, #17
 8001282:	f7ff fef1 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8001286:	2100      	movs	r1, #0
 8001288:	2012      	movs	r0, #18
 800128a:	f7ff feed 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800128e:	2100      	movs	r1, #0
 8001290:	2013      	movs	r0, #19
 8001292:	f7ff fee9 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001296:	2100      	movs	r1, #0
 8001298:	2014      	movs	r0, #20
 800129a:	f7ff fee5 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800129e:	2100      	movs	r1, #0
 80012a0:	2015      	movs	r0, #21
 80012a2:	f7ff fee1 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 80012a6:	2100      	movs	r1, #0
 80012a8:	2016      	movs	r0, #22
 80012aa:	f7ff fedd 	bl	8001068 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 80012ae:	f000 fa93 	bl	80017d8 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 80012b2:	2100      	movs	r1, #0
 80012b4:	201c      	movs	r0, #28
 80012b6:	f7ff fed7 	bl	8001068 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80012ba:	2100      	movs	r1, #0
 80012bc:	201d      	movs	r0, #29
 80012be:	f7ff fed3 	bl	8001068 <NRF24_write_register>
	printRadioSettings();
 80012c2:	f000 faa3 	bl	800180c <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 80012c6:	210f      	movs	r1, #15
 80012c8:	200f      	movs	r0, #15
 80012ca:	f000 f8a7 	bl	800141c <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 80012ce:	2003      	movs	r0, #3
 80012d0:	f000 f923 	bl	800151a <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 80012d4:	2001      	movs	r0, #1
 80012d6:	f000 f959 	bl	800158c <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 80012da:	2002      	movs	r0, #2
 80012dc:	f000 f99c 	bl	8001618 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 80012e0:	f000 f8ee 	bl	80014c0 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 80012e4:	2020      	movs	r0, #32
 80012e6:	f000 f8cb 	bl	8001480 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 80012ea:	f000 fa6d 	bl	80017c8 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 80012ee:	204c      	movs	r0, #76	@ 0x4c
 80012f0:	f000 f8b0 	bl	8001454 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80012f4:	f7ff ff24 	bl	8001140 <NRF24_flush_tx>
	NRF24_flush_rx();
 80012f8:	f7ff ff2a 	bl	8001150 <NRF24_flush_rx>

	NRF24_powerDown();
 80012fc:	f000 f9c3 	bl	8001686 <NRF24_powerDown>

}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800130a:	b004      	add	sp, #16
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	200001fc 	.word	0x200001fc

08001314 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff fe3d 	bl	8000f98 <NRF24_ce>
	NRF24_flush_tx();
 800131e:	f7ff ff0f 	bl	8001140 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001322:	f7ff ff15 	bl	8001150 <NRF24_flush_rx>
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8001338:	f000 fa46 	bl	80017c8 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 800133c:	78fb      	ldrb	r3, [r7, #3]
 800133e:	4619      	mov	r1, r3
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f9df 	bl	8001704 <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8001346:	f001 fdc5 	bl	8002ed4 <HAL_GetTick>
 800134a:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 800134c:	230a      	movs	r3, #10
 800134e:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8001350:	f107 030d 	add.w	r3, r7, #13
 8001354:	2201      	movs	r2, #1
 8001356:	4619      	mov	r1, r3
 8001358:	2008      	movs	r0, #8
 800135a:	f7ff fe5d 	bl	8001018 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 800135e:	f7ff feff 	bl	8001160 <NRF24_get_status>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800136c:	2b00      	cmp	r3, #0
 800136e:	d107      	bne.n	8001380 <NRF24_write+0x54>
 8001370:	f001 fdb0 	bl	8002ed4 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	429a      	cmp	r2, r3
 800137e:	d8e7      	bhi.n	8001350 <NRF24_write+0x24>

//	printConfigReg();
//	printStatusReg();

	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8001380:	f107 010b 	add.w	r1, r7, #11
 8001384:	f107 030c 	add.w	r3, r7, #12
 8001388:	4a0c      	ldr	r2, [pc, #48]	@ (80013bc <NRF24_write+0x90>)
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f9e9 	bl	8001762 <NRF24_whatHappened>
	retStatus = tx_ok;
 8001390:	7b3b      	ldrb	r3, [r7, #12]
 8001392:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <NRF24_write+0x90>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d005      	beq.n	80013a8 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 800139c:	f000 f888 	bl	80014b0 <NRF24_getDynamicPayloadSize>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <NRF24_write+0x94>)
 80013a6:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 80013a8:	f000 f80c 	bl	80013c4 <NRF24_available>
	NRF24_flush_tx();
 80013ac:	f7ff fec8 	bl	8001140 <NRF24_flush_tx>
	return retStatus;
 80013b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3718      	adds	r7, #24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200001f4 	.word	0x200001f4
 80013c0:	200001f5 	.word	0x200001f5

080013c4 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 80013c8:	2000      	movs	r0, #0
 80013ca:	f000 f96b 	bl	80016a4 <NRF24_availablePipe>
 80013ce:	4603      	mov	r3, r0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 80013de:	463b      	mov	r3, r7
 80013e0:	2205      	movs	r2, #5
 80013e2:	4619      	mov	r1, r3
 80013e4:	200a      	movs	r0, #10
 80013e6:	f7ff fe61 	bl	80010ac <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80013ea:	463b      	mov	r3, r7
 80013ec:	2205      	movs	r2, #5
 80013ee:	4619      	mov	r1, r3
 80013f0:	2010      	movs	r0, #16
 80013f2:	f7ff fe5b 	bl	80010ac <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 80013f6:	2320      	movs	r3, #32
 80013f8:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 80013fa:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <NRF24_openWritingPipe+0x44>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	4293      	cmp	r3, r2
 8001402:	bf28      	it	cs
 8001404:	4613      	movcs	r3, r2
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4619      	mov	r1, r3
 800140a:	2011      	movs	r0, #17
 800140c:	f7ff fe2c 	bl	8001068 <NRF24_write_register>
}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200001f6 	.word	0x200001f6

0800141c <NRF24_setRetries>:
	}

}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	460a      	mov	r2, r1
 8001426:	71fb      	strb	r3, [r7, #7]
 8001428:	4613      	mov	r3, r2
 800142a:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	b25a      	sxtb	r2, r3
 8001434:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001438:	f003 030f 	and.w	r3, r3, #15
 800143c:	b25b      	sxtb	r3, r3
 800143e:	4313      	orrs	r3, r2
 8001440:	b25b      	sxtb	r3, r3
 8001442:	b2db      	uxtb	r3, r3
 8001444:	4619      	mov	r1, r3
 8001446:	2004      	movs	r0, #4
 8001448:	f7ff fe0e 	bl	8001068 <NRF24_write_register>
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 800145e:	237f      	movs	r3, #127	@ 0x7f
 8001460:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8001462:	7bfa      	ldrb	r2, [r7, #15]
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	4293      	cmp	r3, r2
 8001468:	bf28      	it	cs
 800146a:	4613      	movcs	r3, r2
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4619      	mov	r1, r3
 8001470:	2005      	movs	r0, #5
 8001472:	f7ff fdf9 	bl	8001068 <NRF24_write_register>
}
 8001476:	bf00      	nop
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 800148a:	2320      	movs	r3, #32
 800148c:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 800148e:	7bfa      	ldrb	r2, [r7, #15]
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4293      	cmp	r3, r2
 8001494:	bf28      	it	cs
 8001496:	4613      	movcs	r3, r2
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <NRF24_setPayloadSize+0x2c>)
 800149c:	701a      	strb	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	200001f6 	.word	0x200001f6

080014b0 <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 80014b4:	2060      	movs	r0, #96	@ 0x60
 80014b6:	f7ff fd87 	bl	8000fc8 <NRF24_read_register>
 80014ba:	4603      	mov	r3, r0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	bd80      	pop	{r7, pc}

080014c0 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 80014c4:	201d      	movs	r0, #29
 80014c6:	f7ff fd7f 	bl	8000fc8 <NRF24_read_register>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f023 0304 	bic.w	r3, r3, #4
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	201d      	movs	r0, #29
 80014d6:	f7ff fdc7 	bl	8001068 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 80014da:	2100      	movs	r1, #0
 80014dc:	201c      	movs	r0, #28
 80014de:	f7ff fdc3 	bl	8001068 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 80014e2:	4b02      	ldr	r3, [pc, #8]	@ (80014ec <NRF24_disableDynamicPayloads+0x2c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	200001f7 	.word	0x200001f7

080014f0 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8001500:	213f      	movs	r1, #63	@ 0x3f
 8001502:	2001      	movs	r0, #1
 8001504:	f7ff fdb0 	bl	8001068 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8001508:	e003      	b.n	8001512 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 800150a:	2100      	movs	r1, #0
 800150c:	2001      	movs	r0, #1
 800150e:	f7ff fdab 	bl	8001068 <NRF24_write_register>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	4603      	mov	r3, r0
 8001522:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001524:	2006      	movs	r0, #6
 8001526:	f7ff fd4f 	bl	8000fc8 <NRF24_read_register>
 800152a:	4603      	mov	r3, r0
 800152c:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	f023 0306 	bic.w	r3, r3, #6
 8001534:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b03      	cmp	r3, #3
 800153a:	d104      	bne.n	8001546 <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	f043 0306 	orr.w	r3, r3, #6
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e019      	b.n	800157a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d104      	bne.n	8001556 <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e011      	b.n	800157a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d104      	bne.n	8001566 <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	f043 0302 	orr.w	r3, r3, #2
 8001562:	73fb      	strb	r3, [r7, #15]
 8001564:	e009      	b.n	800157a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d006      	beq.n	800157a <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b04      	cmp	r3, #4
 8001570:	d103      	bne.n	800157a <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	f043 0306 	orr.w	r3, r3, #6
 8001578:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	4619      	mov	r1, r3
 800157e:	2006      	movs	r0, #6
 8001580:	f7ff fd72 	bl	8001068 <NRF24_write_register>
}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800159a:	2006      	movs	r0, #6
 800159c:	f7ff fd14 	bl	8000fc8 <NRF24_read_register>
 80015a0:	4603      	mov	r3, r0
 80015a2:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80015b0:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d107      	bne.n	80015c8 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 80015b8:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 80015be:	7bbb      	ldrb	r3, [r7, #14]
 80015c0:	f043 0320 	orr.w	r3, r3, #32
 80015c4:	73bb      	strb	r3, [r7, #14]
 80015c6:	e00d      	b.n	80015e4 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d107      	bne.n	80015de <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015d0:	2201      	movs	r2, #1
 80015d2:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
 80015d6:	f043 0308 	orr.w	r3, r3, #8
 80015da:	73bb      	strb	r3, [r7, #14]
 80015dc:	e002      	b.n	80015e4 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <NRF24_setDataRate+0x88>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	4619      	mov	r1, r3
 80015e8:	2006      	movs	r0, #6
 80015ea:	f7ff fd3d 	bl	8001068 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80015ee:	2006      	movs	r0, #6
 80015f0:	f7ff fcea 	bl	8000fc8 <NRF24_read_register>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	7bbb      	ldrb	r3, [r7, #14]
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d102      	bne.n	8001604 <NRF24_setDataRate+0x78>
  {
    result = true;
 80015fe:	2301      	movs	r3, #1
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e002      	b.n	800160a <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8001604:	4b03      	ldr	r3, [pc, #12]	@ (8001614 <NRF24_setDataRate+0x88>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
  }

  return result;
 800160a:	7bfb      	ldrb	r3, [r7, #15]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3710      	adds	r7, #16
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200001f8 	.word	0x200001f8

08001618 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff fcd0 	bl	8000fc8 <NRF24_read_register>
 8001628:	4603      	mov	r3, r0
 800162a:	f023 030c 	bic.w	r3, r3, #12
 800162e:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00f      	beq.n	8001656 <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d104      	bne.n	8001646 <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	73fb      	strb	r3, [r7, #15]
 8001644:	e007      	b.n	8001656 <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	f043 0308 	orr.w	r3, r3, #8
 800164c:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	4619      	mov	r1, r3
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff fd04 	bl	8001068 <NRF24_write_register>
}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <NRF24_powerUp>:
	uint8_t disable = NRF24_read_register(REG_CONFIG) & ~_BV(BIT_EN_CRC) ;
  NRF24_write_register( REG_CONFIG, disable ) ;
}
//37. power up
void NRF24_powerUp(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
 800166c:	2000      	movs	r0, #0
 800166e:	f7ff fcab 	bl	8000fc8 <NRF24_read_register>
 8001672:	4603      	mov	r3, r0
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	b2db      	uxtb	r3, r3
 800167a:	4619      	mov	r1, r3
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff fcf3 	bl	8001068 <NRF24_write_register>
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}

08001686 <NRF24_powerDown>:
//38. power down
void NRF24_powerDown(void)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 800168a:	2000      	movs	r0, #0
 800168c:	f7ff fc9c 	bl	8000fc8 <NRF24_read_register>
 8001690:	4603      	mov	r3, r0
 8001692:	f023 0302 	bic.w	r3, r3, #2
 8001696:	b2db      	uxtb	r3, r3
 8001698:	4619      	mov	r1, r3
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff fce4 	bl	8001068 <NRF24_write_register>
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 80016ac:	f7ff fd58 	bl	8001160 <NRF24_get_status>
 80016b0:	4603      	mov	r3, r0
 80016b2:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	bf14      	ite	ne
 80016be:	2301      	movne	r3, #1
 80016c0:	2300      	moveq	r3, #0
 80016c2:	73bb      	strb	r3, [r7, #14]

  if (result)
 80016c4:	7bbb      	ldrb	r3, [r7, #14]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d017      	beq.n	80016fa <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d007      	beq.n	80016e0 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 80016e0:	2140      	movs	r1, #64	@ 0x40
 80016e2:	2007      	movs	r0, #7
 80016e4:	f7ff fcc0 	bl	8001068 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	f003 0320 	and.w	r3, r3, #32
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 80016f2:	2120      	movs	r1, #32
 80016f4:	2007      	movs	r0, #7
 80016f6:	f7ff fcb7 	bl	8001068 <NRF24_write_register>
    }
  }
  return result;
 80016fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff fc41 	bl	8000f98 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8001716:	2000      	movs	r0, #0
 8001718:	f7ff fc56 	bl	8000fc8 <NRF24_read_register>
 800171c:	4603      	mov	r3, r0
 800171e:	f043 0302 	orr.w	r3, r3, #2
 8001722:	b2db      	uxtb	r3, r3
 8001724:	f023 0301 	bic.w	r3, r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4619      	mov	r1, r3
 800172c:	2000      	movs	r0, #0
 800172e:	f7ff fc9b 	bl	8001068 <NRF24_write_register>
  NRF24_ce(1);
 8001732:	2001      	movs	r0, #1
 8001734:	f7ff fc30 	bl	8000f98 <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 8001738:	2096      	movs	r0, #150	@ 0x96
 800173a:	f7ff fbf3 	bl	8000f24 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	4619      	mov	r1, r3
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff fcda 	bl	80010fc <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8001748:	2001      	movs	r0, #1
 800174a:	f7ff fc25 	bl	8000f98 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 800174e:	200f      	movs	r0, #15
 8001750:	f7ff fbe8 	bl	8000f24 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff fc1f 	bl	8000f98 <NRF24_ce>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 800176e:	f7ff fcf7 	bl	8001160 <NRF24_get_status>
 8001772:	4603      	mov	r3, r0
 8001774:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 800177c:	2170      	movs	r1, #112	@ 0x70
 800177e:	2007      	movs	r0, #7
 8001780:	f7ff fc72 	bl	8001068 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8001784:	7dfb      	ldrb	r3, [r7, #23]
 8001786:	f003 0320 	and.w	r3, r3, #32
 800178a:	2b00      	cmp	r3, #0
 800178c:	bf14      	ite	ne
 800178e:	2301      	movne	r3, #1
 8001790:	2300      	moveq	r3, #0
 8001792:	b2da      	uxtb	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8001798:	7dfb      	ldrb	r3, [r7, #23]
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bf14      	ite	ne
 80017a2:	2301      	movne	r3, #1
 80017a4:	2300      	moveq	r3, #0
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
 80017ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	bf14      	ite	ne
 80017b6:	2301      	movne	r3, #1
 80017b8:	2300      	moveq	r3, #0
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	701a      	strb	r2, [r3, #0]
}
 80017c0:	bf00      	nop
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80017cc:	2170      	movs	r1, #112	@ 0x70
 80017ce:	2007      	movs	r0, #7
 80017d0:	f7ff fc4a 	bl	8001068 <NRF24_write_register>
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80017de:	2000      	movs	r0, #0
 80017e0:	f7ff fbc2 	bl	8000f68 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 80017e4:	2350      	movs	r3, #80	@ 0x50
 80017e6:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 80017e8:	2373      	movs	r3, #115	@ 0x73
 80017ea:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 80017ec:	1d39      	adds	r1, r7, #4
 80017ee:	2364      	movs	r3, #100	@ 0x64
 80017f0:	2202      	movs	r2, #2
 80017f2:	4805      	ldr	r0, [pc, #20]	@ (8001808 <NRF24_ACTIVATE_cmd+0x30>)
 80017f4:	f005 faa8 	bl	8006d48 <HAL_SPI_Transmit>
	NRF24_csn(1);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f7ff fbb5 	bl	8000f68 <NRF24_csn>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	200001fc 	.word	0x200001fc

0800180c <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 800180c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800180e:	b0a1      	sub	sp, #132	@ 0x84
 8001810:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	49c3      	ldr	r1, [pc, #780]	@ (8001b24 <printRadioSettings+0x318>)
 8001818:	4618      	mov	r0, r3
 800181a:	f008 f86f 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fd4c 	bl	80002c0 <strlen>
 8001828:	4603      	mov	r3, r0
 800182a:	b29a      	uxth	r2, r3
 800182c:	f107 0108 	add.w	r1, r7, #8
 8001830:	230a      	movs	r3, #10
 8001832:	48bd      	ldr	r0, [pc, #756]	@ (8001b28 <printRadioSettings+0x31c>)
 8001834:	f006 fc5e 	bl	80080f4 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fbc5 	bl	8000fc8 <NRF24_read_register>
 800183e:	4603      	mov	r3, r0
 8001840:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3))
 8001844:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001848:	f003 0308 	and.w	r3, r3, #8
 800184c:	2b00      	cmp	r3, #0
 800184e:	d013      	beq.n	8001878 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001850:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <printRadioSettings+0x5e>
 800185c:	f107 0308 	add.w	r3, r7, #8
 8001860:	49b2      	ldr	r1, [pc, #712]	@ (8001b2c <printRadioSettings+0x320>)
 8001862:	4618      	mov	r0, r3
 8001864:	f008 f84a 	bl	80098fc <siprintf>
 8001868:	e00c      	b.n	8001884 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 800186a:	f107 0308 	add.w	r3, r7, #8
 800186e:	49b0      	ldr	r1, [pc, #704]	@ (8001b30 <printRadioSettings+0x324>)
 8001870:	4618      	mov	r0, r3
 8001872:	f008 f843 	bl	80098fc <siprintf>
 8001876:	e005      	b.n	8001884 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001878:	f107 0308 	add.w	r3, r7, #8
 800187c:	49ad      	ldr	r1, [pc, #692]	@ (8001b34 <printRadioSettings+0x328>)
 800187e:	4618      	mov	r0, r3
 8001880:	f008 f83c 	bl	80098fc <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001884:	f107 0308 	add.w	r3, r7, #8
 8001888:	4618      	mov	r0, r3
 800188a:	f7fe fd19 	bl	80002c0 <strlen>
 800188e:	4603      	mov	r3, r0
 8001890:	b29a      	uxth	r2, r3
 8001892:	f107 0108 	add.w	r1, r7, #8
 8001896:	230a      	movs	r3, #10
 8001898:	48a3      	ldr	r0, [pc, #652]	@ (8001b28 <printRadioSettings+0x31c>)
 800189a:	f006 fc2b 	bl	80080f4 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff fb92 	bl	8000fc8 <NRF24_read_register>
 80018a4:	4603      	mov	r3, r0
 80018a6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018aa:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018ae:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	bfcc      	ite	gt
 80018b6:	2301      	movgt	r3, #1
 80018b8:	2300      	movle	r3, #0
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018c2:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	bfcc      	ite	gt
 80018ca:	2301      	movgt	r3, #1
 80018cc:	2300      	movle	r3, #0
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018d2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018d6:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018da:	2b00      	cmp	r3, #0
 80018dc:	bfcc      	ite	gt
 80018de:	2301      	movgt	r3, #1
 80018e0:	2300      	movle	r3, #0
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018e6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018ea:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	bfcc      	ite	gt
 80018f2:	2301      	movgt	r3, #1
 80018f4:	2300      	movle	r3, #0
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80018fa:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80018fe:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001902:	2b00      	cmp	r3, #0
 8001904:	bfcc      	ite	gt
 8001906:	2301      	movgt	r3, #1
 8001908:	2300      	movle	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800190e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001912:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001916:	2b00      	cmp	r3, #0
 8001918:	bfcc      	ite	gt
 800191a:	2301      	movgt	r3, #1
 800191c:	2300      	movle	r3, #0
 800191e:	b2db      	uxtb	r3, r3
 8001920:	f107 0008 	add.w	r0, r7, #8
 8001924:	9303      	str	r3, [sp, #12]
 8001926:	9402      	str	r4, [sp, #8]
 8001928:	9101      	str	r1, [sp, #4]
 800192a:	9200      	str	r2, [sp, #0]
 800192c:	4633      	mov	r3, r6
 800192e:	462a      	mov	r2, r5
 8001930:	4981      	ldr	r1, [pc, #516]	@ (8001b38 <printRadioSettings+0x32c>)
 8001932:	f007 ffe3 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001936:	f107 0308 	add.w	r3, r7, #8
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fcc0 	bl	80002c0 <strlen>
 8001940:	4603      	mov	r3, r0
 8001942:	b29a      	uxth	r2, r3
 8001944:	f107 0108 	add.w	r1, r7, #8
 8001948:	230a      	movs	r3, #10
 800194a:	4877      	ldr	r0, [pc, #476]	@ (8001b28 <printRadioSettings+0x31c>)
 800194c:	f006 fbd2 	bl	80080f4 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8001950:	2002      	movs	r0, #2
 8001952:	f7ff fb39 	bl	8000fc8 <NRF24_read_register>
 8001956:	4603      	mov	r3, r0
 8001958:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800195c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001960:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001964:	2b00      	cmp	r3, #0
 8001966:	bfcc      	ite	gt
 8001968:	2301      	movgt	r3, #1
 800196a:	2300      	movle	r3, #0
 800196c:	b2db      	uxtb	r3, r3
 800196e:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001970:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001974:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001978:	2b00      	cmp	r3, #0
 800197a:	bfcc      	ite	gt
 800197c:	2301      	movgt	r3, #1
 800197e:	2300      	movle	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001984:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001988:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800198c:	2b00      	cmp	r3, #0
 800198e:	bfcc      	ite	gt
 8001990:	2301      	movgt	r3, #1
 8001992:	2300      	movle	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001998:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800199c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	bfcc      	ite	gt
 80019a4:	2301      	movgt	r3, #1
 80019a6:	2300      	movle	r3, #0
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80019ac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019b0:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	bfcc      	ite	gt
 80019b8:	2301      	movgt	r3, #1
 80019ba:	2300      	movle	r3, #0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80019c0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019c4:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	bfcc      	ite	gt
 80019cc:	2301      	movgt	r3, #1
 80019ce:	2300      	movle	r3, #0
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f107 0008 	add.w	r0, r7, #8
 80019d6:	9303      	str	r3, [sp, #12]
 80019d8:	9402      	str	r4, [sp, #8]
 80019da:	9101      	str	r1, [sp, #4]
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	4633      	mov	r3, r6
 80019e0:	462a      	mov	r2, r5
 80019e2:	4956      	ldr	r1, [pc, #344]	@ (8001b3c <printRadioSettings+0x330>)
 80019e4:	f007 ff8a 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80019e8:	f107 0308 	add.w	r3, r7, #8
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fc67 	bl	80002c0 <strlen>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	f107 0108 	add.w	r1, r7, #8
 80019fa:	230a      	movs	r3, #10
 80019fc:	484a      	ldr	r0, [pc, #296]	@ (8001b28 <printRadioSettings+0x31c>)
 80019fe:	f006 fb79 	bl	80080f4 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8001a02:	2003      	movs	r0, #3
 8001a04:	f7ff fae0 	bl	8000fc8 <NRF24_read_register>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val +=2;
 8001a12:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a16:	3302      	adds	r3, #2
 8001a18:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001a1c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	4946      	ldr	r1, [pc, #280]	@ (8001b40 <printRadioSettings+0x334>)
 8001a26:	4618      	mov	r0, r3
 8001a28:	f007 ff68 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a2c:	f107 0308 	add.w	r3, r7, #8
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fc45 	bl	80002c0 <strlen>
 8001a36:	4603      	mov	r3, r0
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	f107 0108 	add.w	r1, r7, #8
 8001a3e:	230a      	movs	r3, #10
 8001a40:	4839      	ldr	r0, [pc, #228]	@ (8001b28 <printRadioSettings+0x31c>)
 8001a42:	f006 fb57 	bl	80080f4 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001a46:	2005      	movs	r0, #5
 8001a48:	f7ff fabe 	bl	8000fc8 <NRF24_read_register>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8001a52:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a5a:	f107 0308 	add.w	r3, r7, #8
 8001a5e:	4939      	ldr	r1, [pc, #228]	@ (8001b44 <printRadioSettings+0x338>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f007 ff4b 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a66:	f107 0308 	add.w	r3, r7, #8
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7fe fc28 	bl	80002c0 <strlen>
 8001a70:	4603      	mov	r3, r0
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	f107 0108 	add.w	r1, r7, #8
 8001a78:	230a      	movs	r3, #10
 8001a7a:	482b      	ldr	r0, [pc, #172]	@ (8001b28 <printRadioSettings+0x31c>)
 8001a7c:	f006 fb3a 	bl	80080f4 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001a80:	2006      	movs	r0, #6
 8001a82:	f7ff faa1 	bl	8000fc8 <NRF24_read_register>
 8001a86:	4603      	mov	r3, r0
 8001a88:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001a8c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a90:	f003 0308 	and.w	r3, r3, #8
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d006      	beq.n	8001aa6 <printRadioSettings+0x29a>
 8001a98:	f107 0308 	add.w	r3, r7, #8
 8001a9c:	492a      	ldr	r1, [pc, #168]	@ (8001b48 <printRadioSettings+0x33c>)
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f007 ff2c 	bl	80098fc <siprintf>
 8001aa4:	e005      	b.n	8001ab2 <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001aa6:	f107 0308 	add.w	r3, r7, #8
 8001aaa:	4928      	ldr	r1, [pc, #160]	@ (8001b4c <printRadioSettings+0x340>)
 8001aac:	4618      	mov	r0, r3
 8001aae:	f007 ff25 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ab2:	f107 0308 	add.w	r3, r7, #8
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fc02 	bl	80002c0 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f107 0108 	add.w	r1, r7, #8
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	4818      	ldr	r0, [pc, #96]	@ (8001b28 <printRadioSettings+0x31c>)
 8001ac8:	f006 fb14 	bl	80080f4 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8001acc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ad0:	f003 0306 	and.w	r3, r3, #6
 8001ad4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val = (reg8Val>>1);
 8001ad8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001adc:	085b      	lsrs	r3, r3, #1
 8001ade:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001ae2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d106      	bne.n	8001af8 <printRadioSettings+0x2ec>
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	4918      	ldr	r1, [pc, #96]	@ (8001b50 <printRadioSettings+0x344>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f007 ff03 	bl	80098fc <siprintf>
 8001af6:	e03b      	b.n	8001b70 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001af8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d106      	bne.n	8001b0e <printRadioSettings+0x302>
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	4913      	ldr	r1, [pc, #76]	@ (8001b54 <printRadioSettings+0x348>)
 8001b06:	4618      	mov	r0, r3
 8001b08:	f007 fef8 	bl	80098fc <siprintf>
 8001b0c:	e030      	b.n	8001b70 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001b0e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d122      	bne.n	8001b5c <printRadioSettings+0x350>
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	490f      	ldr	r1, [pc, #60]	@ (8001b58 <printRadioSettings+0x34c>)
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f007 feed 	bl	80098fc <siprintf>
 8001b22:	e025      	b.n	8001b70 <printRadioSettings+0x364>
 8001b24:	0800bb80 	.word	0x0800bb80
 8001b28:	20000260 	.word	0x20000260
 8001b2c:	0800bbb4 	.word	0x0800bbb4
 8001b30:	0800bbd0 	.word	0x0800bbd0
 8001b34:	0800bbec 	.word	0x0800bbec
 8001b38:	0800bc00 	.word	0x0800bc00
 8001b3c:	0800bc44 	.word	0x0800bc44
 8001b40:	0800bc90 	.word	0x0800bc90
 8001b44:	0800bcac 	.word	0x0800bcac
 8001b48:	0800bcc0 	.word	0x0800bcc0
 8001b4c:	0800bcd8 	.word	0x0800bcd8
 8001b50:	0800bcf0 	.word	0x0800bcf0
 8001b54:	0800bd04 	.word	0x0800bd04
 8001b58:	0800bd18 	.word	0x0800bd18
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001b5c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d105      	bne.n	8001b70 <printRadioSettings+0x364>
 8001b64:	f107 0308 	add.w	r3, r7, #8
 8001b68:	49d7      	ldr	r1, [pc, #860]	@ (8001ec8 <printRadioSettings+0x6bc>)
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f007 fec6 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b70:	f107 0308 	add.w	r3, r7, #8
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fba3 	bl	80002c0 <strlen>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	f107 0108 	add.w	r1, r7, #8
 8001b82:	230a      	movs	r3, #10
 8001b84:	48d1      	ldr	r0, [pc, #836]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001b86:	f006 fab5 	bl	80080f4 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8001b8a:	463b      	mov	r3, r7
 8001b8c:	2205      	movs	r2, #5
 8001b8e:	4619      	mov	r1, r3
 8001b90:	200a      	movs	r0, #10
 8001b92:	f7ff fa41 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001b96:	793b      	ldrb	r3, [r7, #4]
 8001b98:	461c      	mov	r4, r3
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	461d      	mov	r5, r3
 8001b9e:	78bb      	ldrb	r3, [r7, #2]
 8001ba0:	787a      	ldrb	r2, [r7, #1]
 8001ba2:	7839      	ldrb	r1, [r7, #0]
 8001ba4:	f107 0008 	add.w	r0, r7, #8
 8001ba8:	9102      	str	r1, [sp, #8]
 8001baa:	9201      	str	r2, [sp, #4]
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	462b      	mov	r3, r5
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	49c7      	ldr	r1, [pc, #796]	@ (8001ed0 <printRadioSettings+0x6c4>)
 8001bb4:	f007 fea2 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001bb8:	f107 0308 	add.w	r3, r7, #8
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fb7f 	bl	80002c0 <strlen>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	f107 0108 	add.w	r1, r7, #8
 8001bca:	230a      	movs	r3, #10
 8001bcc:	48bf      	ldr	r0, [pc, #764]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001bce:	f006 fa91 	bl	80080f4 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	2205      	movs	r2, #5
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	200b      	movs	r0, #11
 8001bda:	f7ff fa1d 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001bde:	793b      	ldrb	r3, [r7, #4]
 8001be0:	461c      	mov	r4, r3
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	461d      	mov	r5, r3
 8001be6:	78bb      	ldrb	r3, [r7, #2]
 8001be8:	787a      	ldrb	r2, [r7, #1]
 8001bea:	7839      	ldrb	r1, [r7, #0]
 8001bec:	f107 0008 	add.w	r0, r7, #8
 8001bf0:	9102      	str	r1, [sp, #8]
 8001bf2:	9201      	str	r2, [sp, #4]
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	462b      	mov	r3, r5
 8001bf8:	4622      	mov	r2, r4
 8001bfa:	49b6      	ldr	r1, [pc, #728]	@ (8001ed4 <printRadioSettings+0x6c8>)
 8001bfc:	f007 fe7e 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c00:	f107 0308 	add.w	r3, r7, #8
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fb5b 	bl	80002c0 <strlen>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	f107 0108 	add.w	r1, r7, #8
 8001c12:	230a      	movs	r3, #10
 8001c14:	48ad      	ldr	r0, [pc, #692]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001c16:	f006 fa6d 	bl	80080f4 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	4619      	mov	r1, r3
 8001c20:	200c      	movs	r0, #12
 8001c22:	f7ff f9f9 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001c26:	783b      	ldrb	r3, [r7, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	f107 0308 	add.w	r3, r7, #8
 8001c2e:	49aa      	ldr	r1, [pc, #680]	@ (8001ed8 <printRadioSettings+0x6cc>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f007 fe63 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fb40 	bl	80002c0 <strlen>
 8001c40:	4603      	mov	r3, r0
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	f107 0108 	add.w	r1, r7, #8
 8001c48:	230a      	movs	r3, #10
 8001c4a:	48a0      	ldr	r0, [pc, #640]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001c4c:	f006 fa52 	bl	80080f4 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001c50:	463b      	mov	r3, r7
 8001c52:	2201      	movs	r2, #1
 8001c54:	4619      	mov	r1, r3
 8001c56:	200d      	movs	r0, #13
 8001c58:	f7ff f9de 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001c5c:	783b      	ldrb	r3, [r7, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	499d      	ldr	r1, [pc, #628]	@ (8001edc <printRadioSettings+0x6d0>)
 8001c66:	4618      	mov	r0, r3
 8001c68:	f007 fe48 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fb25 	bl	80002c0 <strlen>
 8001c76:	4603      	mov	r3, r0
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	f107 0108 	add.w	r1, r7, #8
 8001c7e:	230a      	movs	r3, #10
 8001c80:	4892      	ldr	r0, [pc, #584]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001c82:	f006 fa37 	bl	80080f4 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8001c86:	463b      	mov	r3, r7
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	200e      	movs	r0, #14
 8001c8e:	f7ff f9c3 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001c92:	783b      	ldrb	r3, [r7, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	f107 0308 	add.w	r3, r7, #8
 8001c9a:	4991      	ldr	r1, [pc, #580]	@ (8001ee0 <printRadioSettings+0x6d4>)
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f007 fe2d 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ca2:	f107 0308 	add.w	r3, r7, #8
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe fb0a 	bl	80002c0 <strlen>
 8001cac:	4603      	mov	r3, r0
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f107 0108 	add.w	r1, r7, #8
 8001cb4:	230a      	movs	r3, #10
 8001cb6:	4885      	ldr	r0, [pc, #532]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001cb8:	f006 fa1c 	bl	80080f4 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8001cbc:	463b      	mov	r3, r7
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	200f      	movs	r0, #15
 8001cc4:	f7ff f9a8 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001cc8:	783b      	ldrb	r3, [r7, #0]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4984      	ldr	r1, [pc, #528]	@ (8001ee4 <printRadioSettings+0x6d8>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f007 fe12 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe faef 	bl	80002c0 <strlen>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	f107 0108 	add.w	r1, r7, #8
 8001cea:	230a      	movs	r3, #10
 8001cec:	4877      	ldr	r0, [pc, #476]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001cee:	f006 fa01 	bl	80080f4 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8001cf2:	463b      	mov	r3, r7
 8001cf4:	2205      	movs	r2, #5
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	2010      	movs	r0, #16
 8001cfa:	f7ff f98d 	bl	8001018 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001cfe:	793b      	ldrb	r3, [r7, #4]
 8001d00:	461c      	mov	r4, r3
 8001d02:	78fb      	ldrb	r3, [r7, #3]
 8001d04:	461d      	mov	r5, r3
 8001d06:	78bb      	ldrb	r3, [r7, #2]
 8001d08:	787a      	ldrb	r2, [r7, #1]
 8001d0a:	7839      	ldrb	r1, [r7, #0]
 8001d0c:	f107 0008 	add.w	r0, r7, #8
 8001d10:	9102      	str	r1, [sp, #8]
 8001d12:	9201      	str	r2, [sp, #4]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	462b      	mov	r3, r5
 8001d18:	4622      	mov	r2, r4
 8001d1a:	4973      	ldr	r1, [pc, #460]	@ (8001ee8 <printRadioSettings+0x6dc>)
 8001d1c:	f007 fdee 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7fe facb 	bl	80002c0 <strlen>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	f107 0108 	add.w	r1, r7, #8
 8001d32:	230a      	movs	r3, #10
 8001d34:	4865      	ldr	r0, [pc, #404]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001d36:	f006 f9dd 	bl	80080f4 <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8001d3a:	2011      	movs	r0, #17
 8001d3c:	f7ff f944 	bl	8000fc8 <NRF24_read_register>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001d46:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d4e:	f107 0308 	add.w	r3, r7, #8
 8001d52:	4966      	ldr	r1, [pc, #408]	@ (8001eec <printRadioSettings+0x6e0>)
 8001d54:	4618      	mov	r0, r3
 8001d56:	f007 fdd1 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d5a:	f107 0308 	add.w	r3, r7, #8
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe faae 	bl	80002c0 <strlen>
 8001d64:	4603      	mov	r3, r0
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	f107 0108 	add.w	r1, r7, #8
 8001d6c:	230a      	movs	r3, #10
 8001d6e:	4857      	ldr	r0, [pc, #348]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001d70:	f006 f9c0 	bl	80080f4 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8001d74:	2012      	movs	r0, #18
 8001d76:	f7ff f927 	bl	8000fc8 <NRF24_read_register>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001d80:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d84:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d88:	f107 0308 	add.w	r3, r7, #8
 8001d8c:	4958      	ldr	r1, [pc, #352]	@ (8001ef0 <printRadioSettings+0x6e4>)
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f007 fdb4 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d94:	f107 0308 	add.w	r3, r7, #8
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fa91 	bl	80002c0 <strlen>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	f107 0108 	add.w	r1, r7, #8
 8001da6:	230a      	movs	r3, #10
 8001da8:	4848      	ldr	r0, [pc, #288]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001daa:	f006 f9a3 	bl	80080f4 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 8001dae:	2013      	movs	r0, #19
 8001db0:	f7ff f90a 	bl	8000fc8 <NRF24_read_register>
 8001db4:	4603      	mov	r3, r0
 8001db6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001dba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001dbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	494b      	ldr	r1, [pc, #300]	@ (8001ef4 <printRadioSettings+0x6e8>)
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f007 fd97 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001dce:	f107 0308 	add.w	r3, r7, #8
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7fe fa74 	bl	80002c0 <strlen>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	f107 0108 	add.w	r1, r7, #8
 8001de0:	230a      	movs	r3, #10
 8001de2:	483a      	ldr	r0, [pc, #232]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001de4:	f006 f986 	bl	80080f4 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 8001de8:	2014      	movs	r0, #20
 8001dea:	f7ff f8ed 	bl	8000fc8 <NRF24_read_register>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001df4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001df8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dfc:	f107 0308 	add.w	r3, r7, #8
 8001e00:	493d      	ldr	r1, [pc, #244]	@ (8001ef8 <printRadioSettings+0x6ec>)
 8001e02:	4618      	mov	r0, r3
 8001e04:	f007 fd7a 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e08:	f107 0308 	add.w	r3, r7, #8
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fa57 	bl	80002c0 <strlen>
 8001e12:	4603      	mov	r3, r0
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	f107 0108 	add.w	r1, r7, #8
 8001e1a:	230a      	movs	r3, #10
 8001e1c:	482b      	ldr	r0, [pc, #172]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001e1e:	f006 f969 	bl	80080f4 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 8001e22:	2015      	movs	r0, #21
 8001e24:	f7ff f8d0 	bl	8000fc8 <NRF24_read_register>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001e2e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e36:	f107 0308 	add.w	r3, r7, #8
 8001e3a:	4930      	ldr	r1, [pc, #192]	@ (8001efc <printRadioSettings+0x6f0>)
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f007 fd5d 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e42:	f107 0308 	add.w	r3, r7, #8
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe fa3a 	bl	80002c0 <strlen>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	f107 0108 	add.w	r1, r7, #8
 8001e54:	230a      	movs	r3, #10
 8001e56:	481d      	ldr	r0, [pc, #116]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001e58:	f006 f94c 	bl	80080f4 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8001e5c:	2016      	movs	r0, #22
 8001e5e:	f7ff f8b3 	bl	8000fc8 <NRF24_read_register>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001e68:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e6c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e70:	f107 0308 	add.w	r3, r7, #8
 8001e74:	4922      	ldr	r1, [pc, #136]	@ (8001f00 <printRadioSettings+0x6f4>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f007 fd40 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fa1d 	bl	80002c0 <strlen>
 8001e86:	4603      	mov	r3, r0
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	f107 0108 	add.w	r1, r7, #8
 8001e8e:	230a      	movs	r3, #10
 8001e90:	480e      	ldr	r0, [pc, #56]	@ (8001ecc <printRadioSettings+0x6c0>)
 8001e92:	f006 f92f 	bl	80080f4 <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8001e96:	201c      	movs	r0, #28
 8001e98:	f7ff f896 	bl	8000fc8 <NRF24_read_register>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001ea2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ea6:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	bfcc      	ite	gt
 8001eae:	2301      	movgt	r3, #1
 8001eb0:	2300      	movle	r3, #0
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001eb6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001eba:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bfcc      	ite	gt
 8001ec2:	2301      	movgt	r3, #1
 8001ec4:	2300      	movle	r3, #0
 8001ec6:	e01d      	b.n	8001f04 <printRadioSettings+0x6f8>
 8001ec8:	0800bd2c 	.word	0x0800bd2c
 8001ecc:	20000260 	.word	0x20000260
 8001ed0:	0800bd40 	.word	0x0800bd40
 8001ed4:	0800bd70 	.word	0x0800bd70
 8001ed8:	0800bda0 	.word	0x0800bda0
 8001edc:	0800bdc8 	.word	0x0800bdc8
 8001ee0:	0800bdf0 	.word	0x0800bdf0
 8001ee4:	0800be18 	.word	0x0800be18
 8001ee8:	0800be40 	.word	0x0800be40
 8001eec:	0800be6c 	.word	0x0800be6c
 8001ef0:	0800be88 	.word	0x0800be88
 8001ef4:	0800bea4 	.word	0x0800bea4
 8001ef8:	0800bec0 	.word	0x0800bec0
 8001efc:	0800bedc 	.word	0x0800bedc
 8001f00:	0800bef8 	.word	0x0800bef8
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f08:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f0c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	bfcc      	ite	gt
 8001f14:	2301      	movgt	r3, #1
 8001f16:	2300      	movle	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f1c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f20:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	bfcc      	ite	gt
 8001f28:	2301      	movgt	r3, #1
 8001f2a:	2300      	movle	r3, #0
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f30:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f34:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	bfcc      	ite	gt
 8001f3c:	2301      	movgt	r3, #1
 8001f3e:	2300      	movle	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001f44:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f48:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bfcc      	ite	gt
 8001f50:	2301      	movgt	r3, #1
 8001f52:	2300      	movle	r3, #0
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	f107 0008 	add.w	r0, r7, #8
 8001f5a:	9303      	str	r3, [sp, #12]
 8001f5c:	9402      	str	r4, [sp, #8]
 8001f5e:	9101      	str	r1, [sp, #4]
 8001f60:	9200      	str	r2, [sp, #0]
 8001f62:	4633      	mov	r3, r6
 8001f64:	462a      	mov	r2, r5
 8001f66:	4936      	ldr	r1, [pc, #216]	@ (8002040 <printRadioSettings+0x834>)
 8001f68:	f007 fcc8 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f6c:	f107 0308 	add.w	r3, r7, #8
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe f9a5 	bl	80002c0 <strlen>
 8001f76:	4603      	mov	r3, r0
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	f107 0108 	add.w	r1, r7, #8
 8001f7e:	230a      	movs	r3, #10
 8001f80:	4830      	ldr	r0, [pc, #192]	@ (8002044 <printRadioSettings+0x838>)
 8001f82:	f006 f8b7 	bl	80080f4 <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8001f86:	201d      	movs	r0, #29
 8001f88:	f7ff f81e 	bl	8000fc8 <NRF24_read_register>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8001f92:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d006      	beq.n	8001fac <printRadioSettings+0x7a0>
 8001f9e:	f107 0308 	add.w	r3, r7, #8
 8001fa2:	4929      	ldr	r1, [pc, #164]	@ (8002048 <printRadioSettings+0x83c>)
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f007 fca9 	bl	80098fc <siprintf>
 8001faa:	e005      	b.n	8001fb8 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8001fac:	f107 0308 	add.w	r3, r7, #8
 8001fb0:	4926      	ldr	r1, [pc, #152]	@ (800204c <printRadioSettings+0x840>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f007 fca2 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe f97f 	bl	80002c0 <strlen>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	f107 0108 	add.w	r1, r7, #8
 8001fca:	230a      	movs	r3, #10
 8001fcc:	481d      	ldr	r0, [pc, #116]	@ (8002044 <printRadioSettings+0x838>)
 8001fce:	f006 f891 	bl	80080f4 <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8001fd2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d006      	beq.n	8001fec <printRadioSettings+0x7e0>
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	491b      	ldr	r1, [pc, #108]	@ (8002050 <printRadioSettings+0x844>)
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f007 fc89 	bl	80098fc <siprintf>
 8001fea:	e005      	b.n	8001ff8 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8001fec:	f107 0308 	add.w	r3, r7, #8
 8001ff0:	4918      	ldr	r1, [pc, #96]	@ (8002054 <printRadioSettings+0x848>)
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f007 fc82 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe f95f 	bl	80002c0 <strlen>
 8002002:	4603      	mov	r3, r0
 8002004:	b29a      	uxth	r2, r3
 8002006:	f107 0108 	add.w	r1, r7, #8
 800200a:	230a      	movs	r3, #10
 800200c:	480d      	ldr	r0, [pc, #52]	@ (8002044 <printRadioSettings+0x838>)
 800200e:	f006 f871 	bl	80080f4 <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	4910      	ldr	r1, [pc, #64]	@ (8002058 <printRadioSettings+0x84c>)
 8002018:	4618      	mov	r0, r3
 800201a:	f007 fc6f 	bl	80098fc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800201e:	f107 0308 	add.w	r3, r7, #8
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f94c 	bl	80002c0 <strlen>
 8002028:	4603      	mov	r3, r0
 800202a:	b29a      	uxth	r2, r3
 800202c:	f107 0108 	add.w	r1, r7, #8
 8002030:	230a      	movs	r3, #10
 8002032:	4804      	ldr	r0, [pc, #16]	@ (8002044 <printRadioSettings+0x838>)
 8002034:	f006 f85e 	bl	80080f4 <HAL_UART_Transmit>
}
 8002038:	bf00      	nop
 800203a:	3774      	adds	r7, #116	@ 0x74
 800203c:	46bd      	mov	sp, r7
 800203e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002040:	0800bf14 	.word	0x0800bf14
 8002044:	20000260 	.word	0x20000260
 8002048:	0800bf60 	.word	0x0800bf60
 800204c:	0800bf78 	.word	0x0800bf78
 8002050:	0800bf90 	.word	0x0800bf90
 8002054:	0800bfac 	.word	0x0800bfac
 8002058:	0800bb80 	.word	0x0800bb80

0800205c <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 800205c:	b084      	sub	sp, #16
 800205e:	b580      	push	{r7, lr}
 8002060:	af00      	add	r7, sp, #0
 8002062:	f107 0c08 	add.w	ip, r7, #8
 8002066:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 800206a:	4b07      	ldr	r3, [pc, #28]	@ (8002088 <nrf24_DebugUART_Init+0x2c>)
 800206c:	4618      	mov	r0, r3
 800206e:	f107 0308 	add.w	r3, r7, #8
 8002072:	2294      	movs	r2, #148	@ 0x94
 8002074:	4619      	mov	r1, r3
 8002076:	f007 fdba 	bl	8009bee <memcpy>
}
 800207a:	bf00      	nop
 800207c:	46bd      	mov	sp, r7
 800207e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002082:	b004      	add	sp, #16
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000260 	.word	0x20000260

0800208c <HAL_LPTIM_AutoReloadMatchCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t writedata = 0xAA ;
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	message.data.I_out_int = data.I_out_int;
 8002094:	4b07      	ldr	r3, [pc, #28]	@ (80020b4 <HAL_LPTIM_AutoReloadMatchCallback+0x28>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	4a07      	ldr	r2, [pc, #28]	@ (80020b8 <HAL_LPTIM_AutoReloadMatchCallback+0x2c>)
 800209a:	6093      	str	r3, [r2, #8]
	message.data.V_out_int = data.V_out_int;
 800209c:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <HAL_LPTIM_AutoReloadMatchCallback+0x28>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a05      	ldr	r2, [pc, #20]	@ (80020b8 <HAL_LPTIM_AutoReloadMatchCallback+0x2c>)
 80020a2:	6053      	str	r3, [r2, #4]
	//printf("I int: %li\n", message.data.I_out_int);
	//printf("V int: %li\n", message.data.V_out_int);
	//HAL_Delay(500);
	NRF24_write(&writedata,1);
 80020a4:	2101      	movs	r1, #1
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <HAL_LPTIM_AutoReloadMatchCallback+0x30>)
 80020a8:	f7ff f940 	bl	800132c <NRF24_write>
	//printStatusReg();
	//bool status = NRF24_write((uint8_t *)&0xAA, 1);
	//printf("Status: %i \n", status);

}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000550 	.word	0x20000550
 80020b8:	20000558 	.word	0x20000558
 80020bc:	20000000 	.word	0x20000000

080020c0 <NRF24_Init>:


const void NRF24_Init()
{
 80020c0:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 80020c4:	b0a3      	sub	sp, #140	@ 0x8c
 80020c6:	af22      	add	r7, sp, #136	@ 0x88
	NRF24_begin(hspi1);
 80020c8:	4c1f      	ldr	r4, [pc, #124]	@ (8002148 <NRF24_Init+0x88>)
 80020ca:	4668      	mov	r0, sp
 80020cc:	f104 0310 	add.w	r3, r4, #16
 80020d0:	2254      	movs	r2, #84	@ 0x54
 80020d2:	4619      	mov	r1, r3
 80020d4:	f007 fd8b 	bl	8009bee <memcpy>
 80020d8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020dc:	f7ff f84e 	bl	800117c <NRF24_begin>
	nrf24_DebugUART_Init(huart2);
 80020e0:	4c1a      	ldr	r4, [pc, #104]	@ (800214c <NRF24_Init+0x8c>)
 80020e2:	4668      	mov	r0, sp
 80020e4:	f104 0310 	add.w	r3, r4, #16
 80020e8:	2284      	movs	r2, #132	@ 0x84
 80020ea:	4619      	mov	r1, r3
 80020ec:	f007 fd7f 	bl	8009bee <memcpy>
 80020f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020f4:	f7ff ffb2 	bl	800205c <nrf24_DebugUART_Init>
	NRF24_setDataRate(RF24_1MBPS);
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff fa47 	bl	800158c <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 80020fe:	2002      	movs	r0, #2
 8002100:	f7ff fa8a 	bl	8001618 <NRF24_setCRCLength>
	NRF24_setPALevel(RF24_PA_0dB);
 8002104:	2003      	movs	r0, #3
 8002106:	f7ff fa08 	bl	800151a <NRF24_setPALevel>
	NRF24_setChannel(0x6f);
 800210a:	206f      	movs	r0, #111	@ 0x6f
 800210c:	f7ff f9a2 	bl	8001454 <NRF24_setChannel>
	NRF24_setPayloadSize(1);
 8002110:	2001      	movs	r0, #1
 8002112:	f7ff f9b5 	bl	8001480 <NRF24_setPayloadSize>
	NRF24_disableDynamicPayloads();
 8002116:	f7ff f9d3 	bl	80014c0 <NRF24_disableDynamicPayloads>
	NRF24_setAutoAck(0);
 800211a:	2000      	movs	r0, #0
 800211c:	f7ff f9e8 	bl	80014f0 <NRF24_setAutoAck>
	NRF24_powerUp();
 8002120:	f7ff faa2 	bl	8001668 <NRF24_powerUp>
	NRF24_stopListening();
 8002124:	f7ff f8f6 	bl	8001314 <NRF24_stopListening>
	NRF24_openWritingPipe(pipe);
 8002128:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800212c:	2300      	movs	r3, #0
 800212e:	4690      	mov	r8, r2
 8002130:	4699      	mov	r9, r3
 8002132:	4640      	mov	r0, r8
 8002134:	4649      	mov	r1, r9
 8002136:	f7ff f94d 	bl	80013d4 <NRF24_openWritingPipe>
    printRadioSettings();
 800213a:	f7ff fb67 	bl	800180c <printRadioSettings>

}
 800213e:	bf00      	nop
 8002140:	3704      	adds	r7, #4
 8002142:	46bd      	mov	sp, r7
 8002144:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8002148:	2000040c 	.word	0x2000040c
 800214c:	200004bc 	.word	0x200004bc

08002150 <__io_putchar>:

int __io_putchar(int ch){
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8002158:	1d39      	adds	r1, r7, #4
 800215a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800215e:	2201      	movs	r2, #1
 8002160:	4803      	ldr	r0, [pc, #12]	@ (8002170 <__io_putchar+0x20>)
 8002162:	f005 ffc7 	bl	80080f4 <HAL_UART_Transmit>
}
 8002166:	bf00      	nop
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	200004bc 	.word	0x200004bc

08002174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800217a:	f000 fe46 	bl	8002e0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800217e:	f000 f84d 	bl	800221c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002182:	f000 fa77 	bl	8002674 <MX_GPIO_Init>
  MX_DMA_Init();
 8002186:	f000 fa4b 	bl	8002620 <MX_DMA_Init>
  MX_ADC1_Init();
 800218a:	f000 f895 	bl	80022b8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800218e:	f000 f9fb 	bl	8002588 <MX_USART2_UART_Init>
  MX_LPTIM1_Init();
 8002192:	f000 f919 	bl	80023c8 <MX_LPTIM1_Init>
  MX_TIM1_Init();
 8002196:	f000 f9a1 	bl	80024dc <MX_TIM1_Init>
  MX_SPI1_Init();
 800219a:	f000 f959 	bl	8002450 <MX_SPI1_Init>
  MX_RNG_Init();
 800219e:	f000 f941 	bl	8002424 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80021a2:	217f      	movs	r1, #127	@ 0x7f
 80021a4:	4816      	ldr	r0, [pc, #88]	@ (8002200 <main+0x8c>)
 80021a6:	f002 fb5f 	bl	8004868 <HAL_ADCEx_Calibration_Start>
    //GPIO_Init();
//    csn_high();
//	ce_low();
    HAL_Delay(5);
 80021aa:	2005      	movs	r0, #5
 80021ac:	f000 fe9e 	bl	8002eec <HAL_Delay>
    printf("Init NRF...\n");
 80021b0:	4814      	ldr	r0, [pc, #80]	@ (8002204 <main+0x90>)
 80021b2:	f007 fb9b 	bl	80098ec <puts>
  NRF24_Init();
 80021b6:	f7ff ff83 	bl	80020c0 <NRF24_Init>
  HAL_Delay(5000);
 80021ba:	f241 3088 	movw	r0, #5000	@ 0x1388
 80021be:	f000 fe95 	bl	8002eec <HAL_Delay>

	//        id
	HAL_StatusTypeDef initId = HAL_RNG_GenerateRandomNumber(&hrng, &message.id);
 80021c2:	4911      	ldr	r1, [pc, #68]	@ (8002208 <main+0x94>)
 80021c4:	4811      	ldr	r0, [pc, #68]	@ (800220c <main+0x98>)
 80021c6:	f004 fcbe 	bl	8006b46 <HAL_RNG_GenerateRandomNumber>
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]

	  if (initId == HAL_OK)
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d106      	bne.n	80021e2 <main+0x6e>
	  {
	    printf("Init complete! My Id: %li\n", message.id);
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <main+0x94>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4619      	mov	r1, r3
 80021da:	480d      	ldr	r0, [pc, #52]	@ (8002210 <main+0x9c>)
 80021dc:	f007 fb1e 	bl	800981c <iprintf>
 80021e0:	e001      	b.n	80021e6 <main+0x72>

	  }else {
		  Error_Handler();
 80021e2:	f000 fad9 	bl	8002798 <Error_Handler>
	  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_LPTIM_Counter_Start_IT(&hlptim1, 0xFFFF);
 80021e6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80021ea:	480a      	ldr	r0, [pc, #40]	@ (8002214 <main+0xa0>)
 80021ec:	f003 fa50 	bl	8005690 <HAL_LPTIM_Counter_Start_IT>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&data, 2);
 80021f0:	2202      	movs	r2, #2
 80021f2:	4909      	ldr	r1, [pc, #36]	@ (8002218 <main+0xa4>)
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <main+0x8c>)
 80021f6:	f001 fa85 	bl	8003704 <HAL_ADC_Start_DMA>
    while (1)
 80021fa:	bf00      	nop
 80021fc:	e7fd      	b.n	80021fa <main+0x86>
 80021fe:	bf00      	nop
 8002200:	200002f4 	.word	0x200002f4
 8002204:	0800c0c4 	.word	0x0800c0c4
 8002208:	20000558 	.word	0x20000558
 800220c:	200003f8 	.word	0x200003f8
 8002210:	0800c0d0 	.word	0x0800c0d0
 8002214:	200003c0 	.word	0x200003c0
 8002218:	20000550 	.word	0x20000550

0800221c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b094      	sub	sp, #80	@ 0x50
 8002220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002222:	f107 0318 	add.w	r3, r7, #24
 8002226:	2238      	movs	r2, #56	@ 0x38
 8002228:	2100      	movs	r1, #0
 800222a:	4618      	mov	r0, r3
 800222c:	f007 fc60 	bl	8009af0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002230:	1d3b      	adds	r3, r7, #4
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	609a      	str	r2, [r3, #8]
 800223a:	60da      	str	r2, [r3, #12]
 800223c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800223e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002242:	f003 fc79 	bl	8005b38 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8002246:	2322      	movs	r3, #34	@ 0x22
 8002248:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800224a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002250:	2340      	movs	r3, #64	@ 0x40
 8002252:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002254:	2301      	movs	r3, #1
 8002256:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002258:	2302      	movs	r3, #2
 800225a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800225c:	2302      	movs	r3, #2
 800225e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002260:	2304      	movs	r3, #4
 8002262:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002264:	2355      	movs	r3, #85	@ 0x55
 8002266:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002268:	2302      	movs	r3, #2
 800226a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800226c:	2302      	movs	r3, #2
 800226e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002270:	2302      	movs	r3, #2
 8002272:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002274:	f107 0318 	add.w	r3, r7, #24
 8002278:	4618      	mov	r0, r3
 800227a:	f003 fd11 	bl	8005ca0 <HAL_RCC_OscConfig>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8002284:	f000 fa88 	bl	8002798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002288:	230f      	movs	r3, #15
 800228a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800228c:	2303      	movs	r3, #3
 800228e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002290:	2380      	movs	r3, #128	@ 0x80
 8002292:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002294:	2300      	movs	r3, #0
 8002296:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	2102      	movs	r1, #2
 80022a0:	4618      	mov	r0, r3
 80022a2:	f004 f80f 	bl	80062c4 <HAL_RCC_ClockConfig>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80022ac:	f000 fa74 	bl	8002798 <Error_Handler>
  }
}
 80022b0:	bf00      	nop
 80022b2:	3750      	adds	r7, #80	@ 0x50
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08c      	sub	sp, #48	@ 0x30
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80022be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80022ca:	1d3b      	adds	r3, r7, #4
 80022cc:	2220      	movs	r2, #32
 80022ce:	2100      	movs	r1, #0
 80022d0:	4618      	mov	r0, r3
 80022d2:	f007 fc0d 	bl	8009af0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80022d6:	4b39      	ldr	r3, [pc, #228]	@ (80023bc <MX_ADC1_Init+0x104>)
 80022d8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80022dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 80022de:	4b37      	ldr	r3, [pc, #220]	@ (80023bc <MX_ADC1_Init+0x104>)
 80022e0:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 80022e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022e6:	4b35      	ldr	r3, [pc, #212]	@ (80023bc <MX_ADC1_Init+0x104>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022ec:	4b33      	ldr	r3, [pc, #204]	@ (80023bc <MX_ADC1_Init+0x104>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80022f2:	4b32      	ldr	r3, [pc, #200]	@ (80023bc <MX_ADC1_Init+0x104>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80022f8:	4b30      	ldr	r3, [pc, #192]	@ (80023bc <MX_ADC1_Init+0x104>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022fe:	4b2f      	ldr	r3, [pc, #188]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002300:	2204      	movs	r2, #4
 8002302:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002304:	4b2d      	ldr	r3, [pc, #180]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002306:	2200      	movs	r2, #0
 8002308:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800230a:	4b2c      	ldr	r3, [pc, #176]	@ (80023bc <MX_ADC1_Init+0x104>)
 800230c:	2201      	movs	r2, #1
 800230e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8002310:	4b2a      	ldr	r3, [pc, #168]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002312:	2202      	movs	r2, #2
 8002314:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002316:	4b29      	ldr	r3, [pc, #164]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800231e:	4b27      	ldr	r3, [pc, #156]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002320:	2200      	movs	r2, #0
 8002322:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002324:	4b25      	ldr	r3, [pc, #148]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002326:	2200      	movs	r2, #0
 8002328:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800232a:	4b24      	ldr	r3, [pc, #144]	@ (80023bc <MX_ADC1_Init+0x104>)
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002332:	4b22      	ldr	r3, [pc, #136]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002334:	2200      	movs	r2, #0
 8002336:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002338:	4b20      	ldr	r3, [pc, #128]	@ (80023bc <MX_ADC1_Init+0x104>)
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002340:	481e      	ldr	r0, [pc, #120]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002342:	f001 f85b 	bl	80033fc <HAL_ADC_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800234c:	f000 fa24 	bl	8002798 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002350:	2300      	movs	r3, #0
 8002352:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002354:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002358:	4619      	mov	r1, r3
 800235a:	4818      	ldr	r0, [pc, #96]	@ (80023bc <MX_ADC1_Init+0x104>)
 800235c:	f002 fb18 	bl	8004990 <HAL_ADCEx_MultiModeConfigChannel>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002366:	f000 fa17 	bl	8002798 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800236a:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <MX_ADC1_Init+0x108>)
 800236c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800236e:	2306      	movs	r3, #6
 8002370:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8002372:	2304      	movs	r3, #4
 8002374:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002376:	237f      	movs	r3, #127	@ 0x7f
 8002378:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800237a:	2304      	movs	r3, #4
 800237c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002382:	1d3b      	adds	r3, r7, #4
 8002384:	4619      	mov	r1, r3
 8002386:	480d      	ldr	r0, [pc, #52]	@ (80023bc <MX_ADC1_Init+0x104>)
 8002388:	f001 fcb2 	bl	8003cf0 <HAL_ADC_ConfigChannel>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002392:	f000 fa01 	bl	8002798 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002396:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <MX_ADC1_Init+0x10c>)
 8002398:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800239a:	230c      	movs	r3, #12
 800239c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800239e:	1d3b      	adds	r3, r7, #4
 80023a0:	4619      	mov	r1, r3
 80023a2:	4806      	ldr	r0, [pc, #24]	@ (80023bc <MX_ADC1_Init+0x104>)
 80023a4:	f001 fca4 	bl	8003cf0 <HAL_ADC_ConfigChannel>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80023ae:	f000 f9f3 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023b2:	bf00      	nop
 80023b4:	3730      	adds	r7, #48	@ 0x30
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200002f4 	.word	0x200002f4
 80023c0:	04300002 	.word	0x04300002
 80023c4:	08600004 	.word	0x08600004

080023c8 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80023cc:	4b13      	ldr	r3, [pc, #76]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023ce:	4a14      	ldr	r2, [pc, #80]	@ (8002420 <MX_LPTIM1_Init+0x58>)
 80023d0:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80023d2:	4b12      	ldr	r3, [pc, #72]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80023d8:	4b10      	ldr	r3, [pc, #64]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023da:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 80023de:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80023e0:	4b0e      	ldr	r3, [pc, #56]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023e6:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80023e8:	4b0c      	ldr	r3, [pc, #48]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80023ee:	4b0b      	ldr	r3, [pc, #44]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80023f4:	4b09      	ldr	r3, [pc, #36]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80023fa:	4b08      	ldr	r3, [pc, #32]	@ (800241c <MX_LPTIM1_Init+0x54>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002400:	4b06      	ldr	r3, [pc, #24]	@ (800241c <MX_LPTIM1_Init+0x54>)
 8002402:	2200      	movs	r2, #0
 8002404:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002406:	4805      	ldr	r0, [pc, #20]	@ (800241c <MX_LPTIM1_Init+0x54>)
 8002408:	f003 f8a6 	bl	8005558 <HAL_LPTIM_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 8002412:	f000 f9c1 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200003c0 	.word	0x200003c0
 8002420:	40007c00 	.word	0x40007c00

08002424 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002428:	4b07      	ldr	r3, [pc, #28]	@ (8002448 <MX_RNG_Init+0x24>)
 800242a:	4a08      	ldr	r2, [pc, #32]	@ (800244c <MX_RNG_Init+0x28>)
 800242c:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <MX_RNG_Init+0x24>)
 8002430:	2200      	movs	r2, #0
 8002432:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002434:	4804      	ldr	r0, [pc, #16]	@ (8002448 <MX_RNG_Init+0x24>)
 8002436:	f004 fb51 	bl	8006adc <HAL_RNG_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8002440:	f000 f9aa 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002444:	bf00      	nop
 8002446:	bd80      	pop	{r7, pc}
 8002448:	200003f8 	.word	0x200003f8
 800244c:	50060800 	.word	0x50060800

08002450 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002454:	4b1f      	ldr	r3, [pc, #124]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002456:	4a20      	ldr	r2, [pc, #128]	@ (80024d8 <MX_SPI1_Init+0x88>)
 8002458:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800245a:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <MX_SPI1_Init+0x84>)
 800245c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002460:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002462:	4b1c      	ldr	r3, [pc, #112]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002468:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <MX_SPI1_Init+0x84>)
 800246a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800246e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002470:	4b18      	ldr	r3, [pc, #96]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002472:	2200      	movs	r2, #0
 8002474:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002476:	4b17      	ldr	r3, [pc, #92]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002478:	2200      	movs	r2, #0
 800247a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800247c:	4b15      	ldr	r3, [pc, #84]	@ (80024d4 <MX_SPI1_Init+0x84>)
 800247e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002482:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002484:	4b13      	ldr	r3, [pc, #76]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002486:	2218      	movs	r2, #24
 8002488:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800248a:	4b12      	ldr	r3, [pc, #72]	@ (80024d4 <MX_SPI1_Init+0x84>)
 800248c:	2200      	movs	r2, #0
 800248e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002490:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002492:	2200      	movs	r2, #0
 8002494:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002496:	4b0f      	ldr	r3, [pc, #60]	@ (80024d4 <MX_SPI1_Init+0x84>)
 8002498:	2200      	movs	r2, #0
 800249a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800249c:	4b0d      	ldr	r3, [pc, #52]	@ (80024d4 <MX_SPI1_Init+0x84>)
 800249e:	2207      	movs	r2, #7
 80024a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024a2:	4b0c      	ldr	r3, [pc, #48]	@ (80024d4 <MX_SPI1_Init+0x84>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80024a8:	4b0a      	ldr	r3, [pc, #40]	@ (80024d4 <MX_SPI1_Init+0x84>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024ae:	4809      	ldr	r0, [pc, #36]	@ (80024d4 <MX_SPI1_Init+0x84>)
 80024b0:	f004 fb9f 	bl	8006bf2 <HAL_SPI_Init>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024ba:	f000 f96d 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <MX_SPI1_Init+0x84>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b03      	ldr	r3, [pc, #12]	@ (80024d4 <MX_SPI1_Init+0x84>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024cc:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	2000040c 	.word	0x2000040c
 80024d8:	40013000 	.word	0x40013000

080024dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80024e2:	f107 030c 	add.w	r3, r7, #12
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	605a      	str	r2, [r3, #4]
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	60da      	str	r2, [r3, #12]
 80024f0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f2:	463b      	mov	r3, r7
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024fc:	4b20      	ldr	r3, [pc, #128]	@ (8002580 <MX_TIM1_Init+0xa4>)
 80024fe:	4a21      	ldr	r2, [pc, #132]	@ (8002584 <MX_TIM1_Init+0xa8>)
 8002500:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002502:	4b1f      	ldr	r3, [pc, #124]	@ (8002580 <MX_TIM1_Init+0xa4>)
 8002504:	2200      	movs	r2, #0
 8002506:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002508:	4b1d      	ldr	r3, [pc, #116]	@ (8002580 <MX_TIM1_Init+0xa4>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800250e:	4b1c      	ldr	r3, [pc, #112]	@ (8002580 <MX_TIM1_Init+0xa4>)
 8002510:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002514:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002516:	4b1a      	ldr	r3, [pc, #104]	@ (8002580 <MX_TIM1_Init+0xa4>)
 8002518:	2200      	movs	r2, #0
 800251a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800251c:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <MX_TIM1_Init+0xa4>)
 800251e:	2200      	movs	r2, #0
 8002520:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002522:	4b17      	ldr	r3, [pc, #92]	@ (8002580 <MX_TIM1_Init+0xa4>)
 8002524:	2200      	movs	r2, #0
 8002526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002528:	4815      	ldr	r0, [pc, #84]	@ (8002580 <MX_TIM1_Init+0xa4>)
 800252a:	f005 fa97 	bl	8007a5c <HAL_TIM_Base_Init>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002534:	f000 f930 	bl	8002798 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800253c:	2300      	movs	r3, #0
 800253e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002540:	f107 030c 	add.w	r3, r7, #12
 8002544:	4619      	mov	r1, r3
 8002546:	480e      	ldr	r0, [pc, #56]	@ (8002580 <MX_TIM1_Init+0xa4>)
 8002548:	f005 fadf 	bl	8007b0a <HAL_TIM_SlaveConfigSynchro>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002552:	f000 f921 	bl	8002798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002556:	2300      	movs	r3, #0
 8002558:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002562:	463b      	mov	r3, r7
 8002564:	4619      	mov	r1, r3
 8002566:	4806      	ldr	r0, [pc, #24]	@ (8002580 <MX_TIM1_Init+0xa4>)
 8002568:	f005 fcf2 	bl	8007f50 <HAL_TIMEx_MasterConfigSynchronization>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8002572:	f000 f911 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002576:	bf00      	nop
 8002578:	3720      	adds	r7, #32
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20000470 	.word	0x20000470
 8002584:	40012c00 	.word	0x40012c00

08002588 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800258c:	4b22      	ldr	r3, [pc, #136]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 800258e:	4a23      	ldr	r2, [pc, #140]	@ (800261c <MX_USART2_UART_Init+0x94>)
 8002590:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002592:	4b21      	ldr	r3, [pc, #132]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 8002594:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002598:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800259a:	4b1f      	ldr	r3, [pc, #124]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025ae:	220c      	movs	r2, #12
 80025b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025b2:	4b19      	ldr	r3, [pc, #100]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b8:	4b17      	ldr	r3, [pc, #92]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025be:	4b16      	ldr	r3, [pc, #88]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025c4:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025ca:	4b13      	ldr	r3, [pc, #76]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025d0:	4811      	ldr	r0, [pc, #68]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025d2:	f005 fd3f 	bl	8008054 <HAL_UART_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80025dc:	f000 f8dc 	bl	8002798 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025e0:	2100      	movs	r1, #0
 80025e2:	480d      	ldr	r0, [pc, #52]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025e4:	f006 fb38 	bl	8008c58 <HAL_UARTEx_SetTxFifoThreshold>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80025ee:	f000 f8d3 	bl	8002798 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025f2:	2100      	movs	r1, #0
 80025f4:	4808      	ldr	r0, [pc, #32]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 80025f6:	f006 fb6d 	bl	8008cd4 <HAL_UARTEx_SetRxFifoThreshold>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002600:	f000 f8ca 	bl	8002798 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002604:	4804      	ldr	r0, [pc, #16]	@ (8002618 <MX_USART2_UART_Init+0x90>)
 8002606:	f006 faee 	bl	8008be6 <HAL_UARTEx_DisableFifoMode>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002610:	f000 f8c2 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	bd80      	pop	{r7, pc}
 8002618:	200004bc 	.word	0x200004bc
 800261c:	40004400 	.word	0x40004400

08002620 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002626:	4b12      	ldr	r3, [pc, #72]	@ (8002670 <MX_DMA_Init+0x50>)
 8002628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800262a:	4a11      	ldr	r2, [pc, #68]	@ (8002670 <MX_DMA_Init+0x50>)
 800262c:	f043 0304 	orr.w	r3, r3, #4
 8002630:	6493      	str	r3, [r2, #72]	@ 0x48
 8002632:	4b0f      	ldr	r3, [pc, #60]	@ (8002670 <MX_DMA_Init+0x50>)
 8002634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800263e:	4b0c      	ldr	r3, [pc, #48]	@ (8002670 <MX_DMA_Init+0x50>)
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	4a0b      	ldr	r2, [pc, #44]	@ (8002670 <MX_DMA_Init+0x50>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	6493      	str	r3, [r2, #72]	@ 0x48
 800264a:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <MX_DMA_Init+0x50>)
 800264c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8002656:	2200      	movs	r2, #0
 8002658:	2101      	movs	r1, #1
 800265a:	200b      	movs	r0, #11
 800265c:	f002 fb17 	bl	8004c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002660:	200b      	movs	r0, #11
 8002662:	f002 fb2e 	bl	8004cc2 <HAL_NVIC_EnableIRQ>

}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40021000 	.word	0x40021000

08002674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267a:	f107 030c 	add.w	r3, r7, #12
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	609a      	str	r2, [r3, #8]
 8002686:	60da      	str	r2, [r3, #12]
 8002688:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800268a:	4b41      	ldr	r3, [pc, #260]	@ (8002790 <MX_GPIO_Init+0x11c>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268e:	4a40      	ldr	r2, [pc, #256]	@ (8002790 <MX_GPIO_Init+0x11c>)
 8002690:	f043 0320 	orr.w	r3, r3, #32
 8002694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002696:	4b3e      	ldr	r3, [pc, #248]	@ (8002790 <MX_GPIO_Init+0x11c>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002790 <MX_GPIO_Init+0x11c>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a6:	4a3a      	ldr	r2, [pc, #232]	@ (8002790 <MX_GPIO_Init+0x11c>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ae:	4b38      	ldr	r3, [pc, #224]	@ (8002790 <MX_GPIO_Init+0x11c>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	607b      	str	r3, [r7, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ba:	4b35      	ldr	r3, [pc, #212]	@ (8002790 <MX_GPIO_Init+0x11c>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026be:	4a34      	ldr	r2, [pc, #208]	@ (8002790 <MX_GPIO_Init+0x11c>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026c6:	4b32      	ldr	r3, [pc, #200]	@ (8002790 <MX_GPIO_Init+0x11c>)
 80026c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_SS_GPIO_Port, NRF_SS_Pin, GPIO_PIN_RESET);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2110      	movs	r1, #16
 80026d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026da:	f002 ff01 	bl	80054e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CSN_Pin|LD2_Pin, GPIO_PIN_RESET);
 80026de:	2200      	movs	r2, #0
 80026e0:	f240 1101 	movw	r1, #257	@ 0x101
 80026e4:	482b      	ldr	r0, [pc, #172]	@ (8002794 <MX_GPIO_Init+0x120>)
 80026e6:	f002 fefb 	bl	80054e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : VOLTAGE_IN_Pin */
  GPIO_InitStruct.Pin = VOLTAGE_IN_Pin;
 80026ea:	2302      	movs	r3, #2
 80026ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ee:	2303      	movs	r3, #3
 80026f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(VOLTAGE_IN_GPIO_Port, &GPIO_InitStruct);
 80026f6:	f107 030c 	add.w	r3, r7, #12
 80026fa:	4619      	mov	r1, r3
 80026fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002700:	f002 fd6c 	bl	80051dc <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_SS_Pin */
  GPIO_InitStruct.Pin = NRF_SS_Pin;
 8002704:	2310      	movs	r3, #16
 8002706:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002708:	2301      	movs	r3, #1
 800270a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002710:	2300      	movs	r3, #0
 8002712:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF_SS_GPIO_Port, &GPIO_InitStruct);
 8002714:	f107 030c 	add.w	r3, r7, #12
 8002718:	4619      	mov	r1, r3
 800271a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800271e:	f002 fd5d 	bl	80051dc <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8002722:	2301      	movs	r3, #1
 8002724:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002726:	2301      	movs	r3, #1
 8002728:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800272a:	2301      	movs	r3, #1
 800272c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272e:	2300      	movs	r3, #0
 8002730:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8002732:	f107 030c 	add.w	r3, r7, #12
 8002736:	4619      	mov	r1, r3
 8002738:	4816      	ldr	r0, [pc, #88]	@ (8002794 <MX_GPIO_Init+0x120>)
 800273a:	f002 fd4f 	bl	80051dc <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 800273e:	2340      	movs	r3, #64	@ 0x40
 8002740:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002742:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002746:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 800274c:	f107 030c 	add.w	r3, r7, #12
 8002750:	4619      	mov	r1, r3
 8002752:	4810      	ldr	r0, [pc, #64]	@ (8002794 <MX_GPIO_Init+0x120>)
 8002754:	f002 fd42 	bl	80051dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002758:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800275c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800275e:	2301      	movs	r3, #1
 8002760:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002766:	2300      	movs	r3, #0
 8002768:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800276a:	f107 030c 	add.w	r3, r7, #12
 800276e:	4619      	mov	r1, r3
 8002770:	4808      	ldr	r0, [pc, #32]	@ (8002794 <MX_GPIO_Init+0x120>)
 8002772:	f002 fd33 	bl	80051dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	2100      	movs	r1, #0
 800277a:	2017      	movs	r0, #23
 800277c:	f002 fa87 	bl	8004c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002780:	2017      	movs	r0, #23
 8002782:	f002 fa9e 	bl	8004cc2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002786:	bf00      	nop
 8002788:	3720      	adds	r7, #32
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40021000 	.word	0x40021000
 8002794:	48000400 	.word	0x48000400

08002798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800279c:	b672      	cpsid	i
}
 800279e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
    {
    	printf("Error in init code");
 80027a0:	4801      	ldr	r0, [pc, #4]	@ (80027a8 <Error_Handler+0x10>)
 80027a2:	f007 f83b 	bl	800981c <iprintf>
 80027a6:	e7fb      	b.n	80027a0 <Error_Handler+0x8>
 80027a8:	0800c0ec 	.word	0x0800c0ec

080027ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b2:	4b0f      	ldr	r3, [pc, #60]	@ (80027f0 <HAL_MspInit+0x44>)
 80027b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027b6:	4a0e      	ldr	r2, [pc, #56]	@ (80027f0 <HAL_MspInit+0x44>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80027be:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <HAL_MspInit+0x44>)
 80027c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	607b      	str	r3, [r7, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ca:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <HAL_MspInit+0x44>)
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	4a08      	ldr	r2, [pc, #32]	@ (80027f0 <HAL_MspInit+0x44>)
 80027d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80027d6:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <HAL_MspInit+0x44>)
 80027d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027de:	603b      	str	r3, [r7, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80027e2:	f003 fa4d 	bl	8005c80 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40021000 	.word	0x40021000

080027f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b09a      	sub	sp, #104	@ 0x68
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	2244      	movs	r2, #68	@ 0x44
 8002812:	2100      	movs	r1, #0
 8002814:	4618      	mov	r0, r3
 8002816:	f007 f96b 	bl	8009af0 <memset>
  if(hadc->Instance==ADC1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002822:	d167      	bne.n	80028f4 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002828:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800282a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800282e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002830:	f107 0310 	add.w	r3, r7, #16
 8002834:	4618      	mov	r0, r3
 8002836:	f003 ff61 	bl	80066fc <HAL_RCCEx_PeriphCLKConfig>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002840:	f7ff ffaa 	bl	8002798 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002844:	4b2d      	ldr	r3, [pc, #180]	@ (80028fc <HAL_ADC_MspInit+0x108>)
 8002846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002848:	4a2c      	ldr	r2, [pc, #176]	@ (80028fc <HAL_ADC_MspInit+0x108>)
 800284a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800284e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002850:	4b2a      	ldr	r3, [pc, #168]	@ (80028fc <HAL_ADC_MspInit+0x108>)
 8002852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285c:	4b27      	ldr	r3, [pc, #156]	@ (80028fc <HAL_ADC_MspInit+0x108>)
 800285e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002860:	4a26      	ldr	r2, [pc, #152]	@ (80028fc <HAL_ADC_MspInit+0x108>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002868:	4b24      	ldr	r3, [pc, #144]	@ (80028fc <HAL_ADC_MspInit+0x108>)
 800286a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CURRENT_IN_Pin|VOLTAGE_IN_Pin;
 8002874:	2303      	movs	r3, #3
 8002876:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002878:	2303      	movs	r3, #3
 800287a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002880:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002884:	4619      	mov	r1, r3
 8002886:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800288a:	f002 fca7 	bl	80051dc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800288e:	4b1c      	ldr	r3, [pc, #112]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 8002890:	4a1c      	ldr	r2, [pc, #112]	@ (8002904 <HAL_ADC_MspInit+0x110>)
 8002892:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002894:	4b1a      	ldr	r3, [pc, #104]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 8002896:	2205      	movs	r2, #5
 8002898:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800289a:	4b19      	ldr	r3, [pc, #100]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80028a0:	4b17      	ldr	r3, [pc, #92]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80028a6:	4b16      	ldr	r3, [pc, #88]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028a8:	2280      	movs	r2, #128	@ 0x80
 80028aa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80028ac:	4b14      	ldr	r3, [pc, #80]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028b2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80028b4:	4b12      	ldr	r3, [pc, #72]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ba:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80028bc:	4b10      	ldr	r3, [pc, #64]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028be:	2220      	movs	r2, #32
 80028c0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80028c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80028c8:	480d      	ldr	r0, [pc, #52]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028ca:	f002 fa15 	bl	8004cf8 <HAL_DMA_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80028d4:	f7ff ff60 	bl	8002798 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a09      	ldr	r2, [pc, #36]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028dc:	655a      	str	r2, [r3, #84]	@ 0x54
 80028de:	4a08      	ldr	r2, [pc, #32]	@ (8002900 <HAL_ADC_MspInit+0x10c>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2101      	movs	r1, #1
 80028e8:	2012      	movs	r0, #18
 80028ea:	f002 f9d0 	bl	8004c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80028ee:	2012      	movs	r0, #18
 80028f0:	f002 f9e7 	bl	8004cc2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80028f4:	bf00      	nop
 80028f6:	3768      	adds	r7, #104	@ 0x68
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40021000 	.word	0x40021000
 8002900:	20000360 	.word	0x20000360
 8002904:	40020008 	.word	0x40020008

08002908 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b094      	sub	sp, #80	@ 0x50
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002910:	f107 030c 	add.w	r3, r7, #12
 8002914:	2244      	movs	r2, #68	@ 0x44
 8002916:	2100      	movs	r1, #0
 8002918:	4618      	mov	r0, r3
 800291a:	f007 f8e9 	bl	8009af0 <memset>
  if(hlptim->Instance==LPTIM1)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a15      	ldr	r2, [pc, #84]	@ (8002978 <HAL_LPTIM_MspInit+0x70>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d122      	bne.n	800296e <HAL_LPTIM_MspInit+0x66>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8002928:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800292c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 800292e:	2300      	movs	r3, #0
 8002930:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002932:	f107 030c 	add.w	r3, r7, #12
 8002936:	4618      	mov	r0, r3
 8002938:	f003 fee0 	bl	80066fc <HAL_RCCEx_PeriphCLKConfig>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 8002942:	f7ff ff29 	bl	8002798 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002946:	4b0d      	ldr	r3, [pc, #52]	@ (800297c <HAL_LPTIM_MspInit+0x74>)
 8002948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294a:	4a0c      	ldr	r2, [pc, #48]	@ (800297c <HAL_LPTIM_MspInit+0x74>)
 800294c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002950:	6593      	str	r3, [r2, #88]	@ 0x58
 8002952:	4b0a      	ldr	r3, [pc, #40]	@ (800297c <HAL_LPTIM_MspInit+0x74>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 1, 0);
 800295e:	2200      	movs	r2, #0
 8002960:	2101      	movs	r1, #1
 8002962:	2031      	movs	r0, #49	@ 0x31
 8002964:	f002 f993 	bl	8004c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002968:	2031      	movs	r0, #49	@ 0x31
 800296a:	f002 f9aa 	bl	8004cc2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 800296e:	bf00      	nop
 8002970:	3750      	adds	r7, #80	@ 0x50
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40007c00 	.word	0x40007c00
 800297c:	40021000 	.word	0x40021000

08002980 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b094      	sub	sp, #80	@ 0x50
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002988:	f107 030c 	add.w	r3, r7, #12
 800298c:	2244      	movs	r2, #68	@ 0x44
 800298e:	2100      	movs	r1, #0
 8002990:	4618      	mov	r0, r3
 8002992:	f007 f8ad 	bl	8009af0 <memset>
  if(hrng->Instance==RNG)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a11      	ldr	r2, [pc, #68]	@ (80029e0 <HAL_RNG_MspInit+0x60>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d11a      	bne.n	80029d6 <HAL_RNG_MspInit+0x56>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80029a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029a4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 80029a6:	2300      	movs	r3, #0
 80029a8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029aa:	f107 030c 	add.w	r3, r7, #12
 80029ae:	4618      	mov	r0, r3
 80029b0:	f003 fea4 	bl	80066fc <HAL_RCCEx_PeriphCLKConfig>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_RNG_MspInit+0x3e>
    {
      Error_Handler();
 80029ba:	f7ff feed 	bl	8002798 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80029be:	4b09      	ldr	r3, [pc, #36]	@ (80029e4 <HAL_RNG_MspInit+0x64>)
 80029c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c2:	4a08      	ldr	r2, [pc, #32]	@ (80029e4 <HAL_RNG_MspInit+0x64>)
 80029c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80029c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ca:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <HAL_RNG_MspInit+0x64>)
 80029cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 80029d6:	bf00      	nop
 80029d8:	3750      	adds	r7, #80	@ 0x50
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	50060800 	.word	0x50060800
 80029e4:	40021000 	.word	0x40021000

080029e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	@ 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	60da      	str	r2, [r3, #12]
 80029fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a17      	ldr	r2, [pc, #92]	@ (8002a64 <HAL_SPI_MspInit+0x7c>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d128      	bne.n	8002a5c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a0a:	4b17      	ldr	r3, [pc, #92]	@ (8002a68 <HAL_SPI_MspInit+0x80>)
 8002a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a0e:	4a16      	ldr	r2, [pc, #88]	@ (8002a68 <HAL_SPI_MspInit+0x80>)
 8002a10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a16:	4b14      	ldr	r3, [pc, #80]	@ (8002a68 <HAL_SPI_MspInit+0x80>)
 8002a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a22:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <HAL_SPI_MspInit+0x80>)
 8002a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a26:	4a10      	ldr	r2, [pc, #64]	@ (8002a68 <HAL_SPI_MspInit+0x80>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a68 <HAL_SPI_MspInit+0x80>)
 8002a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin;
 8002a3a:	23e0      	movs	r3, #224	@ 0xe0
 8002a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3e:	2302      	movs	r3, #2
 8002a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a46:	2300      	movs	r3, #0
 8002a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a4a:	2305      	movs	r3, #5
 8002a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	f107 0314 	add.w	r3, r7, #20
 8002a52:	4619      	mov	r1, r3
 8002a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a58:	f002 fbc0 	bl	80051dc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002a5c:	bf00      	nop
 8002a5e:	3728      	adds	r7, #40	@ 0x28
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40013000 	.word	0x40013000
 8002a68:	40021000 	.word	0x40021000

08002a6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa4 <HAL_TIM_Base_MspInit+0x38>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d10b      	bne.n	8002a96 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <HAL_TIM_Base_MspInit+0x3c>)
 8002a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a82:	4a09      	ldr	r2, [pc, #36]	@ (8002aa8 <HAL_TIM_Base_MspInit+0x3c>)
 8002a84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a88:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a8a:	4b07      	ldr	r3, [pc, #28]	@ (8002aa8 <HAL_TIM_Base_MspInit+0x3c>)
 8002a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40012c00 	.word	0x40012c00
 8002aa8:	40021000 	.word	0x40021000

08002aac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b09a      	sub	sp, #104	@ 0x68
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ac4:	f107 0310 	add.w	r3, r7, #16
 8002ac8:	2244      	movs	r2, #68	@ 0x44
 8002aca:	2100      	movs	r1, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f007 f80f 	bl	8009af0 <memset>
  if(huart->Instance==USART2)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b54 <HAL_UART_MspInit+0xa8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d136      	bne.n	8002b4a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002adc:	2302      	movs	r3, #2
 8002ade:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ae4:	f107 0310 	add.w	r3, r7, #16
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f003 fe07 	bl	80066fc <HAL_RCCEx_PeriphCLKConfig>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002af4:	f7ff fe50 	bl	8002798 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002af8:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <HAL_UART_MspInit+0xac>)
 8002afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afc:	4a16      	ldr	r2, [pc, #88]	@ (8002b58 <HAL_UART_MspInit+0xac>)
 8002afe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b02:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b04:	4b14      	ldr	r3, [pc, #80]	@ (8002b58 <HAL_UART_MspInit+0xac>)
 8002b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b10:	4b11      	ldr	r3, [pc, #68]	@ (8002b58 <HAL_UART_MspInit+0xac>)
 8002b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b14:	4a10      	ldr	r2, [pc, #64]	@ (8002b58 <HAL_UART_MspInit+0xac>)
 8002b16:	f043 0301 	orr.w	r3, r3, #1
 8002b1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b58 <HAL_UART_MspInit+0xac>)
 8002b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002b28:	230c      	movs	r3, #12
 8002b2a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b34:	2300      	movs	r3, #0
 8002b36:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b38:	2307      	movs	r3, #7
 8002b3a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b3c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b40:	4619      	mov	r1, r3
 8002b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b46:	f002 fb49 	bl	80051dc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002b4a:	bf00      	nop
 8002b4c:	3768      	adds	r7, #104	@ 0x68
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40004400 	.word	0x40004400
 8002b58:	40021000 	.word	0x40021000

08002b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b60:	bf00      	nop
 8002b62:	e7fd      	b.n	8002b60 <NMI_Handler+0x4>

08002b64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <HardFault_Handler+0x4>

08002b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <MemManage_Handler+0x4>

08002b74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b78:	bf00      	nop
 8002b7a:	e7fd      	b.n	8002b78 <BusFault_Handler+0x4>

08002b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b80:	bf00      	nop
 8002b82:	e7fd      	b.n	8002b80 <UsageFault_Handler+0x4>

08002b84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bb2:	f000 f97d 	bl	8002eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002bc0:	4802      	ldr	r0, [pc, #8]	@ (8002bcc <DMA1_Channel1_IRQHandler+0x10>)
 8002bc2:	f002 f9bc 	bl	8004f3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000360 	.word	0x20000360

08002bd0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002bd4:	4802      	ldr	r0, [pc, #8]	@ (8002be0 <ADC1_2_IRQHandler+0x10>)
 8002bd6:	f000 fe49 	bl	800386c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	200002f4 	.word	0x200002f4

08002be4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF_IRQ_Pin);
 8002be8:	2040      	movs	r0, #64	@ 0x40
 8002bea:	f002 fc91 	bl	8005510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002bf8:	4802      	ldr	r0, [pc, #8]	@ (8002c04 <LPTIM1_IRQHandler+0x10>)
 8002bfa:	f002 fdb9 	bl	8005770 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200003c0 	.word	0x200003c0

08002c08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  return 1;
 8002c0c:	2301      	movs	r3, #1
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <_kill>:

int _kill(int pid, int sig)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c22:	f006 ffb7 	bl	8009b94 <__errno>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2216      	movs	r2, #22
 8002c2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <_exit>:

void _exit (int status)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c40:	f04f 31ff 	mov.w	r1, #4294967295
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f7ff ffe7 	bl	8002c18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c4a:	bf00      	nop
 8002c4c:	e7fd      	b.n	8002c4a <_exit+0x12>

08002c4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b086      	sub	sp, #24
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	60f8      	str	r0, [r7, #12]
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	e00a      	b.n	8002c76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c60:	f3af 8000 	nop.w
 8002c64:	4601      	mov	r1, r0
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	1c5a      	adds	r2, r3, #1
 8002c6a:	60ba      	str	r2, [r7, #8]
 8002c6c:	b2ca      	uxtb	r2, r1
 8002c6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	3301      	adds	r3, #1
 8002c74:	617b      	str	r3, [r7, #20]
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	dbf0      	blt.n	8002c60 <_read+0x12>
  }

  return len;
 8002c7e:	687b      	ldr	r3, [r7, #4]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	e009      	b.n	8002cae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	1c5a      	adds	r2, r3, #1
 8002c9e:	60ba      	str	r2, [r7, #8]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff fa54 	bl	8002150 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	3301      	adds	r3, #1
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	dbf1      	blt.n	8002c9a <_write+0x12>
	  //ITM_SendChar(*ptr++);
  }
  return len;
 8002cb6:	687b      	ldr	r3, [r7, #4]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <_close>:

int _close(int file)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ce8:	605a      	str	r2, [r3, #4]
  return 0;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <_isatty>:

int _isatty(int file)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d00:	2301      	movs	r3, #1
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b085      	sub	sp, #20
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d30:	4a14      	ldr	r2, [pc, #80]	@ (8002d84 <_sbrk+0x5c>)
 8002d32:	4b15      	ldr	r3, [pc, #84]	@ (8002d88 <_sbrk+0x60>)
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d3c:	4b13      	ldr	r3, [pc, #76]	@ (8002d8c <_sbrk+0x64>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d44:	4b11      	ldr	r3, [pc, #68]	@ (8002d8c <_sbrk+0x64>)
 8002d46:	4a12      	ldr	r2, [pc, #72]	@ (8002d90 <_sbrk+0x68>)
 8002d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d4a:	4b10      	ldr	r3, [pc, #64]	@ (8002d8c <_sbrk+0x64>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4413      	add	r3, r2
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d207      	bcs.n	8002d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d58:	f006 ff1c 	bl	8009b94 <__errno>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	220c      	movs	r2, #12
 8002d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d62:	f04f 33ff 	mov.w	r3, #4294967295
 8002d66:	e009      	b.n	8002d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d68:	4b08      	ldr	r3, [pc, #32]	@ (8002d8c <_sbrk+0x64>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d6e:	4b07      	ldr	r3, [pc, #28]	@ (8002d8c <_sbrk+0x64>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4413      	add	r3, r2
 8002d76:	4a05      	ldr	r2, [pc, #20]	@ (8002d8c <_sbrk+0x64>)
 8002d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	20008000 	.word	0x20008000
 8002d88:	00000400 	.word	0x00000400
 8002d8c:	20000564 	.word	0x20000564
 8002d90:	200006b8 	.word	0x200006b8

08002d94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d98:	4b06      	ldr	r3, [pc, #24]	@ (8002db4 <SystemInit+0x20>)
 8002d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d9e:	4a05      	ldr	r2, [pc, #20]	@ (8002db4 <SystemInit+0x20>)
 8002da0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002da4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002da8:	bf00      	nop
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	e000ed00 	.word	0xe000ed00

08002db8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002db8:	480d      	ldr	r0, [pc, #52]	@ (8002df0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002dba:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002dbc:	f7ff ffea 	bl	8002d94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002dc0:	480c      	ldr	r0, [pc, #48]	@ (8002df4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002dc2:	490d      	ldr	r1, [pc, #52]	@ (8002df8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002dfc <LoopForever+0xe>)
  movs r3, #0
 8002dc6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002dc8:	e002      	b.n	8002dd0 <LoopCopyDataInit>

08002dca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dce:	3304      	adds	r3, #4

08002dd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dd4:	d3f9      	bcc.n	8002dca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002e00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002dd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002e04 <LoopForever+0x16>)
  movs r3, #0
 8002dda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ddc:	e001      	b.n	8002de2 <LoopFillZerobss>

08002dde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002de0:	3204      	adds	r2, #4

08002de2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002de2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002de4:	d3fb      	bcc.n	8002dde <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002de6:	f006 fedb 	bl	8009ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002dea:	f7ff f9c3 	bl	8002174 <main>

08002dee <LoopForever>:

LoopForever:
    b LoopForever
 8002dee:	e7fe      	b.n	8002dee <LoopForever>
  ldr   r0, =_estack
 8002df0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002df8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002dfc:	0800c4c4 	.word	0x0800c4c4
  ldr r2, =_sbss
 8002e00:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002e04:	200006b8 	.word	0x200006b8

08002e08 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e08:	e7fe      	b.n	8002e08 <COMP1_2_3_IRQHandler>

08002e0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e14:	2003      	movs	r0, #3
 8002e16:	f001 ff2f 	bl	8004c78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	f000 f80e 	bl	8002e3c <HAL_InitTick>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d002      	beq.n	8002e2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	71fb      	strb	r3, [r7, #7]
 8002e2a:	e001      	b.n	8002e30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e2c:	f7ff fcbe 	bl	80027ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e30:	79fb      	ldrb	r3, [r7, #7]

}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
	...

08002e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e44:	2300      	movs	r3, #0
 8002e46:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002e48:	4b16      	ldr	r3, [pc, #88]	@ (8002ea4 <HAL_InitTick+0x68>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d022      	beq.n	8002e96 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002e50:	4b15      	ldr	r3, [pc, #84]	@ (8002ea8 <HAL_InitTick+0x6c>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b13      	ldr	r3, [pc, #76]	@ (8002ea4 <HAL_InitTick+0x68>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002e5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e64:	4618      	mov	r0, r3
 8002e66:	f001 ff3a 	bl	8004cde <HAL_SYSTICK_Config>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10f      	bne.n	8002e90 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b0f      	cmp	r3, #15
 8002e74:	d809      	bhi.n	8002e8a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e76:	2200      	movs	r2, #0
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e7e:	f001 ff06 	bl	8004c8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e82:	4a0a      	ldr	r2, [pc, #40]	@ (8002eac <HAL_InitTick+0x70>)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	e007      	b.n	8002e9a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	73fb      	strb	r3, [r7, #15]
 8002e8e:	e004      	b.n	8002e9a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	73fb      	strb	r3, [r7, #15]
 8002e94:	e001      	b.n	8002e9a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	2000000c 	.word	0x2000000c
 8002ea8:	20000004 	.word	0x20000004
 8002eac:	20000008 	.word	0x20000008

08002eb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_IncTick+0x1c>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4b05      	ldr	r3, [pc, #20]	@ (8002ed0 <HAL_IncTick+0x20>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	4a03      	ldr	r2, [pc, #12]	@ (8002ecc <HAL_IncTick+0x1c>)
 8002ec0:	6013      	str	r3, [r2, #0]
}
 8002ec2:	bf00      	nop
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	20000568 	.word	0x20000568
 8002ed0:	2000000c 	.word	0x2000000c

08002ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ed8:	4b03      	ldr	r3, [pc, #12]	@ (8002ee8 <HAL_GetTick+0x14>)
 8002eda:	681b      	ldr	r3, [r3, #0]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	20000568 	.word	0x20000568

08002eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ef4:	f7ff ffee 	bl	8002ed4 <HAL_GetTick>
 8002ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f04:	d004      	beq.n	8002f10 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f06:	4b09      	ldr	r3, [pc, #36]	@ (8002f2c <HAL_Delay+0x40>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f10:	bf00      	nop
 8002f12:	f7ff ffdf 	bl	8002ed4 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d8f7      	bhi.n	8002f12 <HAL_Delay+0x26>
  {
  }
}
 8002f22:	bf00      	nop
 8002f24:	bf00      	nop
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	2000000c 	.word	0x2000000c

08002f30 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	431a      	orrs	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	609a      	str	r2, [r3, #8]
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
 8002f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b087      	sub	sp, #28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
 8002fa4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	3360      	adds	r3, #96	@ 0x60
 8002faa:	461a      	mov	r2, r3
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4b08      	ldr	r3, [pc, #32]	@ (8002fdc <LL_ADC_SetOffset+0x44>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002fd0:	bf00      	nop
 8002fd2:	371c      	adds	r7, #28
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	03fff000 	.word	0x03fff000

08002fe0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	3360      	adds	r3, #96	@ 0x60
 8002fee:	461a      	mov	r2, r3
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	3360      	adds	r3, #96	@ 0x60
 800301c:	461a      	mov	r2, r3
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4413      	add	r3, r2
 8003024:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	431a      	orrs	r2, r3
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003036:	bf00      	nop
 8003038:	371c      	adds	r7, #28
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003042:	b480      	push	{r7}
 8003044:	b087      	sub	sp, #28
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	3360      	adds	r3, #96	@ 0x60
 8003052:	461a      	mov	r2, r3
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	431a      	orrs	r2, r3
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800306c:	bf00      	nop
 800306e:	371c      	adds	r7, #28
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003078:	b480      	push	{r7}
 800307a:	b087      	sub	sp, #28
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	3360      	adds	r3, #96	@ 0x60
 8003088:	461a      	mov	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4413      	add	r3, r2
 8003090:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	431a      	orrs	r2, r3
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80030a2:	bf00      	nop
 80030a4:	371c      	adds	r7, #28
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	615a      	str	r2, [r3, #20]
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80030e8:	2301      	movs	r3, #1
 80030ea:	e000      	b.n	80030ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b087      	sub	sp, #28
 80030fe:	af00      	add	r7, sp, #0
 8003100:	60f8      	str	r0, [r7, #12]
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	3330      	adds	r3, #48	@ 0x30
 800310a:	461a      	mov	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	0a1b      	lsrs	r3, r3, #8
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	f003 030c 	and.w	r3, r3, #12
 8003116:	4413      	add	r3, r2
 8003118:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	211f      	movs	r1, #31
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43db      	mvns	r3, r3
 800312c:	401a      	ands	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	0e9b      	lsrs	r3, r3, #26
 8003132:	f003 011f 	and.w	r1, r3, #31
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	431a      	orrs	r2, r3
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003146:	bf00      	nop
 8003148:	371c      	adds	r7, #28
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003166:	2301      	movs	r3, #1
 8003168:	e000      	b.n	800316c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3314      	adds	r3, #20
 8003188:	461a      	mov	r2, r3
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	0e5b      	lsrs	r3, r3, #25
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	4413      	add	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	0d1b      	lsrs	r3, r3, #20
 80031a0:	f003 031f 	and.w	r3, r3, #31
 80031a4:	2107      	movs	r1, #7
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	401a      	ands	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	0d1b      	lsrs	r3, r3, #20
 80031b2:	f003 031f 	and.w	r3, r3, #31
 80031b6:	6879      	ldr	r1, [r7, #4]
 80031b8:	fa01 f303 	lsl.w	r3, r1, r3
 80031bc:	431a      	orrs	r2, r3
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80031c2:	bf00      	nop
 80031c4:	371c      	adds	r7, #28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e8:	43db      	mvns	r3, r3
 80031ea:	401a      	ands	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f003 0318 	and.w	r3, r3, #24
 80031f2:	4908      	ldr	r1, [pc, #32]	@ (8003214 <LL_ADC_SetChannelSingleDiff+0x44>)
 80031f4:	40d9      	lsrs	r1, r3
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	400b      	ands	r3, r1
 80031fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fe:	431a      	orrs	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003206:	bf00      	nop
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	0007ffff 	.word	0x0007ffff

08003218 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 031f 	and.w	r3, r3, #31
}
 8003228:	4618      	mov	r0, r3
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003260:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6093      	str	r3, [r2, #8]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003284:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003288:	d101      	bne.n	800328e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032d8:	d101      	bne.n	80032de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003300:	f043 0201 	orr.w	r2, r3, #1
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003324:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003328:	f043 0202 	orr.w	r2, r3, #2
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <LL_ADC_IsEnabled+0x18>
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <LL_ADC_IsEnabled+0x1a>
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b02      	cmp	r3, #2
 8003374:	d101      	bne.n	800337a <LL_ADC_IsDisableOngoing+0x18>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <LL_ADC_IsDisableOngoing+0x1a>
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003398:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800339c:	f043 0204 	orr.w	r2, r3, #4
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d101      	bne.n	80033c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033c4:	2301      	movs	r3, #1
 80033c6:	e000      	b.n	80033ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b08      	cmp	r3, #8
 80033e8:	d101      	bne.n	80033ee <LL_ADC_INJ_IsConversionOngoing+0x18>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033fc:	b590      	push	{r4, r7, lr}
 80033fe:	b089      	sub	sp, #36	@ 0x24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003404:	2300      	movs	r3, #0
 8003406:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003408:	2300      	movs	r3, #0
 800340a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e167      	b.n	80036e6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003420:	2b00      	cmp	r3, #0
 8003422:	d109      	bne.n	8003438 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff f9e5 	bl	80027f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff19 	bl	8003274 <LL_ADC_IsDeepPowerDownEnabled>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d004      	beq.n	8003452 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff feff 	bl	8003250 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff ff34 	bl	80032c4 <LL_ADC_IsInternalRegulatorEnabled>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d115      	bne.n	800348e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff ff18 	bl	800329c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800346c:	4ba0      	ldr	r3, [pc, #640]	@ (80036f0 <HAL_ADC_Init+0x2f4>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	099b      	lsrs	r3, r3, #6
 8003472:	4aa0      	ldr	r2, [pc, #640]	@ (80036f4 <HAL_ADC_Init+0x2f8>)
 8003474:	fba2 2303 	umull	r2, r3, r2, r3
 8003478:	099b      	lsrs	r3, r3, #6
 800347a:	3301      	adds	r3, #1
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003480:	e002      	b.n	8003488 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	3b01      	subs	r3, #1
 8003486:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f9      	bne.n	8003482 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff ff16 	bl	80032c4 <LL_ADC_IsInternalRegulatorEnabled>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10d      	bne.n	80034ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a2:	f043 0210 	orr.w	r2, r3, #16
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ae:	f043 0201 	orr.w	r2, r3, #1
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff ff76 	bl	80033b0 <LL_ADC_REG_IsConversionOngoing>
 80034c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ca:	f003 0310 	and.w	r3, r3, #16
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 8100 	bne.w	80036d4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f040 80fc 	bne.w	80036d4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80034e4:	f043 0202 	orr.w	r2, r3, #2
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff ff23 	bl	800333c <LL_ADC_IsEnabled>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d111      	bne.n	8003520 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003500:	f7ff ff1c 	bl	800333c <LL_ADC_IsEnabled>
 8003504:	4604      	mov	r4, r0
 8003506:	487c      	ldr	r0, [pc, #496]	@ (80036f8 <HAL_ADC_Init+0x2fc>)
 8003508:	f7ff ff18 	bl	800333c <LL_ADC_IsEnabled>
 800350c:	4603      	mov	r3, r0
 800350e:	4323      	orrs	r3, r4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d105      	bne.n	8003520 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	4619      	mov	r1, r3
 800351a:	4878      	ldr	r0, [pc, #480]	@ (80036fc <HAL_ADC_Init+0x300>)
 800351c:	f7ff fd08 	bl	8002f30 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	7f5b      	ldrb	r3, [r3, #29]
 8003524:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800352a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003530:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003536:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800353e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003540:	4313      	orrs	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800354a:	2b01      	cmp	r3, #1
 800354c:	d106      	bne.n	800355c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003552:	3b01      	subs	r3, #1
 8003554:	045b      	lsls	r3, r3, #17
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	2b00      	cmp	r3, #0
 8003562:	d009      	beq.n	8003578 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003570:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4313      	orrs	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	4b60      	ldr	r3, [pc, #384]	@ (8003700 <HAL_ADC_Init+0x304>)
 8003580:	4013      	ands	r3, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6812      	ldr	r2, [r2, #0]
 8003586:	69b9      	ldr	r1, [r7, #24]
 8003588:	430b      	orrs	r3, r1
 800358a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff ff15 	bl	80033d6 <LL_ADC_INJ_IsConversionOngoing>
 80035ac:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d16d      	bne.n	8003690 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d16a      	bne.n	8003690 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80035be:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80035c6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80035c8:	4313      	orrs	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035d6:	f023 0302 	bic.w	r3, r3, #2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	69b9      	ldr	r1, [r7, #24]
 80035e0:	430b      	orrs	r3, r1
 80035e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d017      	beq.n	800361c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80035fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003604:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003608:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6911      	ldr	r1, [r2, #16]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	430b      	orrs	r3, r1
 8003616:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800361a:	e013      	b.n	8003644 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	691a      	ldr	r2, [r3, #16]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800362a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800363c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003640:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800364a:	2b01      	cmp	r3, #1
 800364c:	d118      	bne.n	8003680 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003658:	f023 0304 	bic.w	r3, r3, #4
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003664:	4311      	orrs	r1, r2
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800366a:	4311      	orrs	r1, r2
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003670:	430a      	orrs	r2, r1
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 0201 	orr.w	r2, r2, #1
 800367c:	611a      	str	r2, [r3, #16]
 800367e:	e007      	b.n	8003690 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691a      	ldr	r2, [r3, #16]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0201 	bic.w	r2, r2, #1
 800368e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d10c      	bne.n	80036b2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f023 010f 	bic.w	r1, r3, #15
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	1e5a      	subs	r2, r3, #1
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80036b0:	e007      	b.n	80036c2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 020f 	bic.w	r2, r2, #15
 80036c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c6:	f023 0303 	bic.w	r3, r3, #3
 80036ca:	f043 0201 	orr.w	r2, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80036d2:	e007      	b.n	80036e4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d8:	f043 0210 	orr.w	r2, r3, #16
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80036e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3724      	adds	r7, #36	@ 0x24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd90      	pop	{r4, r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20000004 	.word	0x20000004
 80036f4:	053e2d63 	.word	0x053e2d63
 80036f8:	50000100 	.word	0x50000100
 80036fc:	50000300 	.word	0x50000300
 8003700:	fff04007 	.word	0xfff04007

08003704 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003710:	4851      	ldr	r0, [pc, #324]	@ (8003858 <HAL_ADC_Start_DMA+0x154>)
 8003712:	f7ff fd81 	bl	8003218 <LL_ADC_GetMultimode>
 8003716:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fe47 	bl	80033b0 <LL_ADC_REG_IsConversionOngoing>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	f040 808f 	bne.w	8003848 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_ADC_Start_DMA+0x34>
 8003734:	2302      	movs	r3, #2
 8003736:	e08a      	b.n	800384e <HAL_ADC_Start_DMA+0x14a>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d005      	beq.n	8003752 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	2b05      	cmp	r3, #5
 800374a:	d002      	beq.n	8003752 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	2b09      	cmp	r3, #9
 8003750:	d173      	bne.n	800383a <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 febc 	bl	80044d0 <ADC_Enable>
 8003758:	4603      	mov	r3, r0
 800375a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800375c:	7dfb      	ldrb	r3, [r7, #23]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d166      	bne.n	8003830 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003766:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800376a:	f023 0301 	bic.w	r3, r3, #1
 800376e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a38      	ldr	r2, [pc, #224]	@ (800385c <HAL_ADC_Start_DMA+0x158>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d002      	beq.n	8003786 <HAL_ADC_Start_DMA+0x82>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	e001      	b.n	800378a <HAL_ADC_Start_DMA+0x86>
 8003786:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	4293      	cmp	r3, r2
 8003790:	d002      	beq.n	8003798 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d105      	bne.n	80037a4 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037b4:	f023 0206 	bic.w	r2, r3, #6
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	661a      	str	r2, [r3, #96]	@ 0x60
 80037bc:	e002      	b.n	80037c4 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c8:	4a25      	ldr	r2, [pc, #148]	@ (8003860 <HAL_ADC_Start_DMA+0x15c>)
 80037ca:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d0:	4a24      	ldr	r2, [pc, #144]	@ (8003864 <HAL_ADC_Start_DMA+0x160>)
 80037d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d8:	4a23      	ldr	r2, [pc, #140]	@ (8003868 <HAL_ADC_Start_DMA+0x164>)
 80037da:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	221c      	movs	r2, #28
 80037e2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0210 	orr.w	r2, r2, #16
 80037fa:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0201 	orr.w	r2, r2, #1
 800380a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	3340      	adds	r3, #64	@ 0x40
 8003816:	4619      	mov	r1, r3
 8003818:	68ba      	ldr	r2, [r7, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f001 fb14 	bl	8004e48 <HAL_DMA_Start_IT>
 8003820:	4603      	mov	r3, r0
 8003822:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff fdad 	bl	8003388 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800382e:	e00d      	b.n	800384c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003838:	e008      	b.n	800384c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003846:	e001      	b.n	800384c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003848:	2302      	movs	r3, #2
 800384a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800384c:	7dfb      	ldrb	r3, [r7, #23]
}
 800384e:	4618      	mov	r0, r3
 8003850:	3718      	adds	r7, #24
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	50000300 	.word	0x50000300
 800385c:	50000100 	.word	0x50000100
 8003860:	0800469b 	.word	0x0800469b
 8003864:	08004773 	.word	0x08004773
 8003868:	0800478f 	.word	0x0800478f

0800386c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08a      	sub	sp, #40	@ 0x28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003874:	2300      	movs	r3, #0
 8003876:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003888:	4883      	ldr	r0, [pc, #524]	@ (8003a98 <HAL_ADC_IRQHandler+0x22c>)
 800388a:	f7ff fcc5 	bl	8003218 <LL_ADC_GetMultimode>
 800388e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d017      	beq.n	80038ca <HAL_ADC_IRQHandler+0x5e>
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d012      	beq.n	80038ca <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d105      	bne.n	80038bc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f001 f85d 	bl	800497c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2202      	movs	r2, #2
 80038c8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d004      	beq.n	80038de <HAL_ADC_IRQHandler+0x72>
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	f003 0304 	and.w	r3, r3, #4
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10a      	bne.n	80038f4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 8085 	beq.w	80039f4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	f003 0308 	and.w	r3, r3, #8
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d07f      	beq.n	80039f4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f8:	f003 0310 	and.w	r3, r3, #16
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d105      	bne.n	800390c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003904:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fbdf 	bl	80030d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d064      	beq.n	80039e6 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a5e      	ldr	r2, [pc, #376]	@ (8003a9c <HAL_ADC_IRQHandler+0x230>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d002      	beq.n	800392c <HAL_ADC_IRQHandler+0xc0>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	e001      	b.n	8003930 <HAL_ADC_IRQHandler+0xc4>
 800392c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	4293      	cmp	r3, r2
 8003936:	d008      	beq.n	800394a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	2b05      	cmp	r3, #5
 8003942:	d002      	beq.n	800394a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2b09      	cmp	r3, #9
 8003948:	d104      	bne.n	8003954 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	e00d      	b.n	8003970 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a50      	ldr	r2, [pc, #320]	@ (8003a9c <HAL_ADC_IRQHandler+0x230>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d002      	beq.n	8003964 <HAL_ADC_IRQHandler+0xf8>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	e001      	b.n	8003968 <HAL_ADC_IRQHandler+0xfc>
 8003964:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003968:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d135      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	2b08      	cmp	r3, #8
 8003986:	d12e      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff fd0f 	bl	80033b0 <LL_ADC_REG_IsConversionOngoing>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d11a      	bne.n	80039ce <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 020c 	bic.w	r2, r2, #12
 80039a6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d112      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c4:	f043 0201 	orr.w	r2, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039cc:	e00b      	b.n	80039e6 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d2:	f043 0210 	orr.w	r2, r3, #16
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039de:	f043 0201 	orr.w	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f95a 	bl	8003ca0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	220c      	movs	r2, #12
 80039f2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f003 0320 	and.w	r3, r3, #32
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_ADC_IRQHandler+0x19c>
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	f003 0320 	and.w	r3, r3, #32
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10b      	bne.n	8003a20 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 809e 	beq.w	8003b50 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 8098 	beq.w	8003b50 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a24:	f003 0310 	and.w	r3, r3, #16
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d105      	bne.n	8003a38 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a30:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fb88 	bl	8003152 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003a42:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff fb43 	bl	80030d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a4e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a11      	ldr	r2, [pc, #68]	@ (8003a9c <HAL_ADC_IRQHandler+0x230>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d002      	beq.n	8003a60 <HAL_ADC_IRQHandler+0x1f4>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	e001      	b.n	8003a64 <HAL_ADC_IRQHandler+0x1f8>
 8003a60:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d008      	beq.n	8003a7e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d005      	beq.n	8003a7e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2b06      	cmp	r3, #6
 8003a76:	d002      	beq.n	8003a7e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2b07      	cmp	r3, #7
 8003a7c:	d104      	bne.n	8003a88 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	623b      	str	r3, [r7, #32]
 8003a86:	e011      	b.n	8003aac <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a03      	ldr	r2, [pc, #12]	@ (8003a9c <HAL_ADC_IRQHandler+0x230>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d006      	beq.n	8003aa0 <HAL_ADC_IRQHandler+0x234>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	e005      	b.n	8003aa4 <HAL_ADC_IRQHandler+0x238>
 8003a98:	50000300 	.word	0x50000300
 8003a9c:	50000100 	.word	0x50000100
 8003aa0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003aa4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d047      	beq.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d007      	beq.n	8003acc <HAL_ADC_IRQHandler+0x260>
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d03f      	beq.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d13a      	bne.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad6:	2b40      	cmp	r3, #64	@ 0x40
 8003ad8:	d133      	bne.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d12e      	bne.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff fc74 	bl	80033d6 <LL_ADC_INJ_IsConversionOngoing>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d11a      	bne.n	8003b2a <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b02:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d112      	bne.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b20:	f043 0201 	orr.w	r2, r3, #1
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b28:	e00b      	b.n	8003b42 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b2e:	f043 0210 	orr.w	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b3a:	f043 0201 	orr.w	r2, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 fef2 	bl	800492c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2260      	movs	r2, #96	@ 0x60
 8003b4e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d011      	beq.n	8003b7e <HAL_ADC_IRQHandler+0x312>
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00c      	beq.n	8003b7e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b68:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f8a9 	bl	8003cc8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2280      	movs	r2, #128	@ 0x80
 8003b7c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d012      	beq.n	8003bae <HAL_ADC_IRQHandler+0x342>
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b96:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fed8 	bl	8004954 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d012      	beq.n	8003bde <HAL_ADC_IRQHandler+0x372>
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 feca 	bl	8004968 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bdc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	f003 0310 	and.w	r3, r3, #16
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d036      	beq.n	8003c56 <HAL_ADC_IRQHandler+0x3ea>
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d031      	beq.n	8003c56 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d102      	bne.n	8003c00 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bfe:	e014      	b.n	8003c2a <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d008      	beq.n	8003c18 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003c06:	4825      	ldr	r0, [pc, #148]	@ (8003c9c <HAL_ADC_IRQHandler+0x430>)
 8003c08:	f7ff fb14 	bl	8003234 <LL_ADC_GetMultiDMATransfer>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00b      	beq.n	8003c2a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003c12:	2301      	movs	r3, #1
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c16:	e008      	b.n	8003c2a <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003c26:	2301      	movs	r3, #1
 8003c28:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d10e      	bne.n	8003c4e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c34:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c40:	f043 0202 	orr.w	r2, r3, #2
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f847 	bl	8003cdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2210      	movs	r2, #16
 8003c54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d018      	beq.n	8003c92 <HAL_ADC_IRQHandler+0x426>
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d013      	beq.n	8003c92 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c6e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7a:	f043 0208 	orr.w	r2, r3, #8
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c8a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 fe57 	bl	8004940 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003c92:	bf00      	nop
 8003c94:	3728      	adds	r7, #40	@ 0x28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	50000300 	.word	0x50000300

08003ca0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b0b6      	sub	sp, #216	@ 0xd8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d00:	2300      	movs	r3, #0
 8003d02:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d101      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x22>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e3c8      	b.n	80044a4 <HAL_ADC_ConfigChannel+0x7b4>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff fb46 	bl	80033b0 <LL_ADC_REG_IsConversionOngoing>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f040 83ad 	bne.w	8004486 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	6859      	ldr	r1, [r3, #4]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	f7ff f9de 	bl	80030fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff fb34 	bl	80033b0 <LL_ADC_REG_IsConversionOngoing>
 8003d48:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff fb40 	bl	80033d6 <LL_ADC_INJ_IsConversionOngoing>
 8003d56:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f040 81d9 	bne.w	8004116 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f040 81d4 	bne.w	8004116 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d76:	d10f      	bne.n	8003d98 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2200      	movs	r2, #0
 8003d82:	4619      	mov	r1, r3
 8003d84:	f7ff f9f8 	bl	8003178 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff f98c 	bl	80030ae <LL_ADC_SetSamplingTimeCommonConfig>
 8003d96:	e00e      	b.n	8003db6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	6819      	ldr	r1, [r3, #0]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	461a      	mov	r2, r3
 8003da6:	f7ff f9e7 	bl	8003178 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff f97c 	bl	80030ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	695a      	ldr	r2, [r3, #20]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	08db      	lsrs	r3, r3, #3
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	d022      	beq.n	8003e1e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6919      	ldr	r1, [r3, #16]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003de8:	f7ff f8d6 	bl	8002f98 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6818      	ldr	r0, [r3, #0]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	6919      	ldr	r1, [r3, #16]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	461a      	mov	r2, r3
 8003dfa:	f7ff f922 	bl	8003042 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6818      	ldr	r0, [r3, #0]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d102      	bne.n	8003e14 <HAL_ADC_ConfigChannel+0x124>
 8003e0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e12:	e000      	b.n	8003e16 <HAL_ADC_ConfigChannel+0x126>
 8003e14:	2300      	movs	r3, #0
 8003e16:	461a      	mov	r2, r3
 8003e18:	f7ff f92e 	bl	8003078 <LL_ADC_SetOffsetSaturation>
 8003e1c:	e17b      	b.n	8004116 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2100      	movs	r1, #0
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff f8db 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10a      	bne.n	8003e4a <HAL_ADC_ConfigChannel+0x15a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2100      	movs	r1, #0
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7ff f8d0 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003e40:	4603      	mov	r3, r0
 8003e42:	0e9b      	lsrs	r3, r3, #26
 8003e44:	f003 021f 	and.w	r2, r3, #31
 8003e48:	e01e      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x198>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2100      	movs	r1, #0
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7ff f8c5 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003e56:	4603      	mov	r3, r0
 8003e58:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e60:	fa93 f3a3 	rbit	r3, r3
 8003e64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003e78:	2320      	movs	r3, #32
 8003e7a:	e004      	b.n	8003e86 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003e7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e80:	fab3 f383 	clz	r3, r3
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d105      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x1b0>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	0e9b      	lsrs	r3, r3, #26
 8003e9a:	f003 031f 	and.w	r3, r3, #31
 8003e9e:	e018      	b.n	8003ed2 <HAL_ADC_ConfigChannel+0x1e2>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003eac:	fa93 f3a3 	rbit	r3, r3
 8003eb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003eb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003ebc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003ec4:	2320      	movs	r3, #32
 8003ec6:	e004      	b.n	8003ed2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003ec8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ecc:	fab3 f383 	clz	r3, r3
 8003ed0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d106      	bne.n	8003ee4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2200      	movs	r2, #0
 8003edc:	2100      	movs	r1, #0
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff f894 	bl	800300c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2101      	movs	r1, #1
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff f878 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10a      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x220>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2101      	movs	r1, #1
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff f86d 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003f06:	4603      	mov	r3, r0
 8003f08:	0e9b      	lsrs	r3, r3, #26
 8003f0a:	f003 021f 	and.w	r2, r3, #31
 8003f0e:	e01e      	b.n	8003f4e <HAL_ADC_ConfigChannel+0x25e>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2101      	movs	r1, #1
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff f862 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f26:	fa93 f3a3 	rbit	r3, r3
 8003f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003f2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003f36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003f3e:	2320      	movs	r3, #32
 8003f40:	e004      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003f42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f46:	fab3 f383 	clz	r3, r3
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d105      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x276>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	0e9b      	lsrs	r3, r3, #26
 8003f60:	f003 031f 	and.w	r3, r3, #31
 8003f64:	e018      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x2a8>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f72:	fa93 f3a3 	rbit	r3, r3
 8003f76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003f7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003f82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003f8a:	2320      	movs	r3, #32
 8003f8c:	e004      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003f8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f92:	fab3 f383 	clz	r3, r3
 8003f96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d106      	bne.n	8003faa <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff f831 	bl	800300c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2102      	movs	r1, #2
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff f815 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10a      	bne.n	8003fd6 <HAL_ADC_ConfigChannel+0x2e6>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2102      	movs	r1, #2
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff f80a 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	0e9b      	lsrs	r3, r3, #26
 8003fd0:	f003 021f 	and.w	r2, r3, #31
 8003fd4:	e01e      	b.n	8004014 <HAL_ADC_ConfigChannel+0x324>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2102      	movs	r1, #2
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7fe ffff 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fec:	fa93 f3a3 	rbit	r3, r3
 8003ff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003ff4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ff8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003ffc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004004:	2320      	movs	r3, #32
 8004006:	e004      	b.n	8004012 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004008:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800400c:	fab3 f383 	clz	r3, r3
 8004010:	b2db      	uxtb	r3, r3
 8004012:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800401c:	2b00      	cmp	r3, #0
 800401e:	d105      	bne.n	800402c <HAL_ADC_ConfigChannel+0x33c>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	0e9b      	lsrs	r3, r3, #26
 8004026:	f003 031f 	and.w	r3, r3, #31
 800402a:	e016      	b.n	800405a <HAL_ADC_ConfigChannel+0x36a>
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004034:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004038:	fa93 f3a3 	rbit	r3, r3
 800403c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800403e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004040:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004044:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800404c:	2320      	movs	r3, #32
 800404e:	e004      	b.n	800405a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004050:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004054:	fab3 f383 	clz	r3, r3
 8004058:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800405a:	429a      	cmp	r2, r3
 800405c:	d106      	bne.n	800406c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2200      	movs	r2, #0
 8004064:	2102      	movs	r1, #2
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe ffd0 	bl	800300c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2103      	movs	r1, #3
 8004072:	4618      	mov	r0, r3
 8004074:	f7fe ffb4 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 8004078:	4603      	mov	r3, r0
 800407a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10a      	bne.n	8004098 <HAL_ADC_ConfigChannel+0x3a8>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2103      	movs	r1, #3
 8004088:	4618      	mov	r0, r3
 800408a:	f7fe ffa9 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 800408e:	4603      	mov	r3, r0
 8004090:	0e9b      	lsrs	r3, r3, #26
 8004092:	f003 021f 	and.w	r2, r3, #31
 8004096:	e017      	b.n	80040c8 <HAL_ADC_ConfigChannel+0x3d8>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2103      	movs	r1, #3
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe ff9e 	bl	8002fe0 <LL_ADC_GetOffsetChannel>
 80040a4:	4603      	mov	r3, r0
 80040a6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040aa:	fa93 f3a3 	rbit	r3, r3
 80040ae:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80040b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040b2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80040b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80040ba:	2320      	movs	r3, #32
 80040bc:	e003      	b.n	80040c6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80040be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040c0:	fab3 f383 	clz	r3, r3
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d105      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x3f0>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	0e9b      	lsrs	r3, r3, #26
 80040da:	f003 031f 	and.w	r3, r3, #31
 80040de:	e011      	b.n	8004104 <HAL_ADC_ConfigChannel+0x414>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040e8:	fa93 f3a3 	rbit	r3, r3
 80040ec:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80040ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80040f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80040f8:	2320      	movs	r3, #32
 80040fa:	e003      	b.n	8004104 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80040fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040fe:	fab3 f383 	clz	r3, r3
 8004102:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004104:	429a      	cmp	r2, r3
 8004106:	d106      	bne.n	8004116 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2200      	movs	r2, #0
 800410e:	2103      	movs	r1, #3
 8004110:	4618      	mov	r0, r3
 8004112:	f7fe ff7b 	bl	800300c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff f90e 	bl	800333c <LL_ADC_IsEnabled>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	f040 8140 	bne.w	80043a8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	6819      	ldr	r1, [r3, #0]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	461a      	mov	r2, r3
 8004136:	f7ff f84b 	bl	80031d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	4a8f      	ldr	r2, [pc, #572]	@ (800437c <HAL_ADC_ConfigChannel+0x68c>)
 8004140:	4293      	cmp	r3, r2
 8004142:	f040 8131 	bne.w	80043a8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10b      	bne.n	800416e <HAL_ADC_ConfigChannel+0x47e>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	0e9b      	lsrs	r3, r3, #26
 800415c:	3301      	adds	r3, #1
 800415e:	f003 031f 	and.w	r3, r3, #31
 8004162:	2b09      	cmp	r3, #9
 8004164:	bf94      	ite	ls
 8004166:	2301      	movls	r3, #1
 8004168:	2300      	movhi	r3, #0
 800416a:	b2db      	uxtb	r3, r3
 800416c:	e019      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x4b2>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004174:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004176:	fa93 f3a3 	rbit	r3, r3
 800417a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800417c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800417e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004180:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004186:	2320      	movs	r3, #32
 8004188:	e003      	b.n	8004192 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800418a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800418c:	fab3 f383 	clz	r3, r3
 8004190:	b2db      	uxtb	r3, r3
 8004192:	3301      	adds	r3, #1
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	2b09      	cmp	r3, #9
 800419a:	bf94      	ite	ls
 800419c:	2301      	movls	r3, #1
 800419e:	2300      	movhi	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d079      	beq.n	800429a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d107      	bne.n	80041c2 <HAL_ADC_ConfigChannel+0x4d2>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	0e9b      	lsrs	r3, r3, #26
 80041b8:	3301      	adds	r3, #1
 80041ba:	069b      	lsls	r3, r3, #26
 80041bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041c0:	e015      	b.n	80041ee <HAL_ADC_ConfigChannel+0x4fe>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041ca:	fa93 f3a3 	rbit	r3, r3
 80041ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80041d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041d2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80041d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80041da:	2320      	movs	r3, #32
 80041dc:	e003      	b.n	80041e6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80041de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041e0:	fab3 f383 	clz	r3, r3
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	3301      	adds	r3, #1
 80041e8:	069b      	lsls	r3, r3, #26
 80041ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d109      	bne.n	800420e <HAL_ADC_ConfigChannel+0x51e>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	0e9b      	lsrs	r3, r3, #26
 8004200:	3301      	adds	r3, #1
 8004202:	f003 031f 	and.w	r3, r3, #31
 8004206:	2101      	movs	r1, #1
 8004208:	fa01 f303 	lsl.w	r3, r1, r3
 800420c:	e017      	b.n	800423e <HAL_ADC_ConfigChannel+0x54e>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004216:	fa93 f3a3 	rbit	r3, r3
 800421a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800421c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800421e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8004226:	2320      	movs	r3, #32
 8004228:	e003      	b.n	8004232 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800422a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800422c:	fab3 f383 	clz	r3, r3
 8004230:	b2db      	uxtb	r3, r3
 8004232:	3301      	adds	r3, #1
 8004234:	f003 031f 	and.w	r3, r3, #31
 8004238:	2101      	movs	r1, #1
 800423a:	fa01 f303 	lsl.w	r3, r1, r3
 800423e:	ea42 0103 	orr.w	r1, r2, r3
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10a      	bne.n	8004264 <HAL_ADC_ConfigChannel+0x574>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	0e9b      	lsrs	r3, r3, #26
 8004254:	3301      	adds	r3, #1
 8004256:	f003 021f 	and.w	r2, r3, #31
 800425a:	4613      	mov	r3, r2
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	4413      	add	r3, r2
 8004260:	051b      	lsls	r3, r3, #20
 8004262:	e018      	b.n	8004296 <HAL_ADC_ConfigChannel+0x5a6>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426c:	fa93 f3a3 	rbit	r3, r3
 8004270:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004274:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800427c:	2320      	movs	r3, #32
 800427e:	e003      	b.n	8004288 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004282:	fab3 f383 	clz	r3, r3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	3301      	adds	r3, #1
 800428a:	f003 021f 	and.w	r2, r3, #31
 800428e:	4613      	mov	r3, r2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	4413      	add	r3, r2
 8004294:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004296:	430b      	orrs	r3, r1
 8004298:	e081      	b.n	800439e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d107      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x5c6>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	0e9b      	lsrs	r3, r3, #26
 80042ac:	3301      	adds	r3, #1
 80042ae:	069b      	lsls	r3, r3, #26
 80042b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042b4:	e015      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x5f2>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042be:	fa93 f3a3 	rbit	r3, r3
 80042c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80042c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80042c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80042ce:	2320      	movs	r3, #32
 80042d0:	e003      	b.n	80042da <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80042d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d4:	fab3 f383 	clz	r3, r3
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	3301      	adds	r3, #1
 80042dc:	069b      	lsls	r3, r3, #26
 80042de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d109      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x612>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	0e9b      	lsrs	r3, r3, #26
 80042f4:	3301      	adds	r3, #1
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	2101      	movs	r1, #1
 80042fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004300:	e017      	b.n	8004332 <HAL_ADC_ConfigChannel+0x642>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	fa93 f3a3 	rbit	r3, r3
 800430e:	61fb      	str	r3, [r7, #28]
  return result;
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800431a:	2320      	movs	r3, #32
 800431c:	e003      	b.n	8004326 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800431e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004320:	fab3 f383 	clz	r3, r3
 8004324:	b2db      	uxtb	r3, r3
 8004326:	3301      	adds	r3, #1
 8004328:	f003 031f 	and.w	r3, r3, #31
 800432c:	2101      	movs	r1, #1
 800432e:	fa01 f303 	lsl.w	r3, r1, r3
 8004332:	ea42 0103 	orr.w	r1, r2, r3
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10d      	bne.n	800435e <HAL_ADC_ConfigChannel+0x66e>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	0e9b      	lsrs	r3, r3, #26
 8004348:	3301      	adds	r3, #1
 800434a:	f003 021f 	and.w	r2, r3, #31
 800434e:	4613      	mov	r3, r2
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	4413      	add	r3, r2
 8004354:	3b1e      	subs	r3, #30
 8004356:	051b      	lsls	r3, r3, #20
 8004358:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800435c:	e01e      	b.n	800439c <HAL_ADC_ConfigChannel+0x6ac>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	fa93 f3a3 	rbit	r3, r3
 800436a:	613b      	str	r3, [r7, #16]
  return result;
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d104      	bne.n	8004380 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004376:	2320      	movs	r3, #32
 8004378:	e006      	b.n	8004388 <HAL_ADC_ConfigChannel+0x698>
 800437a:	bf00      	nop
 800437c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	fab3 f383 	clz	r3, r3
 8004386:	b2db      	uxtb	r3, r3
 8004388:	3301      	adds	r3, #1
 800438a:	f003 021f 	and.w	r2, r3, #31
 800438e:	4613      	mov	r3, r2
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	4413      	add	r3, r2
 8004394:	3b1e      	subs	r3, #30
 8004396:	051b      	lsls	r3, r3, #20
 8004398:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800439c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043a2:	4619      	mov	r1, r3
 80043a4:	f7fe fee8 	bl	8003178 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	4b3f      	ldr	r3, [pc, #252]	@ (80044ac <HAL_ADC_ConfigChannel+0x7bc>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d071      	beq.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043b4:	483e      	ldr	r0, [pc, #248]	@ (80044b0 <HAL_ADC_ConfigChannel+0x7c0>)
 80043b6:	f7fe fde1 	bl	8002f7c <LL_ADC_GetCommonPathInternalCh>
 80043ba:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a3c      	ldr	r2, [pc, #240]	@ (80044b4 <HAL_ADC_ConfigChannel+0x7c4>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d004      	beq.n	80043d2 <HAL_ADC_ConfigChannel+0x6e2>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a3a      	ldr	r2, [pc, #232]	@ (80044b8 <HAL_ADC_ConfigChannel+0x7c8>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d127      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80043d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d121      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043e6:	d157      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043f0:	4619      	mov	r1, r3
 80043f2:	482f      	ldr	r0, [pc, #188]	@ (80044b0 <HAL_ADC_ConfigChannel+0x7c0>)
 80043f4:	f7fe fdaf 	bl	8002f56 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043f8:	4b30      	ldr	r3, [pc, #192]	@ (80044bc <HAL_ADC_ConfigChannel+0x7cc>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	099b      	lsrs	r3, r3, #6
 80043fe:	4a30      	ldr	r2, [pc, #192]	@ (80044c0 <HAL_ADC_ConfigChannel+0x7d0>)
 8004400:	fba2 2303 	umull	r2, r3, r2, r3
 8004404:	099b      	lsrs	r3, r3, #6
 8004406:	1c5a      	adds	r2, r3, #1
 8004408:	4613      	mov	r3, r2
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004412:	e002      	b.n	800441a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	3b01      	subs	r3, #1
 8004418:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1f9      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004420:	e03a      	b.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a27      	ldr	r2, [pc, #156]	@ (80044c4 <HAL_ADC_ConfigChannel+0x7d4>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d113      	bne.n	8004454 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800442c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004430:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10d      	bne.n	8004454 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a22      	ldr	r2, [pc, #136]	@ (80044c8 <HAL_ADC_ConfigChannel+0x7d8>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d02a      	beq.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004442:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004446:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800444a:	4619      	mov	r1, r3
 800444c:	4818      	ldr	r0, [pc, #96]	@ (80044b0 <HAL_ADC_ConfigChannel+0x7c0>)
 800444e:	f7fe fd82 	bl	8002f56 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004452:	e021      	b.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a1c      	ldr	r2, [pc, #112]	@ (80044cc <HAL_ADC_ConfigChannel+0x7dc>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d11c      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800445e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d116      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a16      	ldr	r2, [pc, #88]	@ (80044c8 <HAL_ADC_ConfigChannel+0x7d8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d011      	beq.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004474:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004478:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800447c:	4619      	mov	r1, r3
 800447e:	480c      	ldr	r0, [pc, #48]	@ (80044b0 <HAL_ADC_ConfigChannel+0x7c0>)
 8004480:	f7fe fd69 	bl	8002f56 <LL_ADC_SetCommonPathInternalCh>
 8004484:	e008      	b.n	8004498 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448a:	f043 0220 	orr.w	r2, r3, #32
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80044a0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	37d8      	adds	r7, #216	@ 0xd8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	80080000 	.word	0x80080000
 80044b0:	50000300 	.word	0x50000300
 80044b4:	c3210000 	.word	0xc3210000
 80044b8:	90c00010 	.word	0x90c00010
 80044bc:	20000004 	.word	0x20000004
 80044c0:	053e2d63 	.word	0x053e2d63
 80044c4:	c7520000 	.word	0xc7520000
 80044c8:	50000100 	.word	0x50000100
 80044cc:	cb840000 	.word	0xcb840000

080044d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044d8:	2300      	movs	r3, #0
 80044da:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7fe ff2b 	bl	800333c <LL_ADC_IsEnabled>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d169      	bne.n	80045c0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	4b36      	ldr	r3, [pc, #216]	@ (80045cc <ADC_Enable+0xfc>)
 80044f4:	4013      	ands	r3, r2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00d      	beq.n	8004516 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	f043 0210 	orr.w	r2, r3, #16
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800450a:	f043 0201 	orr.w	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e055      	b.n	80045c2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4618      	mov	r0, r3
 800451c:	f7fe fee6 	bl	80032ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004520:	482b      	ldr	r0, [pc, #172]	@ (80045d0 <ADC_Enable+0x100>)
 8004522:	f7fe fd2b 	bl	8002f7c <LL_ADC_GetCommonPathInternalCh>
 8004526:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004528:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800452c:	2b00      	cmp	r3, #0
 800452e:	d013      	beq.n	8004558 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004530:	4b28      	ldr	r3, [pc, #160]	@ (80045d4 <ADC_Enable+0x104>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	099b      	lsrs	r3, r3, #6
 8004536:	4a28      	ldr	r2, [pc, #160]	@ (80045d8 <ADC_Enable+0x108>)
 8004538:	fba2 2303 	umull	r2, r3, r2, r3
 800453c:	099b      	lsrs	r3, r3, #6
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	4613      	mov	r3, r2
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	4413      	add	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800454a:	e002      	b.n	8004552 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	3b01      	subs	r3, #1
 8004550:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1f9      	bne.n	800454c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004558:	f7fe fcbc 	bl	8002ed4 <HAL_GetTick>
 800455c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800455e:	e028      	b.n	80045b2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4618      	mov	r0, r3
 8004566:	f7fe fee9 	bl	800333c <LL_ADC_IsEnabled>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d104      	bne.n	800457a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4618      	mov	r0, r3
 8004576:	f7fe feb9 	bl	80032ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800457a:	f7fe fcab 	bl	8002ed4 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d914      	bls.n	80045b2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b01      	cmp	r3, #1
 8004594:	d00d      	beq.n	80045b2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459a:	f043 0210 	orr.w	r2, r3, #16
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a6:	f043 0201 	orr.w	r2, r3, #1
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e007      	b.n	80045c2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d1cf      	bne.n	8004560 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	8000003f 	.word	0x8000003f
 80045d0:	50000300 	.word	0x50000300
 80045d4:	20000004 	.word	0x20000004
 80045d8:	053e2d63 	.word	0x053e2d63

080045dc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7fe feba 	bl	8003362 <LL_ADC_IsDisableOngoing>
 80045ee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7fe fea1 	bl	800333c <LL_ADC_IsEnabled>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d047      	beq.n	8004690 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d144      	bne.n	8004690 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f003 030d 	and.w	r3, r3, #13
 8004610:	2b01      	cmp	r3, #1
 8004612:	d10c      	bne.n	800462e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f7fe fe7b 	bl	8003314 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2203      	movs	r2, #3
 8004624:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004626:	f7fe fc55 	bl	8002ed4 <HAL_GetTick>
 800462a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800462c:	e029      	b.n	8004682 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004632:	f043 0210 	orr.w	r2, r3, #16
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800463e:	f043 0201 	orr.w	r2, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e023      	b.n	8004692 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800464a:	f7fe fc43 	bl	8002ed4 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d914      	bls.n	8004682 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00d      	beq.n	8004682 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466a:	f043 0210 	orr.w	r2, r3, #16
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004676:	f043 0201 	orr.w	r2, r3, #1
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e007      	b.n	8004692 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1dc      	bne.n	800464a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b084      	sub	sp, #16
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d14b      	bne.n	800474c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d021      	beq.n	8004712 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fe fcfe 	bl	80030d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d032      	beq.n	8004744 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d12b      	bne.n	8004744 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d11f      	bne.n	8004744 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004708:	f043 0201 	orr.w	r2, r3, #1
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004710:	e018      	b.n	8004744 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d111      	bne.n	8004744 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004724:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004730:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d105      	bne.n	8004744 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473c:	f043 0201 	orr.w	r2, r3, #1
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f7ff faab 	bl	8003ca0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800474a:	e00e      	b.n	800476a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004750:	f003 0310 	and.w	r3, r3, #16
 8004754:	2b00      	cmp	r3, #0
 8004756:	d003      	beq.n	8004760 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f7ff fabf 	bl	8003cdc <HAL_ADC_ErrorCallback>
}
 800475e:	e004      	b.n	800476a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	4798      	blx	r3
}
 800476a:	bf00      	nop
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}

08004772 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b084      	sub	sp, #16
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f7ff fa97 	bl	8003cb4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004786:	bf00      	nop
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b084      	sub	sp, #16
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ac:	f043 0204 	orr.w	r2, r3, #4
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f7ff fa91 	bl	8003cdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047ba:	bf00      	nop
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <LL_ADC_IsEnabled>:
{
 80047c2:	b480      	push	{r7}
 80047c4:	b083      	sub	sp, #12
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <LL_ADC_IsEnabled+0x18>
 80047d6:	2301      	movs	r3, #1
 80047d8:	e000      	b.n	80047dc <LL_ADC_IsEnabled+0x1a>
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <LL_ADC_StartCalibration>:
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80047fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004804:	4313      	orrs	r3, r2
 8004806:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	609a      	str	r2, [r3, #8]
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <LL_ADC_IsCalibrationOnGoing>:
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800482a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800482e:	d101      	bne.n	8004834 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004830:	2301      	movs	r3, #1
 8004832:	e000      	b.n	8004836 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <LL_ADC_REG_IsConversionOngoing>:
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b04      	cmp	r3, #4
 8004854:	d101      	bne.n	800485a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004872:	2300      	movs	r3, #0
 8004874:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_ADCEx_Calibration_Start+0x1c>
 8004880:	2302      	movs	r3, #2
 8004882:	e04d      	b.n	8004920 <HAL_ADCEx_Calibration_Start+0xb8>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7ff fea5 	bl	80045dc <ADC_Disable>
 8004892:	4603      	mov	r3, r0
 8004894:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004896:	7bfb      	ldrb	r3, [r7, #15]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d136      	bne.n	800490a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80048a4:	f023 0302 	bic.w	r3, r3, #2
 80048a8:	f043 0202 	orr.w	r2, r3, #2
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	6839      	ldr	r1, [r7, #0]
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff ff96 	bl	80047e8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80048bc:	e014      	b.n	80048e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	3301      	adds	r3, #1
 80048c2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	4a18      	ldr	r2, [pc, #96]	@ (8004928 <HAL_ADCEx_Calibration_Start+0xc0>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d90d      	bls.n	80048e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048d0:	f023 0312 	bic.w	r3, r3, #18
 80048d4:	f043 0210 	orr.w	r2, r3, #16
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e01b      	b.n	8004920 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff ff94 	bl	800481a <LL_ADC_IsCalibrationOnGoing>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e2      	bne.n	80048be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048fc:	f023 0303 	bic.w	r3, r3, #3
 8004900:	f043 0201 	orr.w	r2, r3, #1
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004908:	e005      	b.n	8004916 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800490e:	f043 0210 	orr.w	r2, r3, #16
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800491e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	0004de01 	.word	0x0004de01

0800492c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004990:	b590      	push	{r4, r7, lr}
 8004992:	b0a1      	sub	sp, #132	@ 0x84
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800499a:	2300      	movs	r3, #0
 800499c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80049aa:	2302      	movs	r3, #2
 80049ac:	e08b      	b.n	8004ac6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80049b6:	2300      	movs	r3, #0
 80049b8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80049ba:	2300      	movs	r3, #0
 80049bc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049c6:	d102      	bne.n	80049ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80049c8:	4b41      	ldr	r3, [pc, #260]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	e001      	b.n	80049d2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80049ce:	2300      	movs	r3, #0
 80049d0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10b      	bne.n	80049f0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049dc:	f043 0220 	orr.w	r2, r3, #32
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e06a      	b.n	8004ac6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff ff25 	bl	8004842 <LL_ADC_REG_IsConversionOngoing>
 80049f8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7ff ff1f 	bl	8004842 <LL_ADC_REG_IsConversionOngoing>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d14c      	bne.n	8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004a0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d149      	bne.n	8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004a10:	4b30      	ldr	r3, [pc, #192]	@ (8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004a12:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d028      	beq.n	8004a6e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	6859      	ldr	r1, [r3, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a2e:	035b      	lsls	r3, r3, #13
 8004a30:	430b      	orrs	r3, r1
 8004a32:	431a      	orrs	r2, r3
 8004a34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a36:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a38:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a3c:	f7ff fec1 	bl	80047c2 <LL_ADC_IsEnabled>
 8004a40:	4604      	mov	r4, r0
 8004a42:	4823      	ldr	r0, [pc, #140]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004a44:	f7ff febd 	bl	80047c2 <LL_ADC_IsEnabled>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	4323      	orrs	r3, r4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d133      	bne.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a58:	f023 030f 	bic.w	r3, r3, #15
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	6811      	ldr	r1, [r2, #0]
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	6892      	ldr	r2, [r2, #8]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	431a      	orrs	r2, r3
 8004a68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a6a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a6c:	e024      	b.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a78:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a7a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a7e:	f7ff fea0 	bl	80047c2 <LL_ADC_IsEnabled>
 8004a82:	4604      	mov	r4, r0
 8004a84:	4812      	ldr	r0, [pc, #72]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004a86:	f7ff fe9c 	bl	80047c2 <LL_ADC_IsEnabled>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	4323      	orrs	r3, r4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d112      	bne.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a9a:	f023 030f 	bic.w	r3, r3, #15
 8004a9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004aa0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004aa2:	e009      	b.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa8:	f043 0220 	orr.w	r2, r3, #32
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004ab6:	e000      	b.n	8004aba <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ab8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ac2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3784      	adds	r7, #132	@ 0x84
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd90      	pop	{r4, r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	50000100 	.word	0x50000100
 8004ad4:	50000300 	.word	0x50000300

08004ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b1c <__NVIC_SetPriorityGrouping+0x44>)
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004af4:	4013      	ands	r3, r2
 8004af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b0a:	4a04      	ldr	r2, [pc, #16]	@ (8004b1c <__NVIC_SetPriorityGrouping+0x44>)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	60d3      	str	r3, [r2, #12]
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	e000ed00 	.word	0xe000ed00

08004b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b24:	4b04      	ldr	r3, [pc, #16]	@ (8004b38 <__NVIC_GetPriorityGrouping+0x18>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	0a1b      	lsrs	r3, r3, #8
 8004b2a:	f003 0307 	and.w	r3, r3, #7
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	e000ed00 	.word	0xe000ed00

08004b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	db0b      	blt.n	8004b66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b4e:	79fb      	ldrb	r3, [r7, #7]
 8004b50:	f003 021f 	and.w	r2, r3, #31
 8004b54:	4907      	ldr	r1, [pc, #28]	@ (8004b74 <__NVIC_EnableIRQ+0x38>)
 8004b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b5a:	095b      	lsrs	r3, r3, #5
 8004b5c:	2001      	movs	r0, #1
 8004b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	e000e100 	.word	0xe000e100

08004b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	6039      	str	r1, [r7, #0]
 8004b82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	db0a      	blt.n	8004ba2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	b2da      	uxtb	r2, r3
 8004b90:	490c      	ldr	r1, [pc, #48]	@ (8004bc4 <__NVIC_SetPriority+0x4c>)
 8004b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b96:	0112      	lsls	r2, r2, #4
 8004b98:	b2d2      	uxtb	r2, r2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ba0:	e00a      	b.n	8004bb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	4908      	ldr	r1, [pc, #32]	@ (8004bc8 <__NVIC_SetPriority+0x50>)
 8004ba8:	79fb      	ldrb	r3, [r7, #7]
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	3b04      	subs	r3, #4
 8004bb0:	0112      	lsls	r2, r2, #4
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	761a      	strb	r2, [r3, #24]
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr
 8004bc4:	e000e100 	.word	0xe000e100
 8004bc8:	e000ed00 	.word	0xe000ed00

08004bcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b089      	sub	sp, #36	@ 0x24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f1c3 0307 	rsb	r3, r3, #7
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	bf28      	it	cs
 8004bea:	2304      	movcs	r3, #4
 8004bec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	2b06      	cmp	r3, #6
 8004bf4:	d902      	bls.n	8004bfc <NVIC_EncodePriority+0x30>
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	3b03      	subs	r3, #3
 8004bfa:	e000      	b.n	8004bfe <NVIC_EncodePriority+0x32>
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c00:	f04f 32ff 	mov.w	r2, #4294967295
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0a:	43da      	mvns	r2, r3
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	401a      	ands	r2, r3
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c14:	f04f 31ff 	mov.w	r1, #4294967295
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1e:	43d9      	mvns	r1, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c24:	4313      	orrs	r3, r2
         );
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3724      	adds	r7, #36	@ 0x24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
	...

08004c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c44:	d301      	bcc.n	8004c4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c46:	2301      	movs	r3, #1
 8004c48:	e00f      	b.n	8004c6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8004c74 <SysTick_Config+0x40>)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c52:	210f      	movs	r1, #15
 8004c54:	f04f 30ff 	mov.w	r0, #4294967295
 8004c58:	f7ff ff8e 	bl	8004b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c5c:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <SysTick_Config+0x40>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c62:	4b04      	ldr	r3, [pc, #16]	@ (8004c74 <SysTick_Config+0x40>)
 8004c64:	2207      	movs	r2, #7
 8004c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	e000e010 	.word	0xe000e010

08004c78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f7ff ff29 	bl	8004ad8 <__NVIC_SetPriorityGrouping>
}
 8004c86:	bf00      	nop
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b086      	sub	sp, #24
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	4603      	mov	r3, r0
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
 8004c9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c9c:	f7ff ff40 	bl	8004b20 <__NVIC_GetPriorityGrouping>
 8004ca0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	68b9      	ldr	r1, [r7, #8]
 8004ca6:	6978      	ldr	r0, [r7, #20]
 8004ca8:	f7ff ff90 	bl	8004bcc <NVIC_EncodePriority>
 8004cac:	4602      	mov	r2, r0
 8004cae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cb2:	4611      	mov	r1, r2
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7ff ff5f 	bl	8004b78 <__NVIC_SetPriority>
}
 8004cba:	bf00      	nop
 8004cbc:	3718      	adds	r7, #24
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b082      	sub	sp, #8
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	4603      	mov	r3, r0
 8004cca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff ff33 	bl	8004b3c <__NVIC_EnableIRQ>
}
 8004cd6:	bf00      	nop
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b082      	sub	sp, #8
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7ff ffa4 	bl	8004c34 <SysTick_Config>
 8004cec:	4603      	mov	r3, r0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3708      	adds	r7, #8
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
	...

08004cf8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e08d      	b.n	8004e26 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	4b47      	ldr	r3, [pc, #284]	@ (8004e30 <HAL_DMA_Init+0x138>)
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d80f      	bhi.n	8004d36 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	4b45      	ldr	r3, [pc, #276]	@ (8004e34 <HAL_DMA_Init+0x13c>)
 8004d1e:	4413      	add	r3, r2
 8004d20:	4a45      	ldr	r2, [pc, #276]	@ (8004e38 <HAL_DMA_Init+0x140>)
 8004d22:	fba2 2303 	umull	r2, r3, r2, r3
 8004d26:	091b      	lsrs	r3, r3, #4
 8004d28:	009a      	lsls	r2, r3, #2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a42      	ldr	r2, [pc, #264]	@ (8004e3c <HAL_DMA_Init+0x144>)
 8004d32:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d34:	e00e      	b.n	8004d54 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	4b40      	ldr	r3, [pc, #256]	@ (8004e40 <HAL_DMA_Init+0x148>)
 8004d3e:	4413      	add	r3, r2
 8004d40:	4a3d      	ldr	r2, [pc, #244]	@ (8004e38 <HAL_DMA_Init+0x140>)
 8004d42:	fba2 2303 	umull	r2, r3, r2, r3
 8004d46:	091b      	lsrs	r3, r3, #4
 8004d48:	009a      	lsls	r2, r3, #2
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a3c      	ldr	r2, [pc, #240]	@ (8004e44 <HAL_DMA_Init+0x14c>)
 8004d52:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f9b6 	bl	8005118 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004db4:	d102      	bne.n	8004dbc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dc4:	b2d2      	uxtb	r2, r2
 8004dc6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004dd0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d010      	beq.n	8004dfc <HAL_DMA_Init+0x104>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d80c      	bhi.n	8004dfc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f9d6 	bl	8005194 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004df8:	605a      	str	r2, [r3, #4]
 8004dfa:	e008      	b.n	8004e0e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40020407 	.word	0x40020407
 8004e34:	bffdfff8 	.word	0xbffdfff8
 8004e38:	cccccccd 	.word	0xcccccccd
 8004e3c:	40020000 	.word	0x40020000
 8004e40:	bffdfbf8 	.word	0xbffdfbf8
 8004e44:	40020400 	.word	0x40020400

08004e48 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e56:	2300      	movs	r3, #0
 8004e58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_DMA_Start_IT+0x20>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e066      	b.n	8004f36 <HAL_DMA_Start_IT+0xee>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d155      	bne.n	8004f28 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0201 	bic.w	r2, r2, #1
 8004e98:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	68b9      	ldr	r1, [r7, #8]
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f000 f8fb 	bl	800509c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d008      	beq.n	8004ec0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f042 020e 	orr.w	r2, r2, #14
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	e00f      	b.n	8004ee0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0204 	bic.w	r2, r2, #4
 8004ece:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 020a 	orr.w	r2, r2, #10
 8004ede:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d007      	beq.n	8004efe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004efc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d007      	beq.n	8004f16 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f14:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0201 	orr.w	r2, r2, #1
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	e005      	b.n	8004f34 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004f30:	2302      	movs	r3, #2
 8004f32:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3718      	adds	r7, #24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f3e:	b580      	push	{r7, lr}
 8004f40:	b084      	sub	sp, #16
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	f003 031f 	and.w	r3, r3, #31
 8004f5e:	2204      	movs	r2, #4
 8004f60:	409a      	lsls	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d026      	beq.n	8004fb8 <HAL_DMA_IRQHandler+0x7a>
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d021      	beq.n	8004fb8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d107      	bne.n	8004f92 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0204 	bic.w	r2, r2, #4
 8004f90:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f96:	f003 021f 	and.w	r2, r3, #31
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9e:	2104      	movs	r1, #4
 8004fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8004fa4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d071      	beq.n	8005092 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004fb6:	e06c      	b.n	8005092 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fbc:	f003 031f 	and.w	r3, r3, #31
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	409a      	lsls	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d02e      	beq.n	800502a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d029      	beq.n	800502a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0320 	and.w	r3, r3, #32
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10b      	bne.n	8004ffc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f022 020a 	bic.w	r2, r2, #10
 8004ff2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005000:	f003 021f 	and.w	r2, r3, #31
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005008:	2102      	movs	r1, #2
 800500a:	fa01 f202 	lsl.w	r2, r1, r2
 800500e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501c:	2b00      	cmp	r3, #0
 800501e:	d038      	beq.n	8005092 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005028:	e033      	b.n	8005092 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2208      	movs	r2, #8
 8005034:	409a      	lsls	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4013      	ands	r3, r2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d02a      	beq.n	8005094 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b00      	cmp	r3, #0
 8005046:	d025      	beq.n	8005094 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 020e 	bic.w	r2, r2, #14
 8005056:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505c:	f003 021f 	and.w	r2, r3, #31
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005064:	2101      	movs	r1, #1
 8005066:	fa01 f202 	lsl.w	r2, r1, r2
 800506a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005086:	2b00      	cmp	r3, #0
 8005088:	d004      	beq.n	8005094 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005092:	bf00      	nop
 8005094:	bf00      	nop
}
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
 80050a8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050b2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d004      	beq.n	80050c6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80050c4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ca:	f003 021f 	and.w	r2, r3, #31
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d2:	2101      	movs	r1, #1
 80050d4:	fa01 f202 	lsl.w	r2, r1, r2
 80050d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b10      	cmp	r3, #16
 80050e8:	d108      	bne.n	80050fc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80050fa:	e007      	b.n	800510c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	60da      	str	r2, [r3, #12]
}
 800510c:	bf00      	nop
 800510e:	3714      	adds	r7, #20
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005118:	b480      	push	{r7}
 800511a:	b087      	sub	sp, #28
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	461a      	mov	r2, r3
 8005126:	4b16      	ldr	r3, [pc, #88]	@ (8005180 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005128:	429a      	cmp	r2, r3
 800512a:	d802      	bhi.n	8005132 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800512c:	4b15      	ldr	r3, [pc, #84]	@ (8005184 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800512e:	617b      	str	r3, [r7, #20]
 8005130:	e001      	b.n	8005136 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005132:	4b15      	ldr	r3, [pc, #84]	@ (8005188 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005134:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	b2db      	uxtb	r3, r3
 8005140:	3b08      	subs	r3, #8
 8005142:	4a12      	ldr	r2, [pc, #72]	@ (800518c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005144:	fba2 2303 	umull	r2, r3, r2, r3
 8005148:	091b      	lsrs	r3, r3, #4
 800514a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005150:	089b      	lsrs	r3, r3, #2
 8005152:	009a      	lsls	r2, r3, #2
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	4413      	add	r3, r2
 8005158:	461a      	mov	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a0b      	ldr	r2, [pc, #44]	@ (8005190 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005162:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f003 031f 	and.w	r3, r3, #31
 800516a:	2201      	movs	r2, #1
 800516c:	409a      	lsls	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005172:	bf00      	nop
 8005174:	371c      	adds	r7, #28
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	40020407 	.word	0x40020407
 8005184:	40020800 	.word	0x40020800
 8005188:	40020820 	.word	0x40020820
 800518c:	cccccccd 	.word	0xcccccccd
 8005190:	40020880 	.word	0x40020880

08005194 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	4b0b      	ldr	r3, [pc, #44]	@ (80051d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80051a8:	4413      	add	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	461a      	mov	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a08      	ldr	r2, [pc, #32]	@ (80051d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80051b6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3b01      	subs	r3, #1
 80051bc:	f003 031f 	and.w	r3, r3, #31
 80051c0:	2201      	movs	r2, #1
 80051c2:	409a      	lsls	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80051c8:	bf00      	nop
 80051ca:	3714      	adds	r7, #20
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	1000823f 	.word	0x1000823f
 80051d8:	40020940 	.word	0x40020940

080051dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051dc:	b480      	push	{r7}
 80051de:	b087      	sub	sp, #28
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80051ea:	e15a      	b.n	80054a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	2101      	movs	r1, #1
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	fa01 f303 	lsl.w	r3, r1, r3
 80051f8:	4013      	ands	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 814c 	beq.w	800549c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f003 0303 	and.w	r3, r3, #3
 800520c:	2b01      	cmp	r3, #1
 800520e:	d005      	beq.n	800521c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005218:	2b02      	cmp	r3, #2
 800521a:	d130      	bne.n	800527e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	2203      	movs	r2, #3
 8005228:	fa02 f303 	lsl.w	r3, r2, r3
 800522c:	43db      	mvns	r3, r3
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	4013      	ands	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	68da      	ldr	r2, [r3, #12]
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	4313      	orrs	r3, r2
 8005244:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005252:	2201      	movs	r2, #1
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	fa02 f303 	lsl.w	r3, r2, r3
 800525a:	43db      	mvns	r3, r3
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	4013      	ands	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	091b      	lsrs	r3, r3, #4
 8005268:	f003 0201 	and.w	r2, r3, #1
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	fa02 f303 	lsl.w	r3, r2, r3
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	2b03      	cmp	r3, #3
 8005288:	d017      	beq.n	80052ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	2203      	movs	r2, #3
 8005296:	fa02 f303 	lsl.w	r3, r2, r3
 800529a:	43db      	mvns	r3, r3
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4013      	ands	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	689a      	ldr	r2, [r3, #8]
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	fa02 f303 	lsl.w	r3, r2, r3
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f003 0303 	and.w	r3, r3, #3
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d123      	bne.n	800530e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	08da      	lsrs	r2, r3, #3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	3208      	adds	r2, #8
 80052ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f003 0307 	and.w	r3, r3, #7
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	220f      	movs	r2, #15
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43db      	mvns	r3, r3
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	4013      	ands	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	691a      	ldr	r2, [r3, #16]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f003 0307 	and.w	r3, r3, #7
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	fa02 f303 	lsl.w	r3, r2, r3
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	08da      	lsrs	r2, r3, #3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3208      	adds	r2, #8
 8005308:	6939      	ldr	r1, [r7, #16]
 800530a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	2203      	movs	r2, #3
 800531a:	fa02 f303 	lsl.w	r3, r2, r3
 800531e:	43db      	mvns	r3, r3
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	4013      	ands	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f003 0203 	and.w	r2, r3, #3
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	4313      	orrs	r3, r2
 800533a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 80a6 	beq.w	800549c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005350:	4b5b      	ldr	r3, [pc, #364]	@ (80054c0 <HAL_GPIO_Init+0x2e4>)
 8005352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005354:	4a5a      	ldr	r2, [pc, #360]	@ (80054c0 <HAL_GPIO_Init+0x2e4>)
 8005356:	f043 0301 	orr.w	r3, r3, #1
 800535a:	6613      	str	r3, [r2, #96]	@ 0x60
 800535c:	4b58      	ldr	r3, [pc, #352]	@ (80054c0 <HAL_GPIO_Init+0x2e4>)
 800535e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	60bb      	str	r3, [r7, #8]
 8005366:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005368:	4a56      	ldr	r2, [pc, #344]	@ (80054c4 <HAL_GPIO_Init+0x2e8>)
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	089b      	lsrs	r3, r3, #2
 800536e:	3302      	adds	r3, #2
 8005370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005374:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f003 0303 	and.w	r3, r3, #3
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	220f      	movs	r2, #15
 8005380:	fa02 f303 	lsl.w	r3, r2, r3
 8005384:	43db      	mvns	r3, r3
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	4013      	ands	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005392:	d01f      	beq.n	80053d4 <HAL_GPIO_Init+0x1f8>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a4c      	ldr	r2, [pc, #304]	@ (80054c8 <HAL_GPIO_Init+0x2ec>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d019      	beq.n	80053d0 <HAL_GPIO_Init+0x1f4>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a4b      	ldr	r2, [pc, #300]	@ (80054cc <HAL_GPIO_Init+0x2f0>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d013      	beq.n	80053cc <HAL_GPIO_Init+0x1f0>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a4a      	ldr	r2, [pc, #296]	@ (80054d0 <HAL_GPIO_Init+0x2f4>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d00d      	beq.n	80053c8 <HAL_GPIO_Init+0x1ec>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a49      	ldr	r2, [pc, #292]	@ (80054d4 <HAL_GPIO_Init+0x2f8>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d007      	beq.n	80053c4 <HAL_GPIO_Init+0x1e8>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a48      	ldr	r2, [pc, #288]	@ (80054d8 <HAL_GPIO_Init+0x2fc>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d101      	bne.n	80053c0 <HAL_GPIO_Init+0x1e4>
 80053bc:	2305      	movs	r3, #5
 80053be:	e00a      	b.n	80053d6 <HAL_GPIO_Init+0x1fa>
 80053c0:	2306      	movs	r3, #6
 80053c2:	e008      	b.n	80053d6 <HAL_GPIO_Init+0x1fa>
 80053c4:	2304      	movs	r3, #4
 80053c6:	e006      	b.n	80053d6 <HAL_GPIO_Init+0x1fa>
 80053c8:	2303      	movs	r3, #3
 80053ca:	e004      	b.n	80053d6 <HAL_GPIO_Init+0x1fa>
 80053cc:	2302      	movs	r3, #2
 80053ce:	e002      	b.n	80053d6 <HAL_GPIO_Init+0x1fa>
 80053d0:	2301      	movs	r3, #1
 80053d2:	e000      	b.n	80053d6 <HAL_GPIO_Init+0x1fa>
 80053d4:	2300      	movs	r3, #0
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	f002 0203 	and.w	r2, r2, #3
 80053dc:	0092      	lsls	r2, r2, #2
 80053de:	4093      	lsls	r3, r2
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053e6:	4937      	ldr	r1, [pc, #220]	@ (80054c4 <HAL_GPIO_Init+0x2e8>)
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	089b      	lsrs	r3, r3, #2
 80053ec:	3302      	adds	r3, #2
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053f4:	4b39      	ldr	r3, [pc, #228]	@ (80054dc <HAL_GPIO_Init+0x300>)
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	43db      	mvns	r3, r3
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	4013      	ands	r3, r2
 8005402:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	4313      	orrs	r3, r2
 8005416:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005418:	4a30      	ldr	r2, [pc, #192]	@ (80054dc <HAL_GPIO_Init+0x300>)
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800541e:	4b2f      	ldr	r3, [pc, #188]	@ (80054dc <HAL_GPIO_Init+0x300>)
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	43db      	mvns	r3, r3
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	4013      	ands	r3, r2
 800542c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	4313      	orrs	r3, r2
 8005440:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005442:	4a26      	ldr	r2, [pc, #152]	@ (80054dc <HAL_GPIO_Init+0x300>)
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005448:	4b24      	ldr	r3, [pc, #144]	@ (80054dc <HAL_GPIO_Init+0x300>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	43db      	mvns	r3, r3
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	4013      	ands	r3, r2
 8005456:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005464:	693a      	ldr	r2, [r7, #16]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	4313      	orrs	r3, r2
 800546a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800546c:	4a1b      	ldr	r2, [pc, #108]	@ (80054dc <HAL_GPIO_Init+0x300>)
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005472:	4b1a      	ldr	r3, [pc, #104]	@ (80054dc <HAL_GPIO_Init+0x300>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	43db      	mvns	r3, r3
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4013      	ands	r3, r2
 8005480:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005496:	4a11      	ldr	r2, [pc, #68]	@ (80054dc <HAL_GPIO_Init+0x300>)
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	3301      	adds	r3, #1
 80054a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	fa22 f303 	lsr.w	r3, r2, r3
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f47f ae9d 	bne.w	80051ec <HAL_GPIO_Init+0x10>
  }
}
 80054b2:	bf00      	nop
 80054b4:	bf00      	nop
 80054b6:	371c      	adds	r7, #28
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	40021000 	.word	0x40021000
 80054c4:	40010000 	.word	0x40010000
 80054c8:	48000400 	.word	0x48000400
 80054cc:	48000800 	.word	0x48000800
 80054d0:	48000c00 	.word	0x48000c00
 80054d4:	48001000 	.word	0x48001000
 80054d8:	48001400 	.word	0x48001400
 80054dc:	40010400 	.word	0x40010400

080054e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	460b      	mov	r3, r1
 80054ea:	807b      	strh	r3, [r7, #2]
 80054ec:	4613      	mov	r3, r2
 80054ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054f0:	787b      	ldrb	r3, [r7, #1]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80054f6:	887a      	ldrh	r2, [r7, #2]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80054fc:	e002      	b.n	8005504 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80054fe:	887a      	ldrh	r2, [r7, #2]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	4603      	mov	r3, r0
 8005518:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800551a:	4b08      	ldr	r3, [pc, #32]	@ (800553c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800551c:	695a      	ldr	r2, [r3, #20]
 800551e:	88fb      	ldrh	r3, [r7, #6]
 8005520:	4013      	ands	r3, r2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d006      	beq.n	8005534 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005526:	4a05      	ldr	r2, [pc, #20]	@ (800553c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005528:	88fb      	ldrh	r3, [r7, #6]
 800552a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800552c:	88fb      	ldrh	r3, [r7, #6]
 800552e:	4618      	mov	r0, r3
 8005530:	f000 f806 	bl	8005540 <HAL_GPIO_EXTI_Callback>
  }
}
 8005534:	bf00      	nop
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	40010400 	.word	0x40010400

08005540 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	4603      	mov	r3, r0
 8005548:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800554a:	bf00      	nop
 800554c:	370c      	adds	r7, #12
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
	...

08005558 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e087      	b.n	800567a <HAL_LPTIM_Init+0x122>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	d106      	bne.n	800558a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f7fd f9bf 	bl	8002908 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2202      	movs	r2, #2
 800558e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d004      	beq.n	80055ac <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055aa:	d103      	bne.n	80055b4 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f023 031e 	bic.w	r3, r3, #30
 80055b2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80055bc:	4293      	cmp	r3, r2
 80055be:	d003      	beq.n	80055c8 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	4b30      	ldr	r3, [pc, #192]	@ (8005684 <HAL_LPTIM_Init+0x12c>)
 80055c4:	4013      	ands	r3, r2
 80055c6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	4b2f      	ldr	r3, [pc, #188]	@ (8005688 <HAL_LPTIM_Init+0x130>)
 80055cc:	4013      	ands	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80055d8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80055de:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 80055e4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80055ea:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d107      	bne.n	800560a <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005602:	4313      	orrs	r3, r2
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	4313      	orrs	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d004      	beq.n	800561c <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005616:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800561a:	d107      	bne.n	800562c <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8005624:	4313      	orrs	r3, r2
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	4313      	orrs	r3, r2
 800562a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	695b      	ldr	r3, [r3, #20]
 8005630:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005634:	4293      	cmp	r3, r2
 8005636:	d00a      	beq.n	800564e <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005640:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8005646:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a0c      	ldr	r2, [pc, #48]	@ (800568c <HAL_LPTIM_Init+0x134>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d107      	bne.n	8005670 <HAL_LPTIM_Init+0x118>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	dfff1f3f 	.word	0xdfff1f3f
 8005688:	ff19f1fe 	.word	0xff19f1fe
 800568c:	40007c00 	.word	0x40007c00

08005690 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2202      	movs	r2, #2
 800569e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 80056a2:	4b32      	ldr	r3, [pc, #200]	@ (800576c <HAL_LPTIM_Counter_Start_IT+0xdc>)
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	4a31      	ldr	r2, [pc, #196]	@ (800576c <HAL_LPTIM_Counter_Start_IT+0xdc>)
 80056a8:	f043 0320 	orr.w	r3, r3, #32
 80056ac:	6213      	str	r3, [r2, #32]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d00c      	beq.n	80056d0 <HAL_LPTIM_Counter_Start_IT+0x40>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80056be:	d107      	bne.n	80056d0 <HAL_LPTIM_Counter_Start_IT+0x40>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 80056ce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2210      	movs	r2, #16
 80056e6:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80056f0:	2110      	movs	r1, #16
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 f922 	bl	800593c <LPTIM_WaitForFlag>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b03      	cmp	r3, #3
 80056fc:	d101      	bne.n	8005702 <HAL_LPTIM_Counter_Start_IT+0x72>
  {
    return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e02f      	b.n	8005762 <HAL_LPTIM_Counter_Start_IT+0xd2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f94a 	bl	800599c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f908 	bl	800591e <HAL_LPTIM_GetState>
 800570e:	4603      	mov	r3, r0
 8005710:	2b03      	cmp	r3, #3
 8005712:	d101      	bne.n	8005718 <HAL_LPTIM_Counter_Start_IT+0x88>
  {
    return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e024      	b.n	8005762 <HAL_LPTIM_Counter_Start_IT+0xd2>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689a      	ldr	r2, [r3, #8]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0210 	orr.w	r2, r2, #16
 8005726:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689a      	ldr	r2, [r3, #8]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f042 0202 	orr.w	r2, r2, #2
 8005736:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691a      	ldr	r2, [r3, #16]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 0201 	orr.w	r2, r2, #1
 8005746:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691a      	ldr	r2, [r3, #16]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f042 0204 	orr.w	r2, r2, #4
 8005756:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40010400 	.word	0x40010400

08005770 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b01      	cmp	r3, #1
 8005784:	d10d      	bne.n	80057a2 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	2b01      	cmp	r3, #1
 8005792:	d106      	bne.n	80057a2 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2201      	movs	r2, #1
 800579a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 f882 	bl	80058a6 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d10d      	bne.n	80057cc <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d106      	bne.n	80057cc <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2202      	movs	r2, #2
 80057c4:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7fc fc60 	bl	800208c <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d10d      	bne.n	80057f6 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d106      	bne.n	80057f6 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2204      	movs	r2, #4
 80057ee:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f862 	bl	80058ba <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0308 	and.w	r3, r3, #8
 8005800:	2b08      	cmp	r3, #8
 8005802:	d10d      	bne.n	8005820 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b08      	cmp	r3, #8
 8005810:	d106      	bne.n	8005820 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2208      	movs	r2, #8
 8005818:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f857 	bl	80058ce <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0310 	and.w	r3, r3, #16
 800582a:	2b10      	cmp	r3, #16
 800582c:	d10d      	bne.n	800584a <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	2b10      	cmp	r3, #16
 800583a:	d106      	bne.n	800584a <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2210      	movs	r2, #16
 8005842:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 f84c 	bl	80058e2 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0320 	and.w	r3, r3, #32
 8005854:	2b20      	cmp	r3, #32
 8005856:	d10d      	bne.n	8005874 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 0320 	and.w	r3, r3, #32
 8005862:	2b20      	cmp	r3, #32
 8005864:	d106      	bne.n	8005874 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2220      	movs	r2, #32
 800586c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f841 	bl	80058f6 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587e:	2b40      	cmp	r3, #64	@ 0x40
 8005880:	d10d      	bne.n	800589e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588c:	2b40      	cmp	r3, #64	@ 0x40
 800588e:	d106      	bne.n	800589e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2240      	movs	r2, #64	@ 0x40
 8005896:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f836 	bl	800590a <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 800589e:	bf00      	nop
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b083      	sub	sp, #12
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80058d6:	bf00      	nop
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr

080058e2 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b083      	sub	sp, #12
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8005912:	bf00      	nop
 8005914:	370c      	adds	r7, #12
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr

0800591e <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 800591e:	b480      	push	{r7}
 8005920:	b083      	sub	sp, #12
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800592c:	b2db      	uxtb	r3, r3
}
 800592e:	4618      	mov	r0, r3
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
	...

0800593c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800594a:	4b12      	ldr	r3, [pc, #72]	@ (8005994 <LPTIM_WaitForFlag+0x58>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a12      	ldr	r2, [pc, #72]	@ (8005998 <LPTIM_WaitForFlag+0x5c>)
 8005950:	fba2 2303 	umull	r2, r3, r2, r3
 8005954:	0b9b      	lsrs	r3, r3, #14
 8005956:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800595a:	fb02 f303 	mul.w	r3, r2, r3
 800595e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	3b01      	subs	r3, #1
 8005964:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	4013      	ands	r3, r2
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	429a      	cmp	r2, r3
 800597e:	d002      	beq.n	8005986 <LPTIM_WaitForFlag+0x4a>
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1ec      	bne.n	8005960 <LPTIM_WaitForFlag+0x24>

  return result;
 8005986:	7bfb      	ldrb	r3, [r7, #15]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3714      	adds	r7, #20
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr
 8005994:	20000004 	.word	0x20000004
 8005998:	d1b71759 	.word	0xd1b71759

0800599c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b08c      	sub	sp, #48	@ 0x30
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80059a4:	2300      	movs	r3, #0
 80059a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059a8:	f3ef 8310 	mrs	r3, PRIMASK
 80059ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80059ae:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpOR;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80059b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059b2:	2301      	movs	r3, #1
 80059b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f383 8810 	msr	PRIMASK, r3
}
 80059bc:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005b30 <LPTIM_Disable+0x194>)
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d106      	bne.n	80059d8 <LPTIM_Disable+0x3c>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80059ca:	4b5a      	ldr	r3, [pc, #360]	@ (8005b34 <LPTIM_Disable+0x198>)
 80059cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80059d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80059d6:	e000      	b.n	80059da <LPTIM_Disable+0x3e>
    default:
      break;
 80059d8:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	695b      	ldr	r3, [r3, #20]
 80059f0:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	461a      	mov	r2, r3
 8005a08:	4b49      	ldr	r3, [pc, #292]	@ (8005b30 <LPTIM_Disable+0x194>)
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d10c      	bne.n	8005a28 <LPTIM_Disable+0x8c>
  {
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8005a0e:	4b49      	ldr	r3, [pc, #292]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a12:	4a48      	ldr	r2, [pc, #288]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005a14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005a18:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8005a1a:	4b46      	ldr	r3, [pc, #280]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1e:	4a45      	ldr	r2, [pc, #276]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005a20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a24:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8005a26:	e000      	b.n	8005a2a <LPTIM_Disable+0x8e>
    default:
      break;
 8005a28:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d102      	bne.n	8005a36 <LPTIM_Disable+0x9a>
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d05d      	beq.n	8005af2 <LPTIM_Disable+0x156>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b30 <LPTIM_Disable+0x194>)
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d108      	bne.n	8005a54 <LPTIM_Disable+0xb8>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8005a42:	4b3c      	ldr	r3, [pc, #240]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a48:	4a3a      	ldr	r2, [pc, #232]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005a4a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8005a4e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8005a52:	e000      	b.n	8005a56 <LPTIM_Disable+0xba>
      default:
        break;
 8005a54:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01a      	beq.n	8005a92 <LPTIM_Disable+0xf6>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691a      	ldr	r2, [r3, #16]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0201 	orr.w	r2, r2, #1
 8005a6a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69fa      	ldr	r2, [r7, #28]
 8005a72:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005a74:	2108      	movs	r1, #8
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7ff ff60 	bl	800593c <LPTIM_WaitForFlag>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	d103      	bne.n	8005a8a <LPTIM_Disable+0xee>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2203      	movs	r2, #3
 8005a86:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2208      	movs	r2, #8
 8005a90:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01a      	beq.n	8005ace <LPTIM_Disable+0x132>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	691a      	ldr	r2, [r3, #16]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0201 	orr.w	r2, r2, #1
 8005aa6:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005ab0:	2110      	movs	r1, #16
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7ff ff42 	bl	800593c <LPTIM_WaitForFlag>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b03      	cmp	r3, #3
 8005abc:	d103      	bne.n	8005ac6 <LPTIM_Disable+0x12a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2203      	movs	r2, #3
 8005ac2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2210      	movs	r2, #16
 8005acc:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4b16      	ldr	r3, [pc, #88]	@ (8005b30 <LPTIM_Disable+0x194>)
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d10a      	bne.n	8005af0 <LPTIM_Disable+0x154>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8005ada:	4b16      	ldr	r3, [pc, #88]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ae4:	4913      	ldr	r1, [pc, #76]	@ (8005b34 <LPTIM_Disable+0x198>)
 8005ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8005aee:	e000      	b.n	8005af2 <LPTIM_Disable+0x156>
      default:
        break;
 8005af0:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	691a      	ldr	r2, [r3, #16]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0201 	bic.w	r2, r2, #1
 8005b00:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b08:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6a3a      	ldr	r2, [r7, #32]
 8005b10:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	621a      	str	r2, [r3, #32]
 8005b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f383 8810 	msr	PRIMASK, r3
}
 8005b24:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8005b26:	bf00      	nop
 8005b28:	3730      	adds	r7, #48	@ 0x30
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	40007c00 	.word	0x40007c00
 8005b34:	40021000 	.word	0x40021000

08005b38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d141      	bne.n	8005bca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b46:	4b4b      	ldr	r3, [pc, #300]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b52:	d131      	bne.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b54:	4b47      	ldr	r3, [pc, #284]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b5a:	4a46      	ldr	r2, [pc, #280]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b64:	4b43      	ldr	r3, [pc, #268]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b6c:	4a41      	ldr	r2, [pc, #260]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b72:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b74:	4b40      	ldr	r3, [pc, #256]	@ (8005c78 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2232      	movs	r2, #50	@ 0x32
 8005b7a:	fb02 f303 	mul.w	r3, r2, r3
 8005b7e:	4a3f      	ldr	r2, [pc, #252]	@ (8005c7c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b80:	fba2 2303 	umull	r2, r3, r2, r3
 8005b84:	0c9b      	lsrs	r3, r3, #18
 8005b86:	3301      	adds	r3, #1
 8005b88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b8a:	e002      	b.n	8005b92 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b92:	4b38      	ldr	r3, [pc, #224]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b9e:	d102      	bne.n	8005ba6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1f2      	bne.n	8005b8c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ba6:	4b33      	ldr	r3, [pc, #204]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bb2:	d158      	bne.n	8005c66 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e057      	b.n	8005c68 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bbe:	4a2d      	ldr	r2, [pc, #180]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005bc8:	e04d      	b.n	8005c66 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bd0:	d141      	bne.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005bd2:	4b28      	ldr	r3, [pc, #160]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bde:	d131      	bne.n	8005c44 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005be0:	4b24      	ldr	r3, [pc, #144]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005be6:	4a23      	ldr	r2, [pc, #140]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005bf0:	4b20      	ldr	r3, [pc, #128]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005bfe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005c00:	4b1d      	ldr	r3, [pc, #116]	@ (8005c78 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2232      	movs	r2, #50	@ 0x32
 8005c06:	fb02 f303 	mul.w	r3, r2, r3
 8005c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8005c7c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c10:	0c9b      	lsrs	r3, r3, #18
 8005c12:	3301      	adds	r3, #1
 8005c14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c16:	e002      	b.n	8005c1e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c1e:	4b15      	ldr	r3, [pc, #84]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c2a:	d102      	bne.n	8005c32 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f2      	bne.n	8005c18 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c32:	4b10      	ldr	r3, [pc, #64]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c3e:	d112      	bne.n	8005c66 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e011      	b.n	8005c68 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c44:	4b0b      	ldr	r3, [pc, #44]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005c54:	e007      	b.n	8005c66 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005c56:	4b07      	ldr	r3, [pc, #28]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005c5e:	4a05      	ldr	r2, [pc, #20]	@ (8005c74 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c60:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005c64:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	40007000 	.word	0x40007000
 8005c78:	20000004 	.word	0x20000004
 8005c7c:	431bde83 	.word	0x431bde83

08005c80 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005c80:	b480      	push	{r7}
 8005c82:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005c84:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	4a04      	ldr	r2, [pc, #16]	@ (8005c9c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005c8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c8e:	6093      	str	r3, [r2, #8]
}
 8005c90:	bf00      	nop
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40007000 	.word	0x40007000

08005ca0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b088      	sub	sp, #32
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e2fe      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d075      	beq.n	8005daa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cbe:	4b97      	ldr	r3, [pc, #604]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f003 030c 	and.w	r3, r3, #12
 8005cc6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cc8:	4b94      	ldr	r3, [pc, #592]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f003 0303 	and.w	r3, r3, #3
 8005cd0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	2b0c      	cmp	r3, #12
 8005cd6:	d102      	bne.n	8005cde <HAL_RCC_OscConfig+0x3e>
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	2b03      	cmp	r3, #3
 8005cdc:	d002      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x44>
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	2b08      	cmp	r3, #8
 8005ce2:	d10b      	bne.n	8005cfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ce4:	4b8d      	ldr	r3, [pc, #564]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d05b      	beq.n	8005da8 <HAL_RCC_OscConfig+0x108>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d157      	bne.n	8005da8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e2d9      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d04:	d106      	bne.n	8005d14 <HAL_RCC_OscConfig+0x74>
 8005d06:	4b85      	ldr	r3, [pc, #532]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a84      	ldr	r2, [pc, #528]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	e01d      	b.n	8005d50 <HAL_RCC_OscConfig+0xb0>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d1c:	d10c      	bne.n	8005d38 <HAL_RCC_OscConfig+0x98>
 8005d1e:	4b7f      	ldr	r3, [pc, #508]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a7e      	ldr	r2, [pc, #504]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	4b7c      	ldr	r3, [pc, #496]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a7b      	ldr	r2, [pc, #492]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d34:	6013      	str	r3, [r2, #0]
 8005d36:	e00b      	b.n	8005d50 <HAL_RCC_OscConfig+0xb0>
 8005d38:	4b78      	ldr	r3, [pc, #480]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a77      	ldr	r2, [pc, #476]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	4b75      	ldr	r3, [pc, #468]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a74      	ldr	r2, [pc, #464]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d013      	beq.n	8005d80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d58:	f7fd f8bc 	bl	8002ed4 <HAL_GetTick>
 8005d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d5e:	e008      	b.n	8005d72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d60:	f7fd f8b8 	bl	8002ed4 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	2b64      	cmp	r3, #100	@ 0x64
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e29e      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d72:	4b6a      	ldr	r3, [pc, #424]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0f0      	beq.n	8005d60 <HAL_RCC_OscConfig+0xc0>
 8005d7e:	e014      	b.n	8005daa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d80:	f7fd f8a8 	bl	8002ed4 <HAL_GetTick>
 8005d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d86:	e008      	b.n	8005d9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d88:	f7fd f8a4 	bl	8002ed4 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b64      	cmp	r3, #100	@ 0x64
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e28a      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d9a:	4b60      	ldr	r3, [pc, #384]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1f0      	bne.n	8005d88 <HAL_RCC_OscConfig+0xe8>
 8005da6:	e000      	b.n	8005daa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0302 	and.w	r3, r3, #2
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d075      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005db6:	4b59      	ldr	r3, [pc, #356]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f003 030c 	and.w	r3, r3, #12
 8005dbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005dc0:	4b56      	ldr	r3, [pc, #344]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f003 0303 	and.w	r3, r3, #3
 8005dc8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	2b0c      	cmp	r3, #12
 8005dce:	d102      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x136>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d002      	beq.n	8005ddc <HAL_RCC_OscConfig+0x13c>
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	2b04      	cmp	r3, #4
 8005dda:	d11f      	bne.n	8005e1c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ddc:	4b4f      	ldr	r3, [pc, #316]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d005      	beq.n	8005df4 <HAL_RCC_OscConfig+0x154>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e25d      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005df4:	4b49      	ldr	r3, [pc, #292]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	061b      	lsls	r3, r3, #24
 8005e02:	4946      	ldr	r1, [pc, #280]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005e08:	4b45      	ldr	r3, [pc, #276]	@ (8005f20 <HAL_RCC_OscConfig+0x280>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7fd f815 	bl	8002e3c <HAL_InitTick>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d043      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e249      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d023      	beq.n	8005e6c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e24:	4b3d      	ldr	r3, [pc, #244]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a3c      	ldr	r2, [pc, #240]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e30:	f7fd f850 	bl	8002ed4 <HAL_GetTick>
 8005e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e36:	e008      	b.n	8005e4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e38:	f7fd f84c 	bl	8002ed4 <HAL_GetTick>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d901      	bls.n	8005e4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e232      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e4a:	4b34      	ldr	r3, [pc, #208]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d0f0      	beq.n	8005e38 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e56:	4b31      	ldr	r3, [pc, #196]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	061b      	lsls	r3, r3, #24
 8005e64:	492d      	ldr	r1, [pc, #180]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	604b      	str	r3, [r1, #4]
 8005e6a:	e01a      	b.n	8005ea2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a2a      	ldr	r2, [pc, #168]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e78:	f7fd f82c 	bl	8002ed4 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e80:	f7fd f828 	bl	8002ed4 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e20e      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e92:	4b22      	ldr	r3, [pc, #136]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f0      	bne.n	8005e80 <HAL_RCC_OscConfig+0x1e0>
 8005e9e:	e000      	b.n	8005ea2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ea0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0308 	and.w	r3, r3, #8
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d041      	beq.n	8005f32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d01c      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb6:	4b19      	ldr	r3, [pc, #100]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ebc:	4a17      	ldr	r2, [pc, #92]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005ebe:	f043 0301 	orr.w	r3, r3, #1
 8005ec2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec6:	f7fd f805 	bl	8002ed4 <HAL_GetTick>
 8005eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ecc:	e008      	b.n	8005ee0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ece:	f7fd f801 	bl	8002ed4 <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d901      	bls.n	8005ee0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e1e7      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0ef      	beq.n	8005ece <HAL_RCC_OscConfig+0x22e>
 8005eee:	e020      	b.n	8005f32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ef6:	4a09      	ldr	r2, [pc, #36]	@ (8005f1c <HAL_RCC_OscConfig+0x27c>)
 8005ef8:	f023 0301 	bic.w	r3, r3, #1
 8005efc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f00:	f7fc ffe8 	bl	8002ed4 <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f06:	e00d      	b.n	8005f24 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f08:	f7fc ffe4 	bl	8002ed4 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d906      	bls.n	8005f24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e1ca      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
 8005f1a:	bf00      	nop
 8005f1c:	40021000 	.word	0x40021000
 8005f20:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f24:	4b8c      	ldr	r3, [pc, #560]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f2a:	f003 0302 	and.w	r3, r3, #2
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1ea      	bne.n	8005f08 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 80a6 	beq.w	800608c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f40:	2300      	movs	r3, #0
 8005f42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f44:	4b84      	ldr	r3, [pc, #528]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <HAL_RCC_OscConfig+0x2b4>
 8005f50:	2301      	movs	r3, #1
 8005f52:	e000      	b.n	8005f56 <HAL_RCC_OscConfig+0x2b6>
 8005f54:	2300      	movs	r3, #0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00d      	beq.n	8005f76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f5a:	4b7f      	ldr	r3, [pc, #508]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f5e:	4a7e      	ldr	r2, [pc, #504]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f66:	4b7c      	ldr	r3, [pc, #496]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f6e:	60fb      	str	r3, [r7, #12]
 8005f70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005f72:	2301      	movs	r3, #1
 8005f74:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f76:	4b79      	ldr	r3, [pc, #484]	@ (800615c <HAL_RCC_OscConfig+0x4bc>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d118      	bne.n	8005fb4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f82:	4b76      	ldr	r3, [pc, #472]	@ (800615c <HAL_RCC_OscConfig+0x4bc>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a75      	ldr	r2, [pc, #468]	@ (800615c <HAL_RCC_OscConfig+0x4bc>)
 8005f88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f8e:	f7fc ffa1 	bl	8002ed4 <HAL_GetTick>
 8005f92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f94:	e008      	b.n	8005fa8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f96:	f7fc ff9d 	bl	8002ed4 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e183      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fa8:	4b6c      	ldr	r3, [pc, #432]	@ (800615c <HAL_RCC_OscConfig+0x4bc>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d0f0      	beq.n	8005f96 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d108      	bne.n	8005fce <HAL_RCC_OscConfig+0x32e>
 8005fbc:	4b66      	ldr	r3, [pc, #408]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fc2:	4a65      	ldr	r2, [pc, #404]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005fc4:	f043 0301 	orr.w	r3, r3, #1
 8005fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fcc:	e024      	b.n	8006018 <HAL_RCC_OscConfig+0x378>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	2b05      	cmp	r3, #5
 8005fd4:	d110      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x358>
 8005fd6:	4b60      	ldr	r3, [pc, #384]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fdc:	4a5e      	ldr	r2, [pc, #376]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005fde:	f043 0304 	orr.w	r3, r3, #4
 8005fe2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fe6:	4b5c      	ldr	r3, [pc, #368]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fec:	4a5a      	ldr	r2, [pc, #360]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005fee:	f043 0301 	orr.w	r3, r3, #1
 8005ff2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ff6:	e00f      	b.n	8006018 <HAL_RCC_OscConfig+0x378>
 8005ff8:	4b57      	ldr	r3, [pc, #348]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8005ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ffe:	4a56      	ldr	r2, [pc, #344]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006000:	f023 0301 	bic.w	r3, r3, #1
 8006004:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006008:	4b53      	ldr	r3, [pc, #332]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 800600a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800600e:	4a52      	ldr	r2, [pc, #328]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006010:	f023 0304 	bic.w	r3, r3, #4
 8006014:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d016      	beq.n	800604e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006020:	f7fc ff58 	bl	8002ed4 <HAL_GetTick>
 8006024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006026:	e00a      	b.n	800603e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006028:	f7fc ff54 	bl	8002ed4 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006036:	4293      	cmp	r3, r2
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e138      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800603e:	4b46      	ldr	r3, [pc, #280]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006044:	f003 0302 	and.w	r3, r3, #2
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0ed      	beq.n	8006028 <HAL_RCC_OscConfig+0x388>
 800604c:	e015      	b.n	800607a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800604e:	f7fc ff41 	bl	8002ed4 <HAL_GetTick>
 8006052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006054:	e00a      	b.n	800606c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006056:	f7fc ff3d 	bl	8002ed4 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006064:	4293      	cmp	r3, r2
 8006066:	d901      	bls.n	800606c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e121      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800606c:	4b3a      	ldr	r3, [pc, #232]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 800606e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1ed      	bne.n	8006056 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800607a:	7ffb      	ldrb	r3, [r7, #31]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d105      	bne.n	800608c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006080:	4b35      	ldr	r3, [pc, #212]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006084:	4a34      	ldr	r2, [pc, #208]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006086:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800608a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0320 	and.w	r3, r3, #32
 8006094:	2b00      	cmp	r3, #0
 8006096:	d03c      	beq.n	8006112 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d01c      	beq.n	80060da <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80060a0:	4b2d      	ldr	r3, [pc, #180]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 80060a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060a6:	4a2c      	ldr	r2, [pc, #176]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 80060a8:	f043 0301 	orr.w	r3, r3, #1
 80060ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060b0:	f7fc ff10 	bl	8002ed4 <HAL_GetTick>
 80060b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060b6:	e008      	b.n	80060ca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060b8:	f7fc ff0c 	bl	8002ed4 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e0f2      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060ca:	4b23      	ldr	r3, [pc, #140]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 80060cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060d0:	f003 0302 	and.w	r3, r3, #2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0ef      	beq.n	80060b8 <HAL_RCC_OscConfig+0x418>
 80060d8:	e01b      	b.n	8006112 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80060da:	4b1f      	ldr	r3, [pc, #124]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 80060dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 80060e2:	f023 0301 	bic.w	r3, r3, #1
 80060e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ea:	f7fc fef3 	bl	8002ed4 <HAL_GetTick>
 80060ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060f2:	f7fc feef 	bl	8002ed4 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e0d5      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006104:	4b14      	ldr	r3, [pc, #80]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006106:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1ef      	bne.n	80060f2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	2b00      	cmp	r3, #0
 8006118:	f000 80c9 	beq.w	80062ae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800611c:	4b0e      	ldr	r3, [pc, #56]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f003 030c 	and.w	r3, r3, #12
 8006124:	2b0c      	cmp	r3, #12
 8006126:	f000 8083 	beq.w	8006230 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	2b02      	cmp	r3, #2
 8006130:	d15e      	bne.n	80061f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006132:	4b09      	ldr	r3, [pc, #36]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a08      	ldr	r2, [pc, #32]	@ (8006158 <HAL_RCC_OscConfig+0x4b8>)
 8006138:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800613c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800613e:	f7fc fec9 	bl	8002ed4 <HAL_GetTick>
 8006142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006144:	e00c      	b.n	8006160 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006146:	f7fc fec5 	bl	8002ed4 <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d905      	bls.n	8006160 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e0ab      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
 8006158:	40021000 	.word	0x40021000
 800615c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006160:	4b55      	ldr	r3, [pc, #340]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1ec      	bne.n	8006146 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800616c:	4b52      	ldr	r3, [pc, #328]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	4b52      	ldr	r3, [pc, #328]	@ (80062bc <HAL_RCC_OscConfig+0x61c>)
 8006172:	4013      	ands	r3, r2
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6a11      	ldr	r1, [r2, #32]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800617c:	3a01      	subs	r2, #1
 800617e:	0112      	lsls	r2, r2, #4
 8006180:	4311      	orrs	r1, r2
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006186:	0212      	lsls	r2, r2, #8
 8006188:	4311      	orrs	r1, r2
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800618e:	0852      	lsrs	r2, r2, #1
 8006190:	3a01      	subs	r2, #1
 8006192:	0552      	lsls	r2, r2, #21
 8006194:	4311      	orrs	r1, r2
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800619a:	0852      	lsrs	r2, r2, #1
 800619c:	3a01      	subs	r2, #1
 800619e:	0652      	lsls	r2, r2, #25
 80061a0:	4311      	orrs	r1, r2
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80061a6:	06d2      	lsls	r2, r2, #27
 80061a8:	430a      	orrs	r2, r1
 80061aa:	4943      	ldr	r1, [pc, #268]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061b0:	4b41      	ldr	r3, [pc, #260]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a40      	ldr	r2, [pc, #256]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061bc:	4b3e      	ldr	r3, [pc, #248]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	4a3d      	ldr	r2, [pc, #244]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061c8:	f7fc fe84 	bl	8002ed4 <HAL_GetTick>
 80061cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061ce:	e008      	b.n	80061e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061d0:	f7fc fe80 	bl	8002ed4 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e066      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061e2:	4b35      	ldr	r3, [pc, #212]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0f0      	beq.n	80061d0 <HAL_RCC_OscConfig+0x530>
 80061ee:	e05e      	b.n	80062ae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061f0:	4b31      	ldr	r3, [pc, #196]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a30      	ldr	r2, [pc, #192]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 80061f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061fc:	f7fc fe6a 	bl	8002ed4 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006204:	f7fc fe66 	bl	8002ed4 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e04c      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006216:	4b28      	ldr	r3, [pc, #160]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006222:	4b25      	ldr	r3, [pc, #148]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 8006224:	68da      	ldr	r2, [r3, #12]
 8006226:	4924      	ldr	r1, [pc, #144]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 8006228:	4b25      	ldr	r3, [pc, #148]	@ (80062c0 <HAL_RCC_OscConfig+0x620>)
 800622a:	4013      	ands	r3, r2
 800622c:	60cb      	str	r3, [r1, #12]
 800622e:	e03e      	b.n	80062ae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	69db      	ldr	r3, [r3, #28]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e039      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800623c:	4b1e      	ldr	r3, [pc, #120]	@ (80062b8 <HAL_RCC_OscConfig+0x618>)
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	f003 0203 	and.w	r2, r3, #3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	429a      	cmp	r2, r3
 800624e:	d12c      	bne.n	80062aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625a:	3b01      	subs	r3, #1
 800625c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625e:	429a      	cmp	r2, r3
 8006260:	d123      	bne.n	80062aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800626e:	429a      	cmp	r2, r3
 8006270:	d11b      	bne.n	80062aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800627e:	429a      	cmp	r2, r3
 8006280:	d113      	bne.n	80062aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628c:	085b      	lsrs	r3, r3, #1
 800628e:	3b01      	subs	r3, #1
 8006290:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006292:	429a      	cmp	r2, r3
 8006294:	d109      	bne.n	80062aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062a0:	085b      	lsrs	r3, r3, #1
 80062a2:	3b01      	subs	r3, #1
 80062a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d001      	beq.n	80062ae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e000      	b.n	80062b0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3720      	adds	r7, #32
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	40021000 	.word	0x40021000
 80062bc:	019f800c 	.word	0x019f800c
 80062c0:	feeefffc 	.word	0xfeeefffc

080062c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80062ce:	2300      	movs	r3, #0
 80062d0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d101      	bne.n	80062dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e11e      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062dc:	4b91      	ldr	r3, [pc, #580]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 030f 	and.w	r3, r3, #15
 80062e4:	683a      	ldr	r2, [r7, #0]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d910      	bls.n	800630c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ea:	4b8e      	ldr	r3, [pc, #568]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f023 020f 	bic.w	r2, r3, #15
 80062f2:	498c      	ldr	r1, [pc, #560]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062fa:	4b8a      	ldr	r3, [pc, #552]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 030f 	and.w	r3, r3, #15
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	429a      	cmp	r2, r3
 8006306:	d001      	beq.n	800630c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e106      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 0301 	and.w	r3, r3, #1
 8006314:	2b00      	cmp	r3, #0
 8006316:	d073      	beq.n	8006400 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	2b03      	cmp	r3, #3
 800631e:	d129      	bne.n	8006374 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006320:	4b81      	ldr	r3, [pc, #516]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d101      	bne.n	8006330 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e0f4      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006330:	f000 f99e 	bl	8006670 <RCC_GetSysClockFreqFromPLLSource>
 8006334:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	4a7c      	ldr	r2, [pc, #496]	@ (800652c <HAL_RCC_ClockConfig+0x268>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d93f      	bls.n	80063be <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800633e:	4b7a      	ldr	r3, [pc, #488]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d009      	beq.n	800635e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006352:	2b00      	cmp	r3, #0
 8006354:	d033      	beq.n	80063be <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800635a:	2b00      	cmp	r3, #0
 800635c:	d12f      	bne.n	80063be <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800635e:	4b72      	ldr	r3, [pc, #456]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006366:	4a70      	ldr	r2, [pc, #448]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800636c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800636e:	2380      	movs	r3, #128	@ 0x80
 8006370:	617b      	str	r3, [r7, #20]
 8006372:	e024      	b.n	80063be <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	2b02      	cmp	r3, #2
 800637a:	d107      	bne.n	800638c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800637c:	4b6a      	ldr	r3, [pc, #424]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d109      	bne.n	800639c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e0c6      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800638c:	4b66      	ldr	r3, [pc, #408]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006394:	2b00      	cmp	r3, #0
 8006396:	d101      	bne.n	800639c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e0be      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800639c:	f000 f8ce 	bl	800653c <HAL_RCC_GetSysClockFreq>
 80063a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	4a61      	ldr	r2, [pc, #388]	@ (800652c <HAL_RCC_ClockConfig+0x268>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d909      	bls.n	80063be <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80063aa:	4b5f      	ldr	r3, [pc, #380]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063b2:	4a5d      	ldr	r2, [pc, #372]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80063b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80063ba:	2380      	movs	r3, #128	@ 0x80
 80063bc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063be:	4b5a      	ldr	r3, [pc, #360]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f023 0203 	bic.w	r2, r3, #3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	4957      	ldr	r1, [pc, #348]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063d0:	f7fc fd80 	bl	8002ed4 <HAL_GetTick>
 80063d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d6:	e00a      	b.n	80063ee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063d8:	f7fc fd7c 	bl	8002ed4 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e095      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ee:	4b4e      	ldr	r3, [pc, #312]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 020c 	and.w	r2, r3, #12
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d1eb      	bne.n	80063d8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0302 	and.w	r3, r3, #2
 8006408:	2b00      	cmp	r3, #0
 800640a:	d023      	beq.n	8006454 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d005      	beq.n	8006424 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006418:	4b43      	ldr	r3, [pc, #268]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	4a42      	ldr	r2, [pc, #264]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800641e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006422:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0308 	and.w	r3, r3, #8
 800642c:	2b00      	cmp	r3, #0
 800642e:	d007      	beq.n	8006440 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006430:	4b3d      	ldr	r3, [pc, #244]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006438:	4a3b      	ldr	r2, [pc, #236]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800643a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800643e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006440:	4b39      	ldr	r3, [pc, #228]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	4936      	ldr	r1, [pc, #216]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800644e:	4313      	orrs	r3, r2
 8006450:	608b      	str	r3, [r1, #8]
 8006452:	e008      	b.n	8006466 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	2b80      	cmp	r3, #128	@ 0x80
 8006458:	d105      	bne.n	8006466 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800645a:	4b33      	ldr	r3, [pc, #204]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	4a32      	ldr	r2, [pc, #200]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 8006460:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006464:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006466:	4b2f      	ldr	r3, [pc, #188]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	429a      	cmp	r2, r3
 8006472:	d21d      	bcs.n	80064b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006474:	4b2b      	ldr	r3, [pc, #172]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f023 020f 	bic.w	r2, r3, #15
 800647c:	4929      	ldr	r1, [pc, #164]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	4313      	orrs	r3, r2
 8006482:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006484:	f7fc fd26 	bl	8002ed4 <HAL_GetTick>
 8006488:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800648a:	e00a      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800648c:	f7fc fd22 	bl	8002ed4 <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800649a:	4293      	cmp	r3, r2
 800649c:	d901      	bls.n	80064a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e03b      	b.n	800651a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a2:	4b20      	ldr	r3, [pc, #128]	@ (8006524 <HAL_RCC_ClockConfig+0x260>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 030f 	and.w	r3, r3, #15
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d1ed      	bne.n	800648c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0304 	and.w	r3, r3, #4
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d008      	beq.n	80064ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064bc:	4b1a      	ldr	r3, [pc, #104]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	4917      	ldr	r1, [pc, #92]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0308 	and.w	r3, r3, #8
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d009      	beq.n	80064ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064da:	4b13      	ldr	r3, [pc, #76]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	490f      	ldr	r1, [pc, #60]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80064ea:	4313      	orrs	r3, r2
 80064ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80064ee:	f000 f825 	bl	800653c <HAL_RCC_GetSysClockFreq>
 80064f2:	4602      	mov	r2, r0
 80064f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006528 <HAL_RCC_ClockConfig+0x264>)
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	091b      	lsrs	r3, r3, #4
 80064fa:	f003 030f 	and.w	r3, r3, #15
 80064fe:	490c      	ldr	r1, [pc, #48]	@ (8006530 <HAL_RCC_ClockConfig+0x26c>)
 8006500:	5ccb      	ldrb	r3, [r1, r3]
 8006502:	f003 031f 	and.w	r3, r3, #31
 8006506:	fa22 f303 	lsr.w	r3, r2, r3
 800650a:	4a0a      	ldr	r2, [pc, #40]	@ (8006534 <HAL_RCC_ClockConfig+0x270>)
 800650c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800650e:	4b0a      	ldr	r3, [pc, #40]	@ (8006538 <HAL_RCC_ClockConfig+0x274>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4618      	mov	r0, r3
 8006514:	f7fc fc92 	bl	8002e3c <HAL_InitTick>
 8006518:	4603      	mov	r3, r0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	40022000 	.word	0x40022000
 8006528:	40021000 	.word	0x40021000
 800652c:	04c4b400 	.word	0x04c4b400
 8006530:	0800c100 	.word	0x0800c100
 8006534:	20000004 	.word	0x20000004
 8006538:	20000008 	.word	0x20000008

0800653c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800653c:	b480      	push	{r7}
 800653e:	b087      	sub	sp, #28
 8006540:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006542:	4b2c      	ldr	r3, [pc, #176]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f003 030c 	and.w	r3, r3, #12
 800654a:	2b04      	cmp	r3, #4
 800654c:	d102      	bne.n	8006554 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800654e:	4b2a      	ldr	r3, [pc, #168]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006550:	613b      	str	r3, [r7, #16]
 8006552:	e047      	b.n	80065e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006554:	4b27      	ldr	r3, [pc, #156]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f003 030c 	and.w	r3, r3, #12
 800655c:	2b08      	cmp	r3, #8
 800655e:	d102      	bne.n	8006566 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006560:	4b26      	ldr	r3, [pc, #152]	@ (80065fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006562:	613b      	str	r3, [r7, #16]
 8006564:	e03e      	b.n	80065e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006566:	4b23      	ldr	r3, [pc, #140]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 030c 	and.w	r3, r3, #12
 800656e:	2b0c      	cmp	r3, #12
 8006570:	d136      	bne.n	80065e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006572:	4b20      	ldr	r3, [pc, #128]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	f003 0303 	and.w	r3, r3, #3
 800657a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800657c:	4b1d      	ldr	r3, [pc, #116]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	091b      	lsrs	r3, r3, #4
 8006582:	f003 030f 	and.w	r3, r3, #15
 8006586:	3301      	adds	r3, #1
 8006588:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2b03      	cmp	r3, #3
 800658e:	d10c      	bne.n	80065aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006590:	4a1a      	ldr	r2, [pc, #104]	@ (80065fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	fbb2 f3f3 	udiv	r3, r2, r3
 8006598:	4a16      	ldr	r2, [pc, #88]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800659a:	68d2      	ldr	r2, [r2, #12]
 800659c:	0a12      	lsrs	r2, r2, #8
 800659e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80065a2:	fb02 f303 	mul.w	r3, r2, r3
 80065a6:	617b      	str	r3, [r7, #20]
      break;
 80065a8:	e00c      	b.n	80065c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065aa:	4a13      	ldr	r2, [pc, #76]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b2:	4a10      	ldr	r2, [pc, #64]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065b4:	68d2      	ldr	r2, [r2, #12]
 80065b6:	0a12      	lsrs	r2, r2, #8
 80065b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80065bc:	fb02 f303 	mul.w	r3, r2, r3
 80065c0:	617b      	str	r3, [r7, #20]
      break;
 80065c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065c4:	4b0b      	ldr	r3, [pc, #44]	@ (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	0e5b      	lsrs	r3, r3, #25
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	3301      	adds	r3, #1
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065dc:	613b      	str	r3, [r7, #16]
 80065de:	e001      	b.n	80065e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80065e0:	2300      	movs	r3, #0
 80065e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80065e4:	693b      	ldr	r3, [r7, #16]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	371c      	adds	r7, #28
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	40021000 	.word	0x40021000
 80065f8:	00f42400 	.word	0x00f42400
 80065fc:	007a1200 	.word	0x007a1200

08006600 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006600:	b480      	push	{r7}
 8006602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006604:	4b03      	ldr	r3, [pc, #12]	@ (8006614 <HAL_RCC_GetHCLKFreq+0x14>)
 8006606:	681b      	ldr	r3, [r3, #0]
}
 8006608:	4618      	mov	r0, r3
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000004 	.word	0x20000004

08006618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800661c:	f7ff fff0 	bl	8006600 <HAL_RCC_GetHCLKFreq>
 8006620:	4602      	mov	r2, r0
 8006622:	4b06      	ldr	r3, [pc, #24]	@ (800663c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	0a1b      	lsrs	r3, r3, #8
 8006628:	f003 0307 	and.w	r3, r3, #7
 800662c:	4904      	ldr	r1, [pc, #16]	@ (8006640 <HAL_RCC_GetPCLK1Freq+0x28>)
 800662e:	5ccb      	ldrb	r3, [r1, r3]
 8006630:	f003 031f 	and.w	r3, r3, #31
 8006634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006638:	4618      	mov	r0, r3
 800663a:	bd80      	pop	{r7, pc}
 800663c:	40021000 	.word	0x40021000
 8006640:	0800c110 	.word	0x0800c110

08006644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006648:	f7ff ffda 	bl	8006600 <HAL_RCC_GetHCLKFreq>
 800664c:	4602      	mov	r2, r0
 800664e:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	0adb      	lsrs	r3, r3, #11
 8006654:	f003 0307 	and.w	r3, r3, #7
 8006658:	4904      	ldr	r1, [pc, #16]	@ (800666c <HAL_RCC_GetPCLK2Freq+0x28>)
 800665a:	5ccb      	ldrb	r3, [r1, r3]
 800665c:	f003 031f 	and.w	r3, r3, #31
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006664:	4618      	mov	r0, r3
 8006666:	bd80      	pop	{r7, pc}
 8006668:	40021000 	.word	0x40021000
 800666c:	0800c110 	.word	0x0800c110

08006670 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006670:	b480      	push	{r7}
 8006672:	b087      	sub	sp, #28
 8006674:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006676:	4b1e      	ldr	r3, [pc, #120]	@ (80066f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006680:	4b1b      	ldr	r3, [pc, #108]	@ (80066f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	091b      	lsrs	r3, r3, #4
 8006686:	f003 030f 	and.w	r3, r3, #15
 800668a:	3301      	adds	r3, #1
 800668c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	2b03      	cmp	r3, #3
 8006692:	d10c      	bne.n	80066ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006694:	4a17      	ldr	r2, [pc, #92]	@ (80066f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	fbb2 f3f3 	udiv	r3, r2, r3
 800669c:	4a14      	ldr	r2, [pc, #80]	@ (80066f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800669e:	68d2      	ldr	r2, [r2, #12]
 80066a0:	0a12      	lsrs	r2, r2, #8
 80066a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80066a6:	fb02 f303 	mul.w	r3, r2, r3
 80066aa:	617b      	str	r3, [r7, #20]
    break;
 80066ac:	e00c      	b.n	80066c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80066ae:	4a12      	ldr	r2, [pc, #72]	@ (80066f8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b6:	4a0e      	ldr	r2, [pc, #56]	@ (80066f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066b8:	68d2      	ldr	r2, [r2, #12]
 80066ba:	0a12      	lsrs	r2, r2, #8
 80066bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80066c0:	fb02 f303 	mul.w	r3, r2, r3
 80066c4:	617b      	str	r3, [r7, #20]
    break;
 80066c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80066c8:	4b09      	ldr	r3, [pc, #36]	@ (80066f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	0e5b      	lsrs	r3, r3, #25
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	3301      	adds	r3, #1
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80066e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80066e2:	687b      	ldr	r3, [r7, #4]
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	371c      	adds	r7, #28
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr
 80066f0:	40021000 	.word	0x40021000
 80066f4:	007a1200 	.word	0x007a1200
 80066f8:	00f42400 	.word	0x00f42400

080066fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006704:	2300      	movs	r3, #0
 8006706:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006708:	2300      	movs	r3, #0
 800670a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 8098 	beq.w	800684a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800671a:	2300      	movs	r3, #0
 800671c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800671e:	4b43      	ldr	r3, [pc, #268]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006722:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10d      	bne.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800672a:	4b40      	ldr	r3, [pc, #256]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800672c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800672e:	4a3f      	ldr	r2, [pc, #252]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006734:	6593      	str	r3, [r2, #88]	@ 0x58
 8006736:	4b3d      	ldr	r3, [pc, #244]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800673a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800673e:	60bb      	str	r3, [r7, #8]
 8006740:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006742:	2301      	movs	r3, #1
 8006744:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006746:	4b3a      	ldr	r3, [pc, #232]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a39      	ldr	r2, [pc, #228]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800674c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006750:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006752:	f7fc fbbf 	bl	8002ed4 <HAL_GetTick>
 8006756:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006758:	e009      	b.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800675a:	f7fc fbbb 	bl	8002ed4 <HAL_GetTick>
 800675e:	4602      	mov	r2, r0
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	2b02      	cmp	r3, #2
 8006766:	d902      	bls.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006768:	2303      	movs	r3, #3
 800676a:	74fb      	strb	r3, [r7, #19]
        break;
 800676c:	e005      	b.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800676e:	4b30      	ldr	r3, [pc, #192]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006776:	2b00      	cmp	r3, #0
 8006778:	d0ef      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800677a:	7cfb      	ldrb	r3, [r7, #19]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d159      	bne.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006780:	4b2a      	ldr	r3, [pc, #168]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800678a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d01e      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	429a      	cmp	r2, r3
 800679a:	d019      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800679c:	4b23      	ldr	r3, [pc, #140]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800679e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80067a8:	4b20      	ldr	r3, [pc, #128]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	4a1f      	ldr	r2, [pc, #124]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80067b8:	4b1c      	ldr	r3, [pc, #112]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067be:	4a1b      	ldr	r2, [pc, #108]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80067c8:	4a18      	ldr	r2, [pc, #96]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d016      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067da:	f7fc fb7b 	bl	8002ed4 <HAL_GetTick>
 80067de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067e0:	e00b      	b.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067e2:	f7fc fb77 	bl	8002ed4 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d902      	bls.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	74fb      	strb	r3, [r7, #19]
            break;
 80067f8:	e006      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067fa:	4b0c      	ldr	r3, [pc, #48]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006800:	f003 0302 	and.w	r3, r3, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0ec      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006808:	7cfb      	ldrb	r3, [r7, #19]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d10b      	bne.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800680e:	4b07      	ldr	r3, [pc, #28]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006814:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681c:	4903      	ldr	r1, [pc, #12]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800681e:	4313      	orrs	r3, r2
 8006820:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006824:	e008      	b.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006826:	7cfb      	ldrb	r3, [r7, #19]
 8006828:	74bb      	strb	r3, [r7, #18]
 800682a:	e005      	b.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800682c:	40021000 	.word	0x40021000
 8006830:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006834:	7cfb      	ldrb	r3, [r7, #19]
 8006836:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006838:	7c7b      	ldrb	r3, [r7, #17]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d105      	bne.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800683e:	4ba6      	ldr	r3, [pc, #664]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006842:	4aa5      	ldr	r2, [pc, #660]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006844:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006848:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0301 	and.w	r3, r3, #1
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00a      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006856:	4ba0      	ldr	r3, [pc, #640]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685c:	f023 0203 	bic.w	r2, r3, #3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	499c      	ldr	r1, [pc, #624]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006866:	4313      	orrs	r3, r2
 8006868:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00a      	beq.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006878:	4b97      	ldr	r3, [pc, #604]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800687a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800687e:	f023 020c 	bic.w	r2, r3, #12
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	4994      	ldr	r1, [pc, #592]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006888:	4313      	orrs	r3, r2
 800688a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0304 	and.w	r3, r3, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00a      	beq.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800689a:	4b8f      	ldr	r3, [pc, #572]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800689c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	498b      	ldr	r1, [pc, #556]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00a      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80068bc:	4b86      	ldr	r3, [pc, #536]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	691b      	ldr	r3, [r3, #16]
 80068ca:	4983      	ldr	r1, [pc, #524]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0320 	and.w	r3, r3, #32
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00a      	beq.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068de:	4b7e      	ldr	r3, [pc, #504]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068e4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	497a      	ldr	r1, [pc, #488]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00a      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006900:	4b75      	ldr	r3, [pc, #468]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006906:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	4972      	ldr	r1, [pc, #456]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006910:	4313      	orrs	r3, r2
 8006912:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00a      	beq.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006922:	4b6d      	ldr	r3, [pc, #436]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006928:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	69db      	ldr	r3, [r3, #28]
 8006930:	4969      	ldr	r1, [pc, #420]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006932:	4313      	orrs	r3, r2
 8006934:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00a      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006944:	4b64      	ldr	r3, [pc, #400]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	4961      	ldr	r1, [pc, #388]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006954:	4313      	orrs	r3, r2
 8006956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00a      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006966:	4b5c      	ldr	r3, [pc, #368]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006974:	4958      	ldr	r1, [pc, #352]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006976:	4313      	orrs	r3, r2
 8006978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006984:	2b00      	cmp	r3, #0
 8006986:	d015      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006988:	4b53      	ldr	r3, [pc, #332]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800698a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800698e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006996:	4950      	ldr	r1, [pc, #320]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006998:	4313      	orrs	r3, r2
 800699a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069a6:	d105      	bne.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069a8:	4b4b      	ldr	r3, [pc, #300]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	4a4a      	ldr	r2, [pc, #296]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069b2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d015      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069c0:	4b45      	ldr	r3, [pc, #276]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ce:	4942      	ldr	r1, [pc, #264]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069de:	d105      	bne.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069e0:	4b3d      	ldr	r3, [pc, #244]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	4a3c      	ldr	r2, [pc, #240]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069ea:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d015      	beq.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80069f8:	4b37      	ldr	r3, [pc, #220]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069fe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a06:	4934      	ldr	r1, [pc, #208]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a16:	d105      	bne.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a18:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	4a2e      	ldr	r2, [pc, #184]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a22:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d015      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a30:	4b29      	ldr	r3, [pc, #164]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a3e:	4926      	ldr	r1, [pc, #152]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a40:	4313      	orrs	r3, r2
 8006a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a4e:	d105      	bne.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a50:	4b21      	ldr	r3, [pc, #132]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	4a20      	ldr	r2, [pc, #128]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a5a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d015      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a68:	4b1b      	ldr	r3, [pc, #108]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a6e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a76:	4918      	ldr	r1, [pc, #96]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a86:	d105      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a88:	4b13      	ldr	r3, [pc, #76]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	4a12      	ldr	r2, [pc, #72]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a92:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d015      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aae:	490a      	ldr	r1, [pc, #40]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006abe:	d105      	bne.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ac0:	4b05      	ldr	r3, [pc, #20]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	4a04      	ldr	r2, [pc, #16]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006acc:	7cbb      	ldrb	r3, [r7, #18]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	40021000 	.word	0x40021000

08006adc <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d101      	bne.n	8006aee <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e027      	b.n	8006b3e <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	7a5b      	ldrb	r3, [r3, #9]
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d105      	bne.n	8006b04 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7fb ff3e 	bl	8002980 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2202      	movs	r2, #2
 8006b08:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f023 0108 	bic.w	r1, r3, #8
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f042 0204 	orr.w	r2, r2, #4
 8006b2e:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3708      	adds	r7, #8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b084      	sub	sp, #16
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b50:	2300      	movs	r3, #0
 8006b52:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	7a1b      	ldrb	r3, [r3, #8]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d101      	bne.n	8006b60 <HAL_RNG_GenerateRandomNumber+0x1a>
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e044      	b.n	8006bea <HAL_RNG_GenerateRandomNumber+0xa4>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	7a5b      	ldrb	r3, [r3, #9]
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d133      	bne.n	8006bd8 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2202      	movs	r2, #2
 8006b74:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b76:	f7fc f9ad 	bl	8002ed4 <HAL_GetTick>
 8006b7a:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006b7c:	e018      	b.n	8006bb0 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006b7e:	f7fc f9a9 	bl	8002ed4 <HAL_GetTick>
 8006b82:	4602      	mov	r2, r0
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d911      	bls.n	8006bb0 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d00a      	beq.n	8006bb0 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e01c      	b.n	8006bea <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d1df      	bne.n	8006b7e <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689a      	ldr	r2, [r3, #8]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	611a      	str	r2, [r3, #16]
    *random32bit = hrng->RandomNumber;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	691a      	ldr	r2, [r3, #16]
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	725a      	strb	r2, [r3, #9]
 8006bd6:	e004      	b.n	8006be2 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2204      	movs	r2, #4
 8006bdc:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	721a      	strb	r2, [r3, #8]

  return status;
 8006be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b084      	sub	sp, #16
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d101      	bne.n	8006c04 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e09d      	b.n	8006d40 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d108      	bne.n	8006c1e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c14:	d009      	beq.n	8006c2a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	61da      	str	r2, [r3, #28]
 8006c1c:	e005      	b.n	8006c2a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d106      	bne.n	8006c4a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f7fb fecf 	bl	80029e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c60:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c6a:	d902      	bls.n	8006c72 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	60fb      	str	r3, [r7, #12]
 8006c70:	e002      	b.n	8006c78 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c76:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006c80:	d007      	beq.n	8006c92 <HAL_SPI_Init+0xa0>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c8a:	d002      	beq.n	8006c92 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	431a      	orrs	r2, r3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	699b      	ldr	r3, [r3, #24]
 8006cbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	69db      	ldr	r3, [r3, #28]
 8006cc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cca:	431a      	orrs	r2, r3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a1b      	ldr	r3, [r3, #32]
 8006cd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cd4:	ea42 0103 	orr.w	r1, r2, r3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cdc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	0c1b      	lsrs	r3, r3, #16
 8006cee:	f003 0204 	and.w	r2, r3, #4
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf6:	f003 0310 	and.w	r3, r3, #16
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d00:	f003 0308 	and.w	r3, r3, #8
 8006d04:	431a      	orrs	r2, r3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006d0e:	ea42 0103 	orr.w	r1, r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	69da      	ldr	r2, [r3, #28]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d2e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b088      	sub	sp, #32
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	603b      	str	r3, [r7, #0]
 8006d54:	4613      	mov	r3, r2
 8006d56:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_SPI_Transmit+0x22>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e15f      	b.n	800702a <HAL_SPI_Transmit+0x2e2>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d72:	f7fc f8af 	bl	8002ed4 <HAL_GetTick>
 8006d76:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006d78:	88fb      	ldrh	r3, [r7, #6]
 8006d7a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d002      	beq.n	8006d8e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006d88:	2302      	movs	r3, #2
 8006d8a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d8c:	e148      	b.n	8007020 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <HAL_SPI_Transmit+0x52>
 8006d94:	88fb      	ldrh	r3, [r7, #6]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d102      	bne.n	8006da0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d9e:	e13f      	b.n	8007020 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2203      	movs	r2, #3
 8006da4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	88fa      	ldrh	r2, [r7, #6]
 8006db8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	88fa      	ldrh	r2, [r7, #6]
 8006dbe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dea:	d10f      	bne.n	8006e0c <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e16:	2b40      	cmp	r3, #64	@ 0x40
 8006e18:	d007      	beq.n	8006e2a <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e32:	d94f      	bls.n	8006ed4 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_SPI_Transmit+0xfa>
 8006e3c:	8afb      	ldrh	r3, [r7, #22]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d142      	bne.n	8006ec8 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e46:	881a      	ldrh	r2, [r3, #0]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e52:	1c9a      	adds	r2, r3, #2
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e66:	e02f      	b.n	8006ec8 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d112      	bne.n	8006e9c <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7a:	881a      	ldrh	r2, [r3, #0]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e86:	1c9a      	adds	r2, r3, #2
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	3b01      	subs	r3, #1
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e9a:	e015      	b.n	8006ec8 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e9c:	f7fc f81a 	bl	8002ed4 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d803      	bhi.n	8006eb4 <HAL_SPI_Transmit+0x16c>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb2:	d102      	bne.n	8006eba <HAL_SPI_Transmit+0x172>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d106      	bne.n	8006ec8 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006ec6:	e0ab      	b.n	8007020 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1ca      	bne.n	8006e68 <HAL_SPI_Transmit+0x120>
 8006ed2:	e080      	b.n	8006fd6 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <HAL_SPI_Transmit+0x19a>
 8006edc:	8afb      	ldrh	r3, [r7, #22]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d174      	bne.n	8006fcc <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d912      	bls.n	8006f12 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef0:	881a      	ldrh	r2, [r3, #0]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efc:	1c9a      	adds	r2, r3, #2
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	3b02      	subs	r3, #2
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f10:	e05c      	b.n	8006fcc <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	330c      	adds	r3, #12
 8006f1c:	7812      	ldrb	r2, [r2, #0]
 8006f1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f24:	1c5a      	adds	r2, r3, #1
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006f38:	e048      	b.n	8006fcc <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f003 0302 	and.w	r3, r3, #2
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d12b      	bne.n	8006fa0 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d912      	bls.n	8006f78 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f56:	881a      	ldrh	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f62:	1c9a      	adds	r2, r3, #2
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	3b02      	subs	r3, #2
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f76:	e029      	b.n	8006fcc <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	330c      	adds	r3, #12
 8006f82:	7812      	ldrb	r2, [r2, #0]
 8006f84:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f8a:	1c5a      	adds	r2, r3, #1
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	3b01      	subs	r3, #1
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f9e:	e015      	b.n	8006fcc <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fa0:	f7fb ff98 	bl	8002ed4 <HAL_GetTick>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	1ad3      	subs	r3, r2, r3
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d803      	bhi.n	8006fb8 <HAL_SPI_Transmit+0x270>
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fb6:	d102      	bne.n	8006fbe <HAL_SPI_Transmit+0x276>
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d106      	bne.n	8006fcc <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006fca:	e029      	b.n	8007020 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1b1      	bne.n	8006f3a <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	6839      	ldr	r1, [r7, #0]
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f000 fcf8 	bl	80079d0 <SPI_EndRxTxTransaction>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10a      	bne.n	800700a <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	613b      	str	r3, [r7, #16]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	613b      	str	r3, [r7, #16]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	613b      	str	r3, [r7, #16]
 8007008:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800700e:	2b00      	cmp	r3, #0
 8007010:	d002      	beq.n	8007018 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	77fb      	strb	r3, [r7, #31]
 8007016:	e003      	b.n	8007020 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007028:	7ffb      	ldrb	r3, [r7, #31]
}
 800702a:	4618      	mov	r0, r3
 800702c:	3720      	adds	r7, #32
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}

08007032 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007032:	b580      	push	{r7, lr}
 8007034:	b088      	sub	sp, #32
 8007036:	af02      	add	r7, sp, #8
 8007038:	60f8      	str	r0, [r7, #12]
 800703a:	60b9      	str	r1, [r7, #8]
 800703c:	603b      	str	r3, [r7, #0]
 800703e:	4613      	mov	r3, r2
 8007040:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007042:	2300      	movs	r3, #0
 8007044:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b01      	cmp	r3, #1
 8007050:	d002      	beq.n	8007058 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8007052:	2302      	movs	r3, #2
 8007054:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007056:	e11a      	b.n	800728e <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007060:	d112      	bne.n	8007088 <HAL_SPI_Receive+0x56>
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10e      	bne.n	8007088 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2204      	movs	r2, #4
 800706e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007072:	88fa      	ldrh	r2, [r7, #6]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	9300      	str	r3, [sp, #0]
 8007078:	4613      	mov	r3, r2
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	68b9      	ldr	r1, [r7, #8]
 800707e:	68f8      	ldr	r0, [r7, #12]
 8007080:	f000 f90e 	bl	80072a0 <HAL_SPI_TransmitReceive>
 8007084:	4603      	mov	r3, r0
 8007086:	e107      	b.n	8007298 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800708e:	2b01      	cmp	r3, #1
 8007090:	d101      	bne.n	8007096 <HAL_SPI_Receive+0x64>
 8007092:	2302      	movs	r3, #2
 8007094:	e100      	b.n	8007298 <HAL_SPI_Receive+0x266>
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800709e:	f7fb ff19 	bl	8002ed4 <HAL_GetTick>
 80070a2:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <HAL_SPI_Receive+0x7e>
 80070aa:	88fb      	ldrh	r3, [r7, #6]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d102      	bne.n	80070b6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80070b4:	e0eb      	b.n	800728e <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2204      	movs	r2, #4
 80070ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	88fa      	ldrh	r2, [r7, #6]
 80070ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	88fa      	ldrh	r2, [r7, #6]
 80070d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007100:	d908      	bls.n	8007114 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	685a      	ldr	r2, [r3, #4]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007110:	605a      	str	r2, [r3, #4]
 8007112:	e007      	b.n	8007124 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007122:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800712c:	d10f      	bne.n	800714e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800713c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800714c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007158:	2b40      	cmp	r3, #64	@ 0x40
 800715a:	d007      	beq.n	800716c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800716a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007174:	d86f      	bhi.n	8007256 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007176:	e034      	b.n	80071e2 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b01      	cmp	r3, #1
 8007184:	d117      	bne.n	80071b6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f103 020c 	add.w	r2, r3, #12
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007192:	7812      	ldrb	r2, [r2, #0]
 8007194:	b2d2      	uxtb	r2, r2
 8007196:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719c:	1c5a      	adds	r2, r3, #1
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	3b01      	subs	r3, #1
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80071b4:	e015      	b.n	80071e2 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071b6:	f7fb fe8d 	bl	8002ed4 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	683a      	ldr	r2, [r7, #0]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d803      	bhi.n	80071ce <HAL_SPI_Receive+0x19c>
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071cc:	d102      	bne.n	80071d4 <HAL_SPI_Receive+0x1a2>
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d106      	bne.n	80071e2 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80071e0:	e055      	b.n	800728e <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d1c4      	bne.n	8007178 <HAL_SPI_Receive+0x146>
 80071ee:	e038      	b.n	8007262 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d115      	bne.n	800722a <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68da      	ldr	r2, [r3, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007208:	b292      	uxth	r2, r2
 800720a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007210:	1c9a      	adds	r2, r3, #2
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800721c:	b29b      	uxth	r3, r3
 800721e:	3b01      	subs	r3, #1
 8007220:	b29a      	uxth	r2, r3
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007228:	e015      	b.n	8007256 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800722a:	f7fb fe53 	bl	8002ed4 <HAL_GetTick>
 800722e:	4602      	mov	r2, r0
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	683a      	ldr	r2, [r7, #0]
 8007236:	429a      	cmp	r2, r3
 8007238:	d803      	bhi.n	8007242 <HAL_SPI_Receive+0x210>
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007240:	d102      	bne.n	8007248 <HAL_SPI_Receive+0x216>
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d106      	bne.n	8007256 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007254:	e01b      	b.n	800728e <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800725c:	b29b      	uxth	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1c6      	bne.n	80071f0 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007262:	693a      	ldr	r2, [r7, #16]
 8007264:	6839      	ldr	r1, [r7, #0]
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 fb5a 	bl	8007920 <SPI_EndRxTransaction>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2220      	movs	r2, #32
 8007276:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800727c:	2b00      	cmp	r3, #0
 800727e:	d002      	beq.n	8007286 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	75fb      	strb	r3, [r7, #23]
 8007284:	e003      	b.n	800728e <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007296:	7dfb      	ldrb	r3, [r7, #23]
}
 8007298:	4618      	mov	r0, r3
 800729a:	3718      	adds	r7, #24
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b08a      	sub	sp, #40	@ 0x28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
 80072ac:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80072ae:	2301      	movs	r3, #1
 80072b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d101      	bne.n	80072c6 <HAL_SPI_TransmitReceive+0x26>
 80072c2:	2302      	movs	r3, #2
 80072c4:	e20a      	b.n	80076dc <HAL_SPI_TransmitReceive+0x43c>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072ce:	f7fb fe01 	bl	8002ed4 <HAL_GetTick>
 80072d2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80072da:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80072e2:	887b      	ldrh	r3, [r7, #2]
 80072e4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80072e6:	887b      	ldrh	r3, [r7, #2]
 80072e8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80072ea:	7efb      	ldrb	r3, [r7, #27]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d00e      	beq.n	800730e <HAL_SPI_TransmitReceive+0x6e>
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072f6:	d106      	bne.n	8007306 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d102      	bne.n	8007306 <HAL_SPI_TransmitReceive+0x66>
 8007300:	7efb      	ldrb	r3, [r7, #27]
 8007302:	2b04      	cmp	r3, #4
 8007304:	d003      	beq.n	800730e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007306:	2302      	movs	r3, #2
 8007308:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800730c:	e1e0      	b.n	80076d0 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d005      	beq.n	8007320 <HAL_SPI_TransmitReceive+0x80>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <HAL_SPI_TransmitReceive+0x80>
 800731a:	887b      	ldrh	r3, [r7, #2]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d103      	bne.n	8007328 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007326:	e1d3      	b.n	80076d0 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b04      	cmp	r3, #4
 8007332:	d003      	beq.n	800733c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2205      	movs	r2, #5
 8007338:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	887a      	ldrh	r2, [r7, #2]
 800734c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	887a      	ldrh	r2, [r7, #2]
 8007354:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	68ba      	ldr	r2, [r7, #8]
 800735c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	887a      	ldrh	r2, [r7, #2]
 8007362:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	887a      	ldrh	r2, [r7, #2]
 8007368:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800737e:	d802      	bhi.n	8007386 <HAL_SPI_TransmitReceive+0xe6>
 8007380:	8a3b      	ldrh	r3, [r7, #16]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d908      	bls.n	8007398 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	685a      	ldr	r2, [r3, #4]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007394:	605a      	str	r2, [r3, #4]
 8007396:	e007      	b.n	80073a8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685a      	ldr	r2, [r3, #4]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80073a6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b2:	2b40      	cmp	r3, #64	@ 0x40
 80073b4:	d007      	beq.n	80073c6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80073ce:	f240 8081 	bls.w	80074d4 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <HAL_SPI_TransmitReceive+0x140>
 80073da:	8a7b      	ldrh	r3, [r7, #18]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d16d      	bne.n	80074bc <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e4:	881a      	ldrh	r2, [r3, #0]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f0:	1c9a      	adds	r2, r3, #2
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	3b01      	subs	r3, #1
 80073fe:	b29a      	uxth	r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007404:	e05a      	b.n	80074bc <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f003 0302 	and.w	r3, r3, #2
 8007410:	2b02      	cmp	r3, #2
 8007412:	d11b      	bne.n	800744c <HAL_SPI_TransmitReceive+0x1ac>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007418:	b29b      	uxth	r3, r3
 800741a:	2b00      	cmp	r3, #0
 800741c:	d016      	beq.n	800744c <HAL_SPI_TransmitReceive+0x1ac>
 800741e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007420:	2b01      	cmp	r3, #1
 8007422:	d113      	bne.n	800744c <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007428:	881a      	ldrh	r2, [r3, #0]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007434:	1c9a      	adds	r2, r3, #2
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800743e:	b29b      	uxth	r3, r3
 8007440:	3b01      	subs	r3, #1
 8007442:	b29a      	uxth	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b01      	cmp	r3, #1
 8007458:	d11c      	bne.n	8007494 <HAL_SPI_TransmitReceive+0x1f4>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007460:	b29b      	uxth	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d016      	beq.n	8007494 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68da      	ldr	r2, [r3, #12]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007470:	b292      	uxth	r2, r2
 8007472:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007478:	1c9a      	adds	r2, r3, #2
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007484:	b29b      	uxth	r3, r3
 8007486:	3b01      	subs	r3, #1
 8007488:	b29a      	uxth	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007490:	2301      	movs	r3, #1
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007494:	f7fb fd1e 	bl	8002ed4 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d80b      	bhi.n	80074bc <HAL_SPI_TransmitReceive+0x21c>
 80074a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074aa:	d007      	beq.n	80074bc <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80074ba:	e109      	b.n	80076d0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d19f      	bne.n	8007406 <HAL_SPI_TransmitReceive+0x166>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d199      	bne.n	8007406 <HAL_SPI_TransmitReceive+0x166>
 80074d2:	e0e3      	b.n	800769c <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d003      	beq.n	80074e4 <HAL_SPI_TransmitReceive+0x244>
 80074dc:	8a7b      	ldrh	r3, [r7, #18]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	f040 80cf 	bne.w	8007682 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d912      	bls.n	8007514 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f2:	881a      	ldrh	r2, [r3, #0]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fe:	1c9a      	adds	r2, r3, #2
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007508:	b29b      	uxth	r3, r3
 800750a:	3b02      	subs	r3, #2
 800750c:	b29a      	uxth	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007512:	e0b6      	b.n	8007682 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	330c      	adds	r3, #12
 800751e:	7812      	ldrb	r2, [r2, #0]
 8007520:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007526:	1c5a      	adds	r2, r3, #1
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007530:	b29b      	uxth	r3, r3
 8007532:	3b01      	subs	r3, #1
 8007534:	b29a      	uxth	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800753a:	e0a2      	b.n	8007682 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b02      	cmp	r3, #2
 8007548:	d134      	bne.n	80075b4 <HAL_SPI_TransmitReceive+0x314>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800754e:	b29b      	uxth	r3, r3
 8007550:	2b00      	cmp	r3, #0
 8007552:	d02f      	beq.n	80075b4 <HAL_SPI_TransmitReceive+0x314>
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	2b01      	cmp	r3, #1
 8007558:	d12c      	bne.n	80075b4 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800755e:	b29b      	uxth	r3, r3
 8007560:	2b01      	cmp	r3, #1
 8007562:	d912      	bls.n	800758a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007568:	881a      	ldrh	r2, [r3, #0]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007574:	1c9a      	adds	r2, r3, #2
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800757e:	b29b      	uxth	r3, r3
 8007580:	3b02      	subs	r3, #2
 8007582:	b29a      	uxth	r2, r3
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007588:	e012      	b.n	80075b0 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	330c      	adds	r3, #12
 8007594:	7812      	ldrb	r2, [r2, #0]
 8007596:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	3b01      	subs	r3, #1
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075b0:	2300      	movs	r3, #0
 80075b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	f003 0301 	and.w	r3, r3, #1
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d148      	bne.n	8007654 <HAL_SPI_TransmitReceive+0x3b4>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d042      	beq.n	8007654 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d923      	bls.n	8007622 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68da      	ldr	r2, [r3, #12]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e4:	b292      	uxth	r2, r2
 80075e6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ec:	1c9a      	adds	r2, r3, #2
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	3b02      	subs	r3, #2
 80075fc:	b29a      	uxth	r2, r3
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800760a:	b29b      	uxth	r3, r3
 800760c:	2b01      	cmp	r3, #1
 800760e:	d81f      	bhi.n	8007650 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800761e:	605a      	str	r2, [r3, #4]
 8007620:	e016      	b.n	8007650 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f103 020c 	add.w	r2, r3, #12
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800762e:	7812      	ldrb	r2, [r2, #0]
 8007630:	b2d2      	uxtb	r2, r2
 8007632:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007638:	1c5a      	adds	r2, r3, #1
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007650:	2301      	movs	r3, #1
 8007652:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007654:	f7fb fc3e 	bl	8002ed4 <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007660:	429a      	cmp	r2, r3
 8007662:	d803      	bhi.n	800766c <HAL_SPI_TransmitReceive+0x3cc>
 8007664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766a:	d102      	bne.n	8007672 <HAL_SPI_TransmitReceive+0x3d2>
 800766c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766e:	2b00      	cmp	r3, #0
 8007670:	d107      	bne.n	8007682 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007680:	e026      	b.n	80076d0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007686:	b29b      	uxth	r3, r3
 8007688:	2b00      	cmp	r3, #0
 800768a:	f47f af57 	bne.w	800753c <HAL_SPI_TransmitReceive+0x29c>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007694:	b29b      	uxth	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	f47f af50 	bne.w	800753c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800769c:	69fa      	ldr	r2, [r7, #28]
 800769e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f000 f995 	bl	80079d0 <SPI_EndRxTxTransaction>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d005      	beq.n	80076b8 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2220      	movs	r2, #32
 80076b6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076c6:	e003      	b.n	80076d0 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80076d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3728      	adds	r7, #40	@ 0x28
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b088      	sub	sp, #32
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	603b      	str	r3, [r7, #0]
 80076f0:	4613      	mov	r3, r2
 80076f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076f4:	f7fb fbee 	bl	8002ed4 <HAL_GetTick>
 80076f8:	4602      	mov	r2, r0
 80076fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fc:	1a9b      	subs	r3, r3, r2
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	4413      	add	r3, r2
 8007702:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007704:	f7fb fbe6 	bl	8002ed4 <HAL_GetTick>
 8007708:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800770a:	4b39      	ldr	r3, [pc, #228]	@ (80077f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	015b      	lsls	r3, r3, #5
 8007710:	0d1b      	lsrs	r3, r3, #20
 8007712:	69fa      	ldr	r2, [r7, #28]
 8007714:	fb02 f303 	mul.w	r3, r2, r3
 8007718:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800771a:	e054      	b.n	80077c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007722:	d050      	beq.n	80077c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007724:	f7fb fbd6 	bl	8002ed4 <HAL_GetTick>
 8007728:	4602      	mov	r2, r0
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	69fa      	ldr	r2, [r7, #28]
 8007730:	429a      	cmp	r2, r3
 8007732:	d902      	bls.n	800773a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d13d      	bne.n	80077b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685a      	ldr	r2, [r3, #4]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007748:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007752:	d111      	bne.n	8007778 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800775c:	d004      	beq.n	8007768 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007766:	d107      	bne.n	8007778 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007776:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007780:	d10f      	bne.n	80077a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007790:	601a      	str	r2, [r3, #0]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80077a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80077b2:	2303      	movs	r3, #3
 80077b4:	e017      	b.n	80077e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d101      	bne.n	80077c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80077bc:	2300      	movs	r3, #0
 80077be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	689a      	ldr	r2, [r3, #8]
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	4013      	ands	r3, r2
 80077d0:	68ba      	ldr	r2, [r7, #8]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	bf0c      	ite	eq
 80077d6:	2301      	moveq	r3, #1
 80077d8:	2300      	movne	r3, #0
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	461a      	mov	r2, r3
 80077de:	79fb      	ldrb	r3, [r7, #7]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d19b      	bne.n	800771c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3720      	adds	r7, #32
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	20000004 	.word	0x20000004

080077f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b08a      	sub	sp, #40	@ 0x28
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
 8007800:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007806:	f7fb fb65 	bl	8002ed4 <HAL_GetTick>
 800780a:	4602      	mov	r2, r0
 800780c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780e:	1a9b      	subs	r3, r3, r2
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	4413      	add	r3, r2
 8007814:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007816:	f7fb fb5d 	bl	8002ed4 <HAL_GetTick>
 800781a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	330c      	adds	r3, #12
 8007822:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007824:	4b3d      	ldr	r3, [pc, #244]	@ (800791c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	4613      	mov	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	00da      	lsls	r2, r3, #3
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	0d1b      	lsrs	r3, r3, #20
 8007834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007836:	fb02 f303 	mul.w	r3, r2, r3
 800783a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800783c:	e060      	b.n	8007900 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007844:	d107      	bne.n	8007856 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d104      	bne.n	8007856 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	b2db      	uxtb	r3, r3
 8007852:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007854:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785c:	d050      	beq.n	8007900 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800785e:	f7fb fb39 	bl	8002ed4 <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800786a:	429a      	cmp	r2, r3
 800786c:	d902      	bls.n	8007874 <SPI_WaitFifoStateUntilTimeout+0x80>
 800786e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007870:	2b00      	cmp	r3, #0
 8007872:	d13d      	bne.n	80078f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007882:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800788c:	d111      	bne.n	80078b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007896:	d004      	beq.n	80078a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078a0:	d107      	bne.n	80078b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078ba:	d10f      	bne.n	80078dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80078ca:	601a      	str	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80078da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e010      	b.n	8007912 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d101      	bne.n	80078fa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80078fa:	69bb      	ldr	r3, [r7, #24]
 80078fc:	3b01      	subs	r3, #1
 80078fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689a      	ldr	r2, [r3, #8]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	4013      	ands	r3, r2
 800790a:	687a      	ldr	r2, [r7, #4]
 800790c:	429a      	cmp	r2, r3
 800790e:	d196      	bne.n	800783e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3728      	adds	r7, #40	@ 0x28
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	20000004 	.word	0x20000004

08007920 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af02      	add	r7, sp, #8
 8007926:	60f8      	str	r0, [r7, #12]
 8007928:	60b9      	str	r1, [r7, #8]
 800792a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007934:	d111      	bne.n	800795a <SPI_EndRxTransaction+0x3a>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800793e:	d004      	beq.n	800794a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007948:	d107      	bne.n	800795a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007958:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	2200      	movs	r2, #0
 8007962:	2180      	movs	r1, #128	@ 0x80
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f7ff febd 	bl	80076e4 <SPI_WaitFlagStateUntilTimeout>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d007      	beq.n	8007980 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007974:	f043 0220 	orr.w	r2, r3, #32
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e023      	b.n	80079c8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007988:	d11d      	bne.n	80079c6 <SPI_EndRxTransaction+0xa6>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007992:	d004      	beq.n	800799e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800799c:	d113      	bne.n	80079c6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f7ff ff22 	bl	80077f4 <SPI_WaitFifoStateUntilTimeout>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d007      	beq.n	80079c6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079ba:	f043 0220 	orr.w	r2, r3, #32
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e000      	b.n	80079c8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b086      	sub	sp, #24
 80079d4:	af02      	add	r7, sp, #8
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f7ff ff03 	bl	80077f4 <SPI_WaitFifoStateUntilTimeout>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d007      	beq.n	8007a04 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079f8:	f043 0220 	orr.w	r2, r3, #32
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e027      	b.n	8007a54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2180      	movs	r1, #128	@ 0x80
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f7ff fe68 	bl	80076e4 <SPI_WaitFlagStateUntilTimeout>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d007      	beq.n	8007a2a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a1e:	f043 0220 	orr.w	r2, r3, #32
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	e014      	b.n	8007a54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff fedc 	bl	80077f4 <SPI_WaitFifoStateUntilTimeout>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d007      	beq.n	8007a52 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a46:	f043 0220 	orr.w	r2, r3, #32
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e000      	b.n	8007a54 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d101      	bne.n	8007a6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e049      	b.n	8007b02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d106      	bne.n	8007a88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f7fa fff2 	bl	8002a6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2202      	movs	r2, #2
 8007a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	3304      	adds	r3, #4
 8007a98:	4619      	mov	r1, r3
 8007a9a:	4610      	mov	r0, r2
 8007a9c:	f000 f878 	bl	8007b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
 8007b12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d101      	bne.n	8007b22 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007b1e:	2302      	movs	r3, #2
 8007b20:	e031      	b.n	8007b86 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2202      	movs	r2, #2
 8007b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007b32:	6839      	ldr	r1, [r7, #0]
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f8c7 	bl	8007cc8 <TIM_SlaveTimer_SetConfig>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d009      	beq.n	8007b54 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e018      	b.n	8007b86 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68da      	ldr	r2, [r3, #12]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b62:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68da      	ldr	r2, [r3, #12]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b72:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3708      	adds	r7, #8
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
	...

08007b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a42      	ldr	r2, [pc, #264]	@ (8007cac <TIM_Base_SetConfig+0x11c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d00f      	beq.n	8007bc8 <TIM_Base_SetConfig+0x38>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bae:	d00b      	beq.n	8007bc8 <TIM_Base_SetConfig+0x38>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	4a3f      	ldr	r2, [pc, #252]	@ (8007cb0 <TIM_Base_SetConfig+0x120>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d007      	beq.n	8007bc8 <TIM_Base_SetConfig+0x38>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a3e      	ldr	r2, [pc, #248]	@ (8007cb4 <TIM_Base_SetConfig+0x124>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d003      	beq.n	8007bc8 <TIM_Base_SetConfig+0x38>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	4a3d      	ldr	r2, [pc, #244]	@ (8007cb8 <TIM_Base_SetConfig+0x128>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d108      	bne.n	8007bda <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a33      	ldr	r2, [pc, #204]	@ (8007cac <TIM_Base_SetConfig+0x11c>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d01b      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007be8:	d017      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a30      	ldr	r2, [pc, #192]	@ (8007cb0 <TIM_Base_SetConfig+0x120>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d013      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a2f      	ldr	r2, [pc, #188]	@ (8007cb4 <TIM_Base_SetConfig+0x124>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d00f      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a2e      	ldr	r2, [pc, #184]	@ (8007cb8 <TIM_Base_SetConfig+0x128>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d00b      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a2d      	ldr	r2, [pc, #180]	@ (8007cbc <TIM_Base_SetConfig+0x12c>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d007      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8007cc0 <TIM_Base_SetConfig+0x130>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d003      	beq.n	8007c1a <TIM_Base_SetConfig+0x8a>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a2b      	ldr	r2, [pc, #172]	@ (8007cc4 <TIM_Base_SetConfig+0x134>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d108      	bne.n	8007c2c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	689a      	ldr	r2, [r3, #8]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a16      	ldr	r2, [pc, #88]	@ (8007cac <TIM_Base_SetConfig+0x11c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d00f      	beq.n	8007c78 <TIM_Base_SetConfig+0xe8>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a17      	ldr	r2, [pc, #92]	@ (8007cb8 <TIM_Base_SetConfig+0x128>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d00b      	beq.n	8007c78 <TIM_Base_SetConfig+0xe8>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a16      	ldr	r2, [pc, #88]	@ (8007cbc <TIM_Base_SetConfig+0x12c>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d007      	beq.n	8007c78 <TIM_Base_SetConfig+0xe8>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	4a15      	ldr	r2, [pc, #84]	@ (8007cc0 <TIM_Base_SetConfig+0x130>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d003      	beq.n	8007c78 <TIM_Base_SetConfig+0xe8>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	4a14      	ldr	r2, [pc, #80]	@ (8007cc4 <TIM_Base_SetConfig+0x134>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d103      	bne.n	8007c80 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	691a      	ldr	r2, [r3, #16]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d105      	bne.n	8007c9e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	691b      	ldr	r3, [r3, #16]
 8007c96:	f023 0201 	bic.w	r2, r3, #1
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	611a      	str	r2, [r3, #16]
  }
}
 8007c9e:	bf00      	nop
 8007ca0:	3714      	adds	r7, #20
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	40012c00 	.word	0x40012c00
 8007cb0:	40000400 	.word	0x40000400
 8007cb4:	40000800 	.word	0x40000800
 8007cb8:	40013400 	.word	0x40013400
 8007cbc:	40014000 	.word	0x40014000
 8007cc0:	40014400 	.word	0x40014400
 8007cc4:	40014800 	.word	0x40014800

08007cc8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b086      	sub	sp, #24
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007ce4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ce8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cfa:	f023 0307 	bic.w	r3, r3, #7
 8007cfe:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	4a4a      	ldr	r2, [pc, #296]	@ (8007e40 <TIM_SlaveTimer_SetConfig+0x178>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	f000 808a 	beq.w	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d1e:	4a48      	ldr	r2, [pc, #288]	@ (8007e40 <TIM_SlaveTimer_SetConfig+0x178>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	f200 8083 	bhi.w	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d26:	4a47      	ldr	r2, [pc, #284]	@ (8007e44 <TIM_SlaveTimer_SetConfig+0x17c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	f000 8082 	beq.w	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d2e:	4a45      	ldr	r2, [pc, #276]	@ (8007e44 <TIM_SlaveTimer_SetConfig+0x17c>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d87b      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d34:	4a44      	ldr	r2, [pc, #272]	@ (8007e48 <TIM_SlaveTimer_SetConfig+0x180>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d07b      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d3a:	4a43      	ldr	r2, [pc, #268]	@ (8007e48 <TIM_SlaveTimer_SetConfig+0x180>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d875      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d40:	4a42      	ldr	r2, [pc, #264]	@ (8007e4c <TIM_SlaveTimer_SetConfig+0x184>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d075      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d46:	4a41      	ldr	r2, [pc, #260]	@ (8007e4c <TIM_SlaveTimer_SetConfig+0x184>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d86f      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007d50:	d06f      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d52:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007d56:	d869      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d58:	2b70      	cmp	r3, #112	@ 0x70
 8007d5a:	d01a      	beq.n	8007d92 <TIM_SlaveTimer_SetConfig+0xca>
 8007d5c:	2b70      	cmp	r3, #112	@ 0x70
 8007d5e:	d865      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d60:	2b60      	cmp	r3, #96	@ 0x60
 8007d62:	d059      	beq.n	8007e18 <TIM_SlaveTimer_SetConfig+0x150>
 8007d64:	2b60      	cmp	r3, #96	@ 0x60
 8007d66:	d861      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d68:	2b50      	cmp	r3, #80	@ 0x50
 8007d6a:	d04b      	beq.n	8007e04 <TIM_SlaveTimer_SetConfig+0x13c>
 8007d6c:	2b50      	cmp	r3, #80	@ 0x50
 8007d6e:	d85d      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d70:	2b40      	cmp	r3, #64	@ 0x40
 8007d72:	d019      	beq.n	8007da8 <TIM_SlaveTimer_SetConfig+0xe0>
 8007d74:	2b40      	cmp	r3, #64	@ 0x40
 8007d76:	d859      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d78:	2b30      	cmp	r3, #48	@ 0x30
 8007d7a:	d05a      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d7c:	2b30      	cmp	r3, #48	@ 0x30
 8007d7e:	d855      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d80:	2b20      	cmp	r3, #32
 8007d82:	d056      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d84:	2b20      	cmp	r3, #32
 8007d86:	d851      	bhi.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d052      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d8c:	2b10      	cmp	r3, #16
 8007d8e:	d050      	beq.n	8007e32 <TIM_SlaveTimer_SetConfig+0x16a>
 8007d90:	e04c      	b.n	8007e2c <TIM_SlaveTimer_SetConfig+0x164>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007da2:	f000 f8b4 	bl	8007f0e <TIM_ETR_SetConfig>
      break;
 8007da6:	e045      	b.n	8007e34 <TIM_SlaveTimer_SetConfig+0x16c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	2b05      	cmp	r3, #5
 8007dae:	d004      	beq.n	8007dba <TIM_SlaveTimer_SetConfig+0xf2>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8007db4:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8007db8:	d101      	bne.n	8007dbe <TIM_SlaveTimer_SetConfig+0xf6>
      {
        return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e03b      	b.n	8007e36 <TIM_SlaveTimer_SetConfig+0x16e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	6a1a      	ldr	r2, [r3, #32]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f022 0201 	bic.w	r2, r2, #1
 8007dd4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007de4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	011b      	lsls	r3, r3, #4
 8007dec:	68ba      	ldr	r2, [r7, #8]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	68ba      	ldr	r2, [r7, #8]
 8007df8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68fa      	ldr	r2, [r7, #12]
 8007e00:	621a      	str	r2, [r3, #32]
      break;
 8007e02:	e017      	b.n	8007e34 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e10:	461a      	mov	r2, r3
 8007e12:	f000 f81d 	bl	8007e50 <TIM_TI1_ConfigInputStage>
      break;
 8007e16:	e00d      	b.n	8007e34 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e24:	461a      	mov	r2, r3
 8007e26:	f000 f842 	bl	8007eae <TIM_TI2_ConfigInputStage>
      break;
 8007e2a:	e003      	b.n	8007e34 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8007e30:	e000      	b.n	8007e34 <TIM_SlaveTimer_SetConfig+0x16c>
      break;
 8007e32:	bf00      	nop
  }

  return status;
 8007e34:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3718      	adds	r7, #24
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	00100070 	.word	0x00100070
 8007e44:	00100040 	.word	0x00100040
 8007e48:	00100030 	.word	0x00100030
 8007e4c:	00100020 	.word	0x00100020

08007e50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6a1b      	ldr	r3, [r3, #32]
 8007e60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	f023 0201 	bic.w	r2, r3, #1
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	699b      	ldr	r3, [r3, #24]
 8007e72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	011b      	lsls	r3, r3, #4
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	f023 030a 	bic.w	r3, r3, #10
 8007e8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e8e:	697a      	ldr	r2, [r7, #20]
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	621a      	str	r2, [r3, #32]
}
 8007ea2:	bf00      	nop
 8007ea4:	371c      	adds	r7, #28
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b087      	sub	sp, #28
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	60f8      	str	r0, [r7, #12]
 8007eb6:	60b9      	str	r1, [r7, #8]
 8007eb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6a1b      	ldr	r3, [r3, #32]
 8007ec4:	f023 0210 	bic.w	r2, r3, #16
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	031b      	lsls	r3, r3, #12
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007eea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	697a      	ldr	r2, [r7, #20]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	621a      	str	r2, [r3, #32]
}
 8007f02:	bf00      	nop
 8007f04:	371c      	adds	r7, #28
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr

08007f0e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f0e:	b480      	push	{r7}
 8007f10:	b087      	sub	sp, #28
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	60f8      	str	r0, [r7, #12]
 8007f16:	60b9      	str	r1, [r7, #8]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f28:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	021a      	lsls	r2, r3, #8
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	431a      	orrs	r2, r3
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	697a      	ldr	r2, [r7, #20]
 8007f40:	609a      	str	r2, [r3, #8]
}
 8007f42:	bf00      	nop
 8007f44:	371c      	adds	r7, #28
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
	...

08007f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d101      	bne.n	8007f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f64:	2302      	movs	r3, #2
 8007f66:	e065      	b.n	8008034 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2202      	movs	r2, #2
 8007f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a2c      	ldr	r2, [pc, #176]	@ (8008040 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d004      	beq.n	8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a2b      	ldr	r2, [pc, #172]	@ (8008044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d108      	bne.n	8007fae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007fa2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8008040 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d018      	beq.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fde:	d013      	beq.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a18      	ldr	r2, [pc, #96]	@ (8008048 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d00e      	beq.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a17      	ldr	r2, [pc, #92]	@ (800804c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d009      	beq.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a12      	ldr	r2, [pc, #72]	@ (8008044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d004      	beq.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a13      	ldr	r2, [pc, #76]	@ (8008050 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d10c      	bne.n	8008022 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800800e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	4313      	orrs	r3, r2
 8008018:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008032:	2300      	movs	r3, #0
}
 8008034:	4618      	mov	r0, r3
 8008036:	3714      	adds	r7, #20
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr
 8008040:	40012c00 	.word	0x40012c00
 8008044:	40013400 	.word	0x40013400
 8008048:	40000400 	.word	0x40000400
 800804c:	40000800 	.word	0x40000800
 8008050:	40014000 	.word	0x40014000

08008054 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e042      	b.n	80080ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800806c:	2b00      	cmp	r3, #0
 800806e:	d106      	bne.n	800807e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7fa fd17 	bl	8002aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2224      	movs	r2, #36	@ 0x24
 8008082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 0201 	bic.w	r2, r2, #1
 8008094:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800809a:	2b00      	cmp	r3, #0
 800809c:	d002      	beq.n	80080a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fb82 	bl	80087a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f8b3 	bl	8008210 <UART_SetConfig>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d101      	bne.n	80080b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e01b      	b.n	80080ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	689a      	ldr	r2, [r3, #8]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f042 0201 	orr.w	r2, r2, #1
 80080e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fc01 	bl	80088ec <UART_CheckIdleState>
 80080ea:	4603      	mov	r3, r0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08a      	sub	sp, #40	@ 0x28
 80080f8:	af02      	add	r7, sp, #8
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	603b      	str	r3, [r7, #0]
 8008100:	4613      	mov	r3, r2
 8008102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800810a:	2b20      	cmp	r3, #32
 800810c:	d17b      	bne.n	8008206 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <HAL_UART_Transmit+0x26>
 8008114:	88fb      	ldrh	r3, [r7, #6]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d101      	bne.n	800811e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e074      	b.n	8008208 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2221      	movs	r2, #33	@ 0x21
 800812a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800812e:	f7fa fed1 	bl	8002ed4 <HAL_GetTick>
 8008132:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	88fa      	ldrh	r2, [r7, #6]
 8008138:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	88fa      	ldrh	r2, [r7, #6]
 8008140:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800814c:	d108      	bne.n	8008160 <HAL_UART_Transmit+0x6c>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d104      	bne.n	8008160 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008156:	2300      	movs	r3, #0
 8008158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	61bb      	str	r3, [r7, #24]
 800815e:	e003      	b.n	8008168 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008164:	2300      	movs	r3, #0
 8008166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008168:	e030      	b.n	80081cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2200      	movs	r2, #0
 8008172:	2180      	movs	r1, #128	@ 0x80
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 fc63 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d005      	beq.n	800818c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2220      	movs	r2, #32
 8008184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e03d      	b.n	8008208 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10b      	bne.n	80081aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	881b      	ldrh	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	3302      	adds	r3, #2
 80081a6:	61bb      	str	r3, [r7, #24]
 80081a8:	e007      	b.n	80081ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	781a      	ldrb	r2, [r3, #0]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	3301      	adds	r3, #1
 80081b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	3b01      	subs	r3, #1
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1c8      	bne.n	800816a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2200      	movs	r2, #0
 80081e0:	2140      	movs	r1, #64	@ 0x40
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f000 fc2c 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d005      	beq.n	80081fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2220      	movs	r2, #32
 80081f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e006      	b.n	8008208 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2220      	movs	r2, #32
 80081fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008202:	2300      	movs	r3, #0
 8008204:	e000      	b.n	8008208 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008206:	2302      	movs	r3, #2
  }
}
 8008208:	4618      	mov	r0, r3
 800820a:	3720      	adds	r7, #32
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008214:	b08c      	sub	sp, #48	@ 0x30
 8008216:	af00      	add	r7, sp, #0
 8008218:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	431a      	orrs	r2, r3
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	431a      	orrs	r2, r3
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	69db      	ldr	r3, [r3, #28]
 8008234:	4313      	orrs	r3, r2
 8008236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	4bab      	ldr	r3, [pc, #684]	@ (80084ec <UART_SetConfig+0x2dc>)
 8008240:	4013      	ands	r3, r2
 8008242:	697a      	ldr	r2, [r7, #20]
 8008244:	6812      	ldr	r2, [r2, #0]
 8008246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008248:	430b      	orrs	r3, r1
 800824a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	68da      	ldr	r2, [r3, #12]
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4aa0      	ldr	r2, [pc, #640]	@ (80084f0 <UART_SetConfig+0x2e0>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d004      	beq.n	800827c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008278:	4313      	orrs	r3, r2
 800827a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008286:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800828a:	697a      	ldr	r2, [r7, #20]
 800828c:	6812      	ldr	r2, [r2, #0]
 800828e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008290:	430b      	orrs	r3, r1
 8008292:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829a:	f023 010f 	bic.w	r1, r3, #15
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	430a      	orrs	r2, r1
 80082a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a91      	ldr	r2, [pc, #580]	@ (80084f4 <UART_SetConfig+0x2e4>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d125      	bne.n	8008300 <UART_SetConfig+0xf0>
 80082b4:	4b90      	ldr	r3, [pc, #576]	@ (80084f8 <UART_SetConfig+0x2e8>)
 80082b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ba:	f003 0303 	and.w	r3, r3, #3
 80082be:	2b03      	cmp	r3, #3
 80082c0:	d81a      	bhi.n	80082f8 <UART_SetConfig+0xe8>
 80082c2:	a201      	add	r2, pc, #4	@ (adr r2, 80082c8 <UART_SetConfig+0xb8>)
 80082c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c8:	080082d9 	.word	0x080082d9
 80082cc:	080082e9 	.word	0x080082e9
 80082d0:	080082e1 	.word	0x080082e1
 80082d4:	080082f1 	.word	0x080082f1
 80082d8:	2301      	movs	r3, #1
 80082da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082de:	e0d6      	b.n	800848e <UART_SetConfig+0x27e>
 80082e0:	2302      	movs	r3, #2
 80082e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e6:	e0d2      	b.n	800848e <UART_SetConfig+0x27e>
 80082e8:	2304      	movs	r3, #4
 80082ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ee:	e0ce      	b.n	800848e <UART_SetConfig+0x27e>
 80082f0:	2308      	movs	r3, #8
 80082f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f6:	e0ca      	b.n	800848e <UART_SetConfig+0x27e>
 80082f8:	2310      	movs	r3, #16
 80082fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082fe:	e0c6      	b.n	800848e <UART_SetConfig+0x27e>
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a7d      	ldr	r2, [pc, #500]	@ (80084fc <UART_SetConfig+0x2ec>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d138      	bne.n	800837c <UART_SetConfig+0x16c>
 800830a:	4b7b      	ldr	r3, [pc, #492]	@ (80084f8 <UART_SetConfig+0x2e8>)
 800830c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008310:	f003 030c 	and.w	r3, r3, #12
 8008314:	2b0c      	cmp	r3, #12
 8008316:	d82d      	bhi.n	8008374 <UART_SetConfig+0x164>
 8008318:	a201      	add	r2, pc, #4	@ (adr r2, 8008320 <UART_SetConfig+0x110>)
 800831a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831e:	bf00      	nop
 8008320:	08008355 	.word	0x08008355
 8008324:	08008375 	.word	0x08008375
 8008328:	08008375 	.word	0x08008375
 800832c:	08008375 	.word	0x08008375
 8008330:	08008365 	.word	0x08008365
 8008334:	08008375 	.word	0x08008375
 8008338:	08008375 	.word	0x08008375
 800833c:	08008375 	.word	0x08008375
 8008340:	0800835d 	.word	0x0800835d
 8008344:	08008375 	.word	0x08008375
 8008348:	08008375 	.word	0x08008375
 800834c:	08008375 	.word	0x08008375
 8008350:	0800836d 	.word	0x0800836d
 8008354:	2300      	movs	r3, #0
 8008356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800835a:	e098      	b.n	800848e <UART_SetConfig+0x27e>
 800835c:	2302      	movs	r3, #2
 800835e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008362:	e094      	b.n	800848e <UART_SetConfig+0x27e>
 8008364:	2304      	movs	r3, #4
 8008366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800836a:	e090      	b.n	800848e <UART_SetConfig+0x27e>
 800836c:	2308      	movs	r3, #8
 800836e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008372:	e08c      	b.n	800848e <UART_SetConfig+0x27e>
 8008374:	2310      	movs	r3, #16
 8008376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800837a:	e088      	b.n	800848e <UART_SetConfig+0x27e>
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a5f      	ldr	r2, [pc, #380]	@ (8008500 <UART_SetConfig+0x2f0>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d125      	bne.n	80083d2 <UART_SetConfig+0x1c2>
 8008386:	4b5c      	ldr	r3, [pc, #368]	@ (80084f8 <UART_SetConfig+0x2e8>)
 8008388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800838c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008390:	2b30      	cmp	r3, #48	@ 0x30
 8008392:	d016      	beq.n	80083c2 <UART_SetConfig+0x1b2>
 8008394:	2b30      	cmp	r3, #48	@ 0x30
 8008396:	d818      	bhi.n	80083ca <UART_SetConfig+0x1ba>
 8008398:	2b20      	cmp	r3, #32
 800839a:	d00a      	beq.n	80083b2 <UART_SetConfig+0x1a2>
 800839c:	2b20      	cmp	r3, #32
 800839e:	d814      	bhi.n	80083ca <UART_SetConfig+0x1ba>
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d002      	beq.n	80083aa <UART_SetConfig+0x19a>
 80083a4:	2b10      	cmp	r3, #16
 80083a6:	d008      	beq.n	80083ba <UART_SetConfig+0x1aa>
 80083a8:	e00f      	b.n	80083ca <UART_SetConfig+0x1ba>
 80083aa:	2300      	movs	r3, #0
 80083ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083b0:	e06d      	b.n	800848e <UART_SetConfig+0x27e>
 80083b2:	2302      	movs	r3, #2
 80083b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083b8:	e069      	b.n	800848e <UART_SetConfig+0x27e>
 80083ba:	2304      	movs	r3, #4
 80083bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083c0:	e065      	b.n	800848e <UART_SetConfig+0x27e>
 80083c2:	2308      	movs	r3, #8
 80083c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083c8:	e061      	b.n	800848e <UART_SetConfig+0x27e>
 80083ca:	2310      	movs	r3, #16
 80083cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083d0:	e05d      	b.n	800848e <UART_SetConfig+0x27e>
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a4b      	ldr	r2, [pc, #300]	@ (8008504 <UART_SetConfig+0x2f4>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d125      	bne.n	8008428 <UART_SetConfig+0x218>
 80083dc:	4b46      	ldr	r3, [pc, #280]	@ (80084f8 <UART_SetConfig+0x2e8>)
 80083de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80083e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80083e8:	d016      	beq.n	8008418 <UART_SetConfig+0x208>
 80083ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80083ec:	d818      	bhi.n	8008420 <UART_SetConfig+0x210>
 80083ee:	2b80      	cmp	r3, #128	@ 0x80
 80083f0:	d00a      	beq.n	8008408 <UART_SetConfig+0x1f8>
 80083f2:	2b80      	cmp	r3, #128	@ 0x80
 80083f4:	d814      	bhi.n	8008420 <UART_SetConfig+0x210>
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d002      	beq.n	8008400 <UART_SetConfig+0x1f0>
 80083fa:	2b40      	cmp	r3, #64	@ 0x40
 80083fc:	d008      	beq.n	8008410 <UART_SetConfig+0x200>
 80083fe:	e00f      	b.n	8008420 <UART_SetConfig+0x210>
 8008400:	2300      	movs	r3, #0
 8008402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008406:	e042      	b.n	800848e <UART_SetConfig+0x27e>
 8008408:	2302      	movs	r3, #2
 800840a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800840e:	e03e      	b.n	800848e <UART_SetConfig+0x27e>
 8008410:	2304      	movs	r3, #4
 8008412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008416:	e03a      	b.n	800848e <UART_SetConfig+0x27e>
 8008418:	2308      	movs	r3, #8
 800841a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800841e:	e036      	b.n	800848e <UART_SetConfig+0x27e>
 8008420:	2310      	movs	r3, #16
 8008422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008426:	e032      	b.n	800848e <UART_SetConfig+0x27e>
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a30      	ldr	r2, [pc, #192]	@ (80084f0 <UART_SetConfig+0x2e0>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d12a      	bne.n	8008488 <UART_SetConfig+0x278>
 8008432:	4b31      	ldr	r3, [pc, #196]	@ (80084f8 <UART_SetConfig+0x2e8>)
 8008434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008438:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800843c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008440:	d01a      	beq.n	8008478 <UART_SetConfig+0x268>
 8008442:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008446:	d81b      	bhi.n	8008480 <UART_SetConfig+0x270>
 8008448:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800844c:	d00c      	beq.n	8008468 <UART_SetConfig+0x258>
 800844e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008452:	d815      	bhi.n	8008480 <UART_SetConfig+0x270>
 8008454:	2b00      	cmp	r3, #0
 8008456:	d003      	beq.n	8008460 <UART_SetConfig+0x250>
 8008458:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800845c:	d008      	beq.n	8008470 <UART_SetConfig+0x260>
 800845e:	e00f      	b.n	8008480 <UART_SetConfig+0x270>
 8008460:	2300      	movs	r3, #0
 8008462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008466:	e012      	b.n	800848e <UART_SetConfig+0x27e>
 8008468:	2302      	movs	r3, #2
 800846a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800846e:	e00e      	b.n	800848e <UART_SetConfig+0x27e>
 8008470:	2304      	movs	r3, #4
 8008472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008476:	e00a      	b.n	800848e <UART_SetConfig+0x27e>
 8008478:	2308      	movs	r3, #8
 800847a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800847e:	e006      	b.n	800848e <UART_SetConfig+0x27e>
 8008480:	2310      	movs	r3, #16
 8008482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008486:	e002      	b.n	800848e <UART_SetConfig+0x27e>
 8008488:	2310      	movs	r3, #16
 800848a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a17      	ldr	r2, [pc, #92]	@ (80084f0 <UART_SetConfig+0x2e0>)
 8008494:	4293      	cmp	r3, r2
 8008496:	f040 80a8 	bne.w	80085ea <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800849a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800849e:	2b08      	cmp	r3, #8
 80084a0:	d834      	bhi.n	800850c <UART_SetConfig+0x2fc>
 80084a2:	a201      	add	r2, pc, #4	@ (adr r2, 80084a8 <UART_SetConfig+0x298>)
 80084a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a8:	080084cd 	.word	0x080084cd
 80084ac:	0800850d 	.word	0x0800850d
 80084b0:	080084d5 	.word	0x080084d5
 80084b4:	0800850d 	.word	0x0800850d
 80084b8:	080084db 	.word	0x080084db
 80084bc:	0800850d 	.word	0x0800850d
 80084c0:	0800850d 	.word	0x0800850d
 80084c4:	0800850d 	.word	0x0800850d
 80084c8:	080084e3 	.word	0x080084e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084cc:	f7fe f8a4 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 80084d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084d2:	e021      	b.n	8008518 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008508 <UART_SetConfig+0x2f8>)
 80084d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084d8:	e01e      	b.n	8008518 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084da:	f7fe f82f 	bl	800653c <HAL_RCC_GetSysClockFreq>
 80084de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084e0:	e01a      	b.n	8008518 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084e8:	e016      	b.n	8008518 <UART_SetConfig+0x308>
 80084ea:	bf00      	nop
 80084ec:	cfff69f3 	.word	0xcfff69f3
 80084f0:	40008000 	.word	0x40008000
 80084f4:	40013800 	.word	0x40013800
 80084f8:	40021000 	.word	0x40021000
 80084fc:	40004400 	.word	0x40004400
 8008500:	40004800 	.word	0x40004800
 8008504:	40004c00 	.word	0x40004c00
 8008508:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008516:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851a:	2b00      	cmp	r3, #0
 800851c:	f000 812a 	beq.w	8008774 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008524:	4a9e      	ldr	r2, [pc, #632]	@ (80087a0 <UART_SetConfig+0x590>)
 8008526:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800852a:	461a      	mov	r2, r3
 800852c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008532:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	685a      	ldr	r2, [r3, #4]
 8008538:	4613      	mov	r3, r2
 800853a:	005b      	lsls	r3, r3, #1
 800853c:	4413      	add	r3, r2
 800853e:	69ba      	ldr	r2, [r7, #24]
 8008540:	429a      	cmp	r2, r3
 8008542:	d305      	bcc.n	8008550 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800854a:	69ba      	ldr	r2, [r7, #24]
 800854c:	429a      	cmp	r2, r3
 800854e:	d903      	bls.n	8008558 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008556:	e10d      	b.n	8008774 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855a:	2200      	movs	r2, #0
 800855c:	60bb      	str	r3, [r7, #8]
 800855e:	60fa      	str	r2, [r7, #12]
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008564:	4a8e      	ldr	r2, [pc, #568]	@ (80087a0 <UART_SetConfig+0x590>)
 8008566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800856a:	b29b      	uxth	r3, r3
 800856c:	2200      	movs	r2, #0
 800856e:	603b      	str	r3, [r7, #0]
 8008570:	607a      	str	r2, [r7, #4]
 8008572:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008576:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800857a:	f7f8 fb3d 	bl	8000bf8 <__aeabi_uldivmod>
 800857e:	4602      	mov	r2, r0
 8008580:	460b      	mov	r3, r1
 8008582:	4610      	mov	r0, r2
 8008584:	4619      	mov	r1, r3
 8008586:	f04f 0200 	mov.w	r2, #0
 800858a:	f04f 0300 	mov.w	r3, #0
 800858e:	020b      	lsls	r3, r1, #8
 8008590:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008594:	0202      	lsls	r2, r0, #8
 8008596:	6979      	ldr	r1, [r7, #20]
 8008598:	6849      	ldr	r1, [r1, #4]
 800859a:	0849      	lsrs	r1, r1, #1
 800859c:	2000      	movs	r0, #0
 800859e:	460c      	mov	r4, r1
 80085a0:	4605      	mov	r5, r0
 80085a2:	eb12 0804 	adds.w	r8, r2, r4
 80085a6:	eb43 0905 	adc.w	r9, r3, r5
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	469a      	mov	sl, r3
 80085b2:	4693      	mov	fp, r2
 80085b4:	4652      	mov	r2, sl
 80085b6:	465b      	mov	r3, fp
 80085b8:	4640      	mov	r0, r8
 80085ba:	4649      	mov	r1, r9
 80085bc:	f7f8 fb1c 	bl	8000bf8 <__aeabi_uldivmod>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	4613      	mov	r3, r2
 80085c6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085ce:	d308      	bcc.n	80085e2 <UART_SetConfig+0x3d2>
 80085d0:	6a3b      	ldr	r3, [r7, #32]
 80085d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085d6:	d204      	bcs.n	80085e2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	6a3a      	ldr	r2, [r7, #32]
 80085de:	60da      	str	r2, [r3, #12]
 80085e0:	e0c8      	b.n	8008774 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085e8:	e0c4      	b.n	8008774 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085f2:	d167      	bne.n	80086c4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80085f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085f8:	2b08      	cmp	r3, #8
 80085fa:	d828      	bhi.n	800864e <UART_SetConfig+0x43e>
 80085fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008604 <UART_SetConfig+0x3f4>)
 80085fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008602:	bf00      	nop
 8008604:	08008629 	.word	0x08008629
 8008608:	08008631 	.word	0x08008631
 800860c:	08008639 	.word	0x08008639
 8008610:	0800864f 	.word	0x0800864f
 8008614:	0800863f 	.word	0x0800863f
 8008618:	0800864f 	.word	0x0800864f
 800861c:	0800864f 	.word	0x0800864f
 8008620:	0800864f 	.word	0x0800864f
 8008624:	08008647 	.word	0x08008647
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008628:	f7fd fff6 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 800862c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800862e:	e014      	b.n	800865a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008630:	f7fe f808 	bl	8006644 <HAL_RCC_GetPCLK2Freq>
 8008634:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008636:	e010      	b.n	800865a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008638:	4b5a      	ldr	r3, [pc, #360]	@ (80087a4 <UART_SetConfig+0x594>)
 800863a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800863c:	e00d      	b.n	800865a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800863e:	f7fd ff7d 	bl	800653c <HAL_RCC_GetSysClockFreq>
 8008642:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008644:	e009      	b.n	800865a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008646:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800864a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800864c:	e005      	b.n	800865a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800864e:	2300      	movs	r3, #0
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008658:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800865a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865c:	2b00      	cmp	r3, #0
 800865e:	f000 8089 	beq.w	8008774 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008666:	4a4e      	ldr	r2, [pc, #312]	@ (80087a0 <UART_SetConfig+0x590>)
 8008668:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800866c:	461a      	mov	r2, r3
 800866e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008670:	fbb3 f3f2 	udiv	r3, r3, r2
 8008674:	005a      	lsls	r2, r3, #1
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	085b      	lsrs	r3, r3, #1
 800867c:	441a      	add	r2, r3
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	fbb2 f3f3 	udiv	r3, r2, r3
 8008686:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008688:	6a3b      	ldr	r3, [r7, #32]
 800868a:	2b0f      	cmp	r3, #15
 800868c:	d916      	bls.n	80086bc <UART_SetConfig+0x4ac>
 800868e:	6a3b      	ldr	r3, [r7, #32]
 8008690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008694:	d212      	bcs.n	80086bc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008696:	6a3b      	ldr	r3, [r7, #32]
 8008698:	b29b      	uxth	r3, r3
 800869a:	f023 030f 	bic.w	r3, r3, #15
 800869e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086a0:	6a3b      	ldr	r3, [r7, #32]
 80086a2:	085b      	lsrs	r3, r3, #1
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	f003 0307 	and.w	r3, r3, #7
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	8bfb      	ldrh	r3, [r7, #30]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	8bfa      	ldrh	r2, [r7, #30]
 80086b8:	60da      	str	r2, [r3, #12]
 80086ba:	e05b      	b.n	8008774 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80086c2:	e057      	b.n	8008774 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80086c8:	2b08      	cmp	r3, #8
 80086ca:	d828      	bhi.n	800871e <UART_SetConfig+0x50e>
 80086cc:	a201      	add	r2, pc, #4	@ (adr r2, 80086d4 <UART_SetConfig+0x4c4>)
 80086ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086d2:	bf00      	nop
 80086d4:	080086f9 	.word	0x080086f9
 80086d8:	08008701 	.word	0x08008701
 80086dc:	08008709 	.word	0x08008709
 80086e0:	0800871f 	.word	0x0800871f
 80086e4:	0800870f 	.word	0x0800870f
 80086e8:	0800871f 	.word	0x0800871f
 80086ec:	0800871f 	.word	0x0800871f
 80086f0:	0800871f 	.word	0x0800871f
 80086f4:	08008717 	.word	0x08008717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086f8:	f7fd ff8e 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 80086fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086fe:	e014      	b.n	800872a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008700:	f7fd ffa0 	bl	8006644 <HAL_RCC_GetPCLK2Freq>
 8008704:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008706:	e010      	b.n	800872a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008708:	4b26      	ldr	r3, [pc, #152]	@ (80087a4 <UART_SetConfig+0x594>)
 800870a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800870c:	e00d      	b.n	800872a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800870e:	f7fd ff15 	bl	800653c <HAL_RCC_GetSysClockFreq>
 8008712:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008714:	e009      	b.n	800872a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800871a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800871c:	e005      	b.n	800872a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800871e:	2300      	movs	r3, #0
 8008720:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008728:	bf00      	nop
    }

    if (pclk != 0U)
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	2b00      	cmp	r3, #0
 800872e:	d021      	beq.n	8008774 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008734:	4a1a      	ldr	r2, [pc, #104]	@ (80087a0 <UART_SetConfig+0x590>)
 8008736:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800873a:	461a      	mov	r2, r3
 800873c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	085b      	lsrs	r3, r3, #1
 8008748:	441a      	add	r2, r3
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008752:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008754:	6a3b      	ldr	r3, [r7, #32]
 8008756:	2b0f      	cmp	r3, #15
 8008758:	d909      	bls.n	800876e <UART_SetConfig+0x55e>
 800875a:	6a3b      	ldr	r3, [r7, #32]
 800875c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008760:	d205      	bcs.n	800876e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008762:	6a3b      	ldr	r3, [r7, #32]
 8008764:	b29a      	uxth	r2, r3
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	60da      	str	r2, [r3, #12]
 800876c:	e002      	b.n	8008774 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	2201      	movs	r2, #1
 8008778:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	2201      	movs	r2, #1
 8008780:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	2200      	movs	r2, #0
 8008788:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2200      	movs	r2, #0
 800878e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008790:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008794:	4618      	mov	r0, r3
 8008796:	3730      	adds	r7, #48	@ 0x30
 8008798:	46bd      	mov	sp, r7
 800879a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800879e:	bf00      	nop
 80087a0:	0800c118 	.word	0x0800c118
 80087a4:	00f42400 	.word	0x00f42400

080087a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b4:	f003 0308 	and.w	r3, r3, #8
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00a      	beq.n	80087d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d6:	f003 0301 	and.w	r3, r3, #1
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00a      	beq.n	80087f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	430a      	orrs	r2, r1
 80087f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00a      	beq.n	8008816 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881a:	f003 0304 	and.w	r3, r3, #4
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00a      	beq.n	8008838 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	430a      	orrs	r2, r1
 8008836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800883c:	f003 0310 	and.w	r3, r3, #16
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00a      	beq.n	800885a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885e:	f003 0320 	and.w	r3, r3, #32
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00a      	beq.n	800887c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	430a      	orrs	r2, r1
 800887a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008884:	2b00      	cmp	r3, #0
 8008886:	d01a      	beq.n	80088be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088a6:	d10a      	bne.n	80088be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	430a      	orrs	r2, r1
 80088bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00a      	beq.n	80088e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	430a      	orrs	r2, r1
 80088de:	605a      	str	r2, [r3, #4]
  }
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b098      	sub	sp, #96	@ 0x60
 80088f0:	af02      	add	r7, sp, #8
 80088f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088fc:	f7fa faea 	bl	8002ed4 <HAL_GetTick>
 8008900:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 0308 	and.w	r3, r3, #8
 800890c:	2b08      	cmp	r3, #8
 800890e:	d12f      	bne.n	8008970 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008910:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008918:	2200      	movs	r2, #0
 800891a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f88e 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d022      	beq.n	8008970 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008932:	e853 3f00 	ldrex	r3, [r3]
 8008936:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800893a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800893e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	461a      	mov	r2, r3
 8008946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008948:	647b      	str	r3, [r7, #68]	@ 0x44
 800894a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800894e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008950:	e841 2300 	strex	r3, r2, [r1]
 8008954:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e6      	bne.n	800892a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2220      	movs	r2, #32
 8008960:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800896c:	2303      	movs	r3, #3
 800896e:	e063      	b.n	8008a38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 0304 	and.w	r3, r3, #4
 800897a:	2b04      	cmp	r3, #4
 800897c:	d149      	bne.n	8008a12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800897e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008982:	9300      	str	r3, [sp, #0]
 8008984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008986:	2200      	movs	r2, #0
 8008988:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 f857 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d03c      	beq.n	8008a12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a0:	e853 3f00 	ldrex	r3, [r3]
 80089a4:	623b      	str	r3, [r7, #32]
   return(result);
 80089a6:	6a3b      	ldr	r3, [r7, #32]
 80089a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	461a      	mov	r2, r3
 80089b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80089b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089be:	e841 2300 	strex	r3, r2, [r1]
 80089c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1e6      	bne.n	8008998 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	3308      	adds	r3, #8
 80089d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f023 0301 	bic.w	r3, r3, #1
 80089e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3308      	adds	r3, #8
 80089e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089ea:	61fa      	str	r2, [r7, #28]
 80089ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ee:	69b9      	ldr	r1, [r7, #24]
 80089f0:	69fa      	ldr	r2, [r7, #28]
 80089f2:	e841 2300 	strex	r3, r2, [r1]
 80089f6:	617b      	str	r3, [r7, #20]
   return(result);
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1e5      	bne.n	80089ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2220      	movs	r2, #32
 8008a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a0e:	2303      	movs	r3, #3
 8008a10:	e012      	b.n	8008a38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2220      	movs	r2, #32
 8008a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2220      	movs	r2, #32
 8008a1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3758      	adds	r7, #88	@ 0x58
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	603b      	str	r3, [r7, #0]
 8008a4c:	4613      	mov	r3, r2
 8008a4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a50:	e04f      	b.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a58:	d04b      	beq.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a5a:	f7fa fa3b 	bl	8002ed4 <HAL_GetTick>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d302      	bcc.n	8008a70 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a70:	2303      	movs	r3, #3
 8008a72:	e04e      	b.n	8008b12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f003 0304 	and.w	r3, r3, #4
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d037      	beq.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	2b80      	cmp	r3, #128	@ 0x80
 8008a86:	d034      	beq.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	2b40      	cmp	r3, #64	@ 0x40
 8008a8c:	d031      	beq.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	69db      	ldr	r3, [r3, #28]
 8008a94:	f003 0308 	and.w	r3, r3, #8
 8008a98:	2b08      	cmp	r3, #8
 8008a9a:	d110      	bne.n	8008abe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2208      	movs	r2, #8
 8008aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008aa4:	68f8      	ldr	r0, [r7, #12]
 8008aa6:	f000 f838 	bl	8008b1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2208      	movs	r2, #8
 8008aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e029      	b.n	8008b12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	69db      	ldr	r3, [r3, #28]
 8008ac4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ac8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008acc:	d111      	bne.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ad6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f000 f81e 	bl	8008b1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2220      	movs	r2, #32
 8008ae2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008aee:	2303      	movs	r3, #3
 8008af0:	e00f      	b.n	8008b12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	69da      	ldr	r2, [r3, #28]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	4013      	ands	r3, r2
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	429a      	cmp	r2, r3
 8008b00:	bf0c      	ite	eq
 8008b02:	2301      	moveq	r3, #1
 8008b04:	2300      	movne	r3, #0
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	461a      	mov	r2, r3
 8008b0a:	79fb      	ldrb	r3, [r7, #7]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d0a0      	beq.n	8008a52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}

08008b1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b095      	sub	sp, #84	@ 0x54
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b2a:	e853 3f00 	ldrex	r3, [r3]
 8008b2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b40:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b42:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b48:	e841 2300 	strex	r3, r2, [r1]
 8008b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1e6      	bne.n	8008b22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	3308      	adds	r3, #8
 8008b5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	e853 3f00 	ldrex	r3, [r3]
 8008b62:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b6a:	f023 0301 	bic.w	r3, r3, #1
 8008b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3308      	adds	r3, #8
 8008b76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b80:	e841 2300 	strex	r3, r2, [r1]
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1e3      	bne.n	8008b54 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d118      	bne.n	8008bc6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	f023 0310 	bic.w	r3, r3, #16
 8008ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	461a      	mov	r2, r3
 8008bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bb2:	61bb      	str	r3, [r7, #24]
 8008bb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb6:	6979      	ldr	r1, [r7, #20]
 8008bb8:	69ba      	ldr	r2, [r7, #24]
 8008bba:	e841 2300 	strex	r3, r2, [r1]
 8008bbe:	613b      	str	r3, [r7, #16]
   return(result);
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1e6      	bne.n	8008b94 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2220      	movs	r2, #32
 8008bca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008bda:	bf00      	nop
 8008bdc:	3754      	adds	r7, #84	@ 0x54
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b085      	sub	sp, #20
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d101      	bne.n	8008bfc <HAL_UARTEx_DisableFifoMode+0x16>
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	e027      	b.n	8008c4c <HAL_UARTEx_DisableFifoMode+0x66>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2224      	movs	r2, #36	@ 0x24
 8008c08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f022 0201 	bic.w	r2, r2, #1
 8008c22:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d101      	bne.n	8008c70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c6c:	2302      	movs	r3, #2
 8008c6e:	e02d      	b.n	8008ccc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2224      	movs	r2, #36	@ 0x24
 8008c7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f022 0201 	bic.w	r2, r2, #1
 8008c96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	430a      	orrs	r2, r1
 8008caa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f84f 	bl	8008d50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2220      	movs	r2, #32
 8008cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e02d      	b.n	8008d48 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2224      	movs	r2, #36	@ 0x24
 8008cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f022 0201 	bic.w	r2, r2, #1
 8008d12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	430a      	orrs	r2, r1
 8008d26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f811 	bl	8008d50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68fa      	ldr	r2, [r7, #12]
 8008d34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b085      	sub	sp, #20
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d108      	bne.n	8008d72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008d70:	e031      	b.n	8008dd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008d72:	2308      	movs	r3, #8
 8008d74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008d76:	2308      	movs	r3, #8
 8008d78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	0e5b      	lsrs	r3, r3, #25
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	f003 0307 	and.w	r3, r3, #7
 8008d88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	0f5b      	lsrs	r3, r3, #29
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	f003 0307 	and.w	r3, r3, #7
 8008d98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
 8008d9c:	7b3a      	ldrb	r2, [r7, #12]
 8008d9e:	4911      	ldr	r1, [pc, #68]	@ (8008de4 <UARTEx_SetNbDataToProcess+0x94>)
 8008da0:	5c8a      	ldrb	r2, [r1, r2]
 8008da2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008da6:	7b3a      	ldrb	r2, [r7, #12]
 8008da8:	490f      	ldr	r1, [pc, #60]	@ (8008de8 <UARTEx_SetNbDataToProcess+0x98>)
 8008daa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008dac:	fb93 f3f2 	sdiv	r3, r3, r2
 8008db0:	b29a      	uxth	r2, r3
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
 8008dba:	7b7a      	ldrb	r2, [r7, #13]
 8008dbc:	4909      	ldr	r1, [pc, #36]	@ (8008de4 <UARTEx_SetNbDataToProcess+0x94>)
 8008dbe:	5c8a      	ldrb	r2, [r1, r2]
 8008dc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008dc4:	7b7a      	ldrb	r2, [r7, #13]
 8008dc6:	4908      	ldr	r1, [pc, #32]	@ (8008de8 <UARTEx_SetNbDataToProcess+0x98>)
 8008dc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008dca:	fb93 f3f2 	sdiv	r3, r3, r2
 8008dce:	b29a      	uxth	r2, r3
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008dd6:	bf00      	nop
 8008dd8:	3714      	adds	r7, #20
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	0800c130 	.word	0x0800c130
 8008de8:	0800c138 	.word	0x0800c138

08008dec <__cvt>:
 8008dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008df0:	ec57 6b10 	vmov	r6, r7, d0
 8008df4:	2f00      	cmp	r7, #0
 8008df6:	460c      	mov	r4, r1
 8008df8:	4619      	mov	r1, r3
 8008dfa:	463b      	mov	r3, r7
 8008dfc:	bfbb      	ittet	lt
 8008dfe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008e02:	461f      	movlt	r7, r3
 8008e04:	2300      	movge	r3, #0
 8008e06:	232d      	movlt	r3, #45	@ 0x2d
 8008e08:	700b      	strb	r3, [r1, #0]
 8008e0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e0c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008e10:	4691      	mov	r9, r2
 8008e12:	f023 0820 	bic.w	r8, r3, #32
 8008e16:	bfbc      	itt	lt
 8008e18:	4632      	movlt	r2, r6
 8008e1a:	4616      	movlt	r6, r2
 8008e1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008e20:	d005      	beq.n	8008e2e <__cvt+0x42>
 8008e22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008e26:	d100      	bne.n	8008e2a <__cvt+0x3e>
 8008e28:	3401      	adds	r4, #1
 8008e2a:	2102      	movs	r1, #2
 8008e2c:	e000      	b.n	8008e30 <__cvt+0x44>
 8008e2e:	2103      	movs	r1, #3
 8008e30:	ab03      	add	r3, sp, #12
 8008e32:	9301      	str	r3, [sp, #4]
 8008e34:	ab02      	add	r3, sp, #8
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	ec47 6b10 	vmov	d0, r6, r7
 8008e3c:	4653      	mov	r3, sl
 8008e3e:	4622      	mov	r2, r4
 8008e40:	f000 ff6e 	bl	8009d20 <_dtoa_r>
 8008e44:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008e48:	4605      	mov	r5, r0
 8008e4a:	d119      	bne.n	8008e80 <__cvt+0x94>
 8008e4c:	f019 0f01 	tst.w	r9, #1
 8008e50:	d00e      	beq.n	8008e70 <__cvt+0x84>
 8008e52:	eb00 0904 	add.w	r9, r0, r4
 8008e56:	2200      	movs	r2, #0
 8008e58:	2300      	movs	r3, #0
 8008e5a:	4630      	mov	r0, r6
 8008e5c:	4639      	mov	r1, r7
 8008e5e:	f7f7 fe5b 	bl	8000b18 <__aeabi_dcmpeq>
 8008e62:	b108      	cbz	r0, 8008e68 <__cvt+0x7c>
 8008e64:	f8cd 900c 	str.w	r9, [sp, #12]
 8008e68:	2230      	movs	r2, #48	@ 0x30
 8008e6a:	9b03      	ldr	r3, [sp, #12]
 8008e6c:	454b      	cmp	r3, r9
 8008e6e:	d31e      	bcc.n	8008eae <__cvt+0xc2>
 8008e70:	9b03      	ldr	r3, [sp, #12]
 8008e72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e74:	1b5b      	subs	r3, r3, r5
 8008e76:	4628      	mov	r0, r5
 8008e78:	6013      	str	r3, [r2, #0]
 8008e7a:	b004      	add	sp, #16
 8008e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008e84:	eb00 0904 	add.w	r9, r0, r4
 8008e88:	d1e5      	bne.n	8008e56 <__cvt+0x6a>
 8008e8a:	7803      	ldrb	r3, [r0, #0]
 8008e8c:	2b30      	cmp	r3, #48	@ 0x30
 8008e8e:	d10a      	bne.n	8008ea6 <__cvt+0xba>
 8008e90:	2200      	movs	r2, #0
 8008e92:	2300      	movs	r3, #0
 8008e94:	4630      	mov	r0, r6
 8008e96:	4639      	mov	r1, r7
 8008e98:	f7f7 fe3e 	bl	8000b18 <__aeabi_dcmpeq>
 8008e9c:	b918      	cbnz	r0, 8008ea6 <__cvt+0xba>
 8008e9e:	f1c4 0401 	rsb	r4, r4, #1
 8008ea2:	f8ca 4000 	str.w	r4, [sl]
 8008ea6:	f8da 3000 	ldr.w	r3, [sl]
 8008eaa:	4499      	add	r9, r3
 8008eac:	e7d3      	b.n	8008e56 <__cvt+0x6a>
 8008eae:	1c59      	adds	r1, r3, #1
 8008eb0:	9103      	str	r1, [sp, #12]
 8008eb2:	701a      	strb	r2, [r3, #0]
 8008eb4:	e7d9      	b.n	8008e6a <__cvt+0x7e>

08008eb6 <__exponent>:
 8008eb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008eb8:	2900      	cmp	r1, #0
 8008eba:	bfba      	itte	lt
 8008ebc:	4249      	neglt	r1, r1
 8008ebe:	232d      	movlt	r3, #45	@ 0x2d
 8008ec0:	232b      	movge	r3, #43	@ 0x2b
 8008ec2:	2909      	cmp	r1, #9
 8008ec4:	7002      	strb	r2, [r0, #0]
 8008ec6:	7043      	strb	r3, [r0, #1]
 8008ec8:	dd29      	ble.n	8008f1e <__exponent+0x68>
 8008eca:	f10d 0307 	add.w	r3, sp, #7
 8008ece:	461d      	mov	r5, r3
 8008ed0:	270a      	movs	r7, #10
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	fbb1 f6f7 	udiv	r6, r1, r7
 8008ed8:	fb07 1416 	mls	r4, r7, r6, r1
 8008edc:	3430      	adds	r4, #48	@ 0x30
 8008ede:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	2c63      	cmp	r4, #99	@ 0x63
 8008ee6:	f103 33ff 	add.w	r3, r3, #4294967295
 8008eea:	4631      	mov	r1, r6
 8008eec:	dcf1      	bgt.n	8008ed2 <__exponent+0x1c>
 8008eee:	3130      	adds	r1, #48	@ 0x30
 8008ef0:	1e94      	subs	r4, r2, #2
 8008ef2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ef6:	1c41      	adds	r1, r0, #1
 8008ef8:	4623      	mov	r3, r4
 8008efa:	42ab      	cmp	r3, r5
 8008efc:	d30a      	bcc.n	8008f14 <__exponent+0x5e>
 8008efe:	f10d 0309 	add.w	r3, sp, #9
 8008f02:	1a9b      	subs	r3, r3, r2
 8008f04:	42ac      	cmp	r4, r5
 8008f06:	bf88      	it	hi
 8008f08:	2300      	movhi	r3, #0
 8008f0a:	3302      	adds	r3, #2
 8008f0c:	4403      	add	r3, r0
 8008f0e:	1a18      	subs	r0, r3, r0
 8008f10:	b003      	add	sp, #12
 8008f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f14:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008f18:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008f1c:	e7ed      	b.n	8008efa <__exponent+0x44>
 8008f1e:	2330      	movs	r3, #48	@ 0x30
 8008f20:	3130      	adds	r1, #48	@ 0x30
 8008f22:	7083      	strb	r3, [r0, #2]
 8008f24:	70c1      	strb	r1, [r0, #3]
 8008f26:	1d03      	adds	r3, r0, #4
 8008f28:	e7f1      	b.n	8008f0e <__exponent+0x58>
	...

08008f2c <_printf_float>:
 8008f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f30:	b08d      	sub	sp, #52	@ 0x34
 8008f32:	460c      	mov	r4, r1
 8008f34:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008f38:	4616      	mov	r6, r2
 8008f3a:	461f      	mov	r7, r3
 8008f3c:	4605      	mov	r5, r0
 8008f3e:	f000 fddf 	bl	8009b00 <_localeconv_r>
 8008f42:	6803      	ldr	r3, [r0, #0]
 8008f44:	9304      	str	r3, [sp, #16]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7f7 f9ba 	bl	80002c0 <strlen>
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f50:	f8d8 3000 	ldr.w	r3, [r8]
 8008f54:	9005      	str	r0, [sp, #20]
 8008f56:	3307      	adds	r3, #7
 8008f58:	f023 0307 	bic.w	r3, r3, #7
 8008f5c:	f103 0208 	add.w	r2, r3, #8
 8008f60:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008f64:	f8d4 b000 	ldr.w	fp, [r4]
 8008f68:	f8c8 2000 	str.w	r2, [r8]
 8008f6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008f74:	9307      	str	r3, [sp, #28]
 8008f76:	f8cd 8018 	str.w	r8, [sp, #24]
 8008f7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008f7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f82:	4b9c      	ldr	r3, [pc, #624]	@ (80091f4 <_printf_float+0x2c8>)
 8008f84:	f04f 32ff 	mov.w	r2, #4294967295
 8008f88:	f7f7 fdf8 	bl	8000b7c <__aeabi_dcmpun>
 8008f8c:	bb70      	cbnz	r0, 8008fec <_printf_float+0xc0>
 8008f8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f92:	4b98      	ldr	r3, [pc, #608]	@ (80091f4 <_printf_float+0x2c8>)
 8008f94:	f04f 32ff 	mov.w	r2, #4294967295
 8008f98:	f7f7 fdd2 	bl	8000b40 <__aeabi_dcmple>
 8008f9c:	bb30      	cbnz	r0, 8008fec <_printf_float+0xc0>
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	4640      	mov	r0, r8
 8008fa4:	4649      	mov	r1, r9
 8008fa6:	f7f7 fdc1 	bl	8000b2c <__aeabi_dcmplt>
 8008faa:	b110      	cbz	r0, 8008fb2 <_printf_float+0x86>
 8008fac:	232d      	movs	r3, #45	@ 0x2d
 8008fae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fb2:	4a91      	ldr	r2, [pc, #580]	@ (80091f8 <_printf_float+0x2cc>)
 8008fb4:	4b91      	ldr	r3, [pc, #580]	@ (80091fc <_printf_float+0x2d0>)
 8008fb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008fba:	bf8c      	ite	hi
 8008fbc:	4690      	movhi	r8, r2
 8008fbe:	4698      	movls	r8, r3
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	f02b 0304 	bic.w	r3, fp, #4
 8008fc8:	6023      	str	r3, [r4, #0]
 8008fca:	f04f 0900 	mov.w	r9, #0
 8008fce:	9700      	str	r7, [sp, #0]
 8008fd0:	4633      	mov	r3, r6
 8008fd2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008fd4:	4621      	mov	r1, r4
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	f000 f9d2 	bl	8009380 <_printf_common>
 8008fdc:	3001      	adds	r0, #1
 8008fde:	f040 808d 	bne.w	80090fc <_printf_float+0x1d0>
 8008fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe6:	b00d      	add	sp, #52	@ 0x34
 8008fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fec:	4642      	mov	r2, r8
 8008fee:	464b      	mov	r3, r9
 8008ff0:	4640      	mov	r0, r8
 8008ff2:	4649      	mov	r1, r9
 8008ff4:	f7f7 fdc2 	bl	8000b7c <__aeabi_dcmpun>
 8008ff8:	b140      	cbz	r0, 800900c <_printf_float+0xe0>
 8008ffa:	464b      	mov	r3, r9
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	bfbc      	itt	lt
 8009000:	232d      	movlt	r3, #45	@ 0x2d
 8009002:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009006:	4a7e      	ldr	r2, [pc, #504]	@ (8009200 <_printf_float+0x2d4>)
 8009008:	4b7e      	ldr	r3, [pc, #504]	@ (8009204 <_printf_float+0x2d8>)
 800900a:	e7d4      	b.n	8008fb6 <_printf_float+0x8a>
 800900c:	6863      	ldr	r3, [r4, #4]
 800900e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009012:	9206      	str	r2, [sp, #24]
 8009014:	1c5a      	adds	r2, r3, #1
 8009016:	d13b      	bne.n	8009090 <_printf_float+0x164>
 8009018:	2306      	movs	r3, #6
 800901a:	6063      	str	r3, [r4, #4]
 800901c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009020:	2300      	movs	r3, #0
 8009022:	6022      	str	r2, [r4, #0]
 8009024:	9303      	str	r3, [sp, #12]
 8009026:	ab0a      	add	r3, sp, #40	@ 0x28
 8009028:	e9cd a301 	strd	sl, r3, [sp, #4]
 800902c:	ab09      	add	r3, sp, #36	@ 0x24
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	6861      	ldr	r1, [r4, #4]
 8009032:	ec49 8b10 	vmov	d0, r8, r9
 8009036:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800903a:	4628      	mov	r0, r5
 800903c:	f7ff fed6 	bl	8008dec <__cvt>
 8009040:	9b06      	ldr	r3, [sp, #24]
 8009042:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009044:	2b47      	cmp	r3, #71	@ 0x47
 8009046:	4680      	mov	r8, r0
 8009048:	d129      	bne.n	800909e <_printf_float+0x172>
 800904a:	1cc8      	adds	r0, r1, #3
 800904c:	db02      	blt.n	8009054 <_printf_float+0x128>
 800904e:	6863      	ldr	r3, [r4, #4]
 8009050:	4299      	cmp	r1, r3
 8009052:	dd41      	ble.n	80090d8 <_printf_float+0x1ac>
 8009054:	f1aa 0a02 	sub.w	sl, sl, #2
 8009058:	fa5f fa8a 	uxtb.w	sl, sl
 800905c:	3901      	subs	r1, #1
 800905e:	4652      	mov	r2, sl
 8009060:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009064:	9109      	str	r1, [sp, #36]	@ 0x24
 8009066:	f7ff ff26 	bl	8008eb6 <__exponent>
 800906a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800906c:	1813      	adds	r3, r2, r0
 800906e:	2a01      	cmp	r2, #1
 8009070:	4681      	mov	r9, r0
 8009072:	6123      	str	r3, [r4, #16]
 8009074:	dc02      	bgt.n	800907c <_printf_float+0x150>
 8009076:	6822      	ldr	r2, [r4, #0]
 8009078:	07d2      	lsls	r2, r2, #31
 800907a:	d501      	bpl.n	8009080 <_printf_float+0x154>
 800907c:	3301      	adds	r3, #1
 800907e:	6123      	str	r3, [r4, #16]
 8009080:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009084:	2b00      	cmp	r3, #0
 8009086:	d0a2      	beq.n	8008fce <_printf_float+0xa2>
 8009088:	232d      	movs	r3, #45	@ 0x2d
 800908a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800908e:	e79e      	b.n	8008fce <_printf_float+0xa2>
 8009090:	9a06      	ldr	r2, [sp, #24]
 8009092:	2a47      	cmp	r2, #71	@ 0x47
 8009094:	d1c2      	bne.n	800901c <_printf_float+0xf0>
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1c0      	bne.n	800901c <_printf_float+0xf0>
 800909a:	2301      	movs	r3, #1
 800909c:	e7bd      	b.n	800901a <_printf_float+0xee>
 800909e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80090a2:	d9db      	bls.n	800905c <_printf_float+0x130>
 80090a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80090a8:	d118      	bne.n	80090dc <_printf_float+0x1b0>
 80090aa:	2900      	cmp	r1, #0
 80090ac:	6863      	ldr	r3, [r4, #4]
 80090ae:	dd0b      	ble.n	80090c8 <_printf_float+0x19c>
 80090b0:	6121      	str	r1, [r4, #16]
 80090b2:	b913      	cbnz	r3, 80090ba <_printf_float+0x18e>
 80090b4:	6822      	ldr	r2, [r4, #0]
 80090b6:	07d0      	lsls	r0, r2, #31
 80090b8:	d502      	bpl.n	80090c0 <_printf_float+0x194>
 80090ba:	3301      	adds	r3, #1
 80090bc:	440b      	add	r3, r1
 80090be:	6123      	str	r3, [r4, #16]
 80090c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80090c2:	f04f 0900 	mov.w	r9, #0
 80090c6:	e7db      	b.n	8009080 <_printf_float+0x154>
 80090c8:	b913      	cbnz	r3, 80090d0 <_printf_float+0x1a4>
 80090ca:	6822      	ldr	r2, [r4, #0]
 80090cc:	07d2      	lsls	r2, r2, #31
 80090ce:	d501      	bpl.n	80090d4 <_printf_float+0x1a8>
 80090d0:	3302      	adds	r3, #2
 80090d2:	e7f4      	b.n	80090be <_printf_float+0x192>
 80090d4:	2301      	movs	r3, #1
 80090d6:	e7f2      	b.n	80090be <_printf_float+0x192>
 80090d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80090dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090de:	4299      	cmp	r1, r3
 80090e0:	db05      	blt.n	80090ee <_printf_float+0x1c2>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	6121      	str	r1, [r4, #16]
 80090e6:	07d8      	lsls	r0, r3, #31
 80090e8:	d5ea      	bpl.n	80090c0 <_printf_float+0x194>
 80090ea:	1c4b      	adds	r3, r1, #1
 80090ec:	e7e7      	b.n	80090be <_printf_float+0x192>
 80090ee:	2900      	cmp	r1, #0
 80090f0:	bfd4      	ite	le
 80090f2:	f1c1 0202 	rsble	r2, r1, #2
 80090f6:	2201      	movgt	r2, #1
 80090f8:	4413      	add	r3, r2
 80090fa:	e7e0      	b.n	80090be <_printf_float+0x192>
 80090fc:	6823      	ldr	r3, [r4, #0]
 80090fe:	055a      	lsls	r2, r3, #21
 8009100:	d407      	bmi.n	8009112 <_printf_float+0x1e6>
 8009102:	6923      	ldr	r3, [r4, #16]
 8009104:	4642      	mov	r2, r8
 8009106:	4631      	mov	r1, r6
 8009108:	4628      	mov	r0, r5
 800910a:	47b8      	blx	r7
 800910c:	3001      	adds	r0, #1
 800910e:	d12b      	bne.n	8009168 <_printf_float+0x23c>
 8009110:	e767      	b.n	8008fe2 <_printf_float+0xb6>
 8009112:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009116:	f240 80dd 	bls.w	80092d4 <_printf_float+0x3a8>
 800911a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800911e:	2200      	movs	r2, #0
 8009120:	2300      	movs	r3, #0
 8009122:	f7f7 fcf9 	bl	8000b18 <__aeabi_dcmpeq>
 8009126:	2800      	cmp	r0, #0
 8009128:	d033      	beq.n	8009192 <_printf_float+0x266>
 800912a:	4a37      	ldr	r2, [pc, #220]	@ (8009208 <_printf_float+0x2dc>)
 800912c:	2301      	movs	r3, #1
 800912e:	4631      	mov	r1, r6
 8009130:	4628      	mov	r0, r5
 8009132:	47b8      	blx	r7
 8009134:	3001      	adds	r0, #1
 8009136:	f43f af54 	beq.w	8008fe2 <_printf_float+0xb6>
 800913a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800913e:	4543      	cmp	r3, r8
 8009140:	db02      	blt.n	8009148 <_printf_float+0x21c>
 8009142:	6823      	ldr	r3, [r4, #0]
 8009144:	07d8      	lsls	r0, r3, #31
 8009146:	d50f      	bpl.n	8009168 <_printf_float+0x23c>
 8009148:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800914c:	4631      	mov	r1, r6
 800914e:	4628      	mov	r0, r5
 8009150:	47b8      	blx	r7
 8009152:	3001      	adds	r0, #1
 8009154:	f43f af45 	beq.w	8008fe2 <_printf_float+0xb6>
 8009158:	f04f 0900 	mov.w	r9, #0
 800915c:	f108 38ff 	add.w	r8, r8, #4294967295
 8009160:	f104 0a1a 	add.w	sl, r4, #26
 8009164:	45c8      	cmp	r8, r9
 8009166:	dc09      	bgt.n	800917c <_printf_float+0x250>
 8009168:	6823      	ldr	r3, [r4, #0]
 800916a:	079b      	lsls	r3, r3, #30
 800916c:	f100 8103 	bmi.w	8009376 <_printf_float+0x44a>
 8009170:	68e0      	ldr	r0, [r4, #12]
 8009172:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009174:	4298      	cmp	r0, r3
 8009176:	bfb8      	it	lt
 8009178:	4618      	movlt	r0, r3
 800917a:	e734      	b.n	8008fe6 <_printf_float+0xba>
 800917c:	2301      	movs	r3, #1
 800917e:	4652      	mov	r2, sl
 8009180:	4631      	mov	r1, r6
 8009182:	4628      	mov	r0, r5
 8009184:	47b8      	blx	r7
 8009186:	3001      	adds	r0, #1
 8009188:	f43f af2b 	beq.w	8008fe2 <_printf_float+0xb6>
 800918c:	f109 0901 	add.w	r9, r9, #1
 8009190:	e7e8      	b.n	8009164 <_printf_float+0x238>
 8009192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009194:	2b00      	cmp	r3, #0
 8009196:	dc39      	bgt.n	800920c <_printf_float+0x2e0>
 8009198:	4a1b      	ldr	r2, [pc, #108]	@ (8009208 <_printf_float+0x2dc>)
 800919a:	2301      	movs	r3, #1
 800919c:	4631      	mov	r1, r6
 800919e:	4628      	mov	r0, r5
 80091a0:	47b8      	blx	r7
 80091a2:	3001      	adds	r0, #1
 80091a4:	f43f af1d 	beq.w	8008fe2 <_printf_float+0xb6>
 80091a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80091ac:	ea59 0303 	orrs.w	r3, r9, r3
 80091b0:	d102      	bne.n	80091b8 <_printf_float+0x28c>
 80091b2:	6823      	ldr	r3, [r4, #0]
 80091b4:	07d9      	lsls	r1, r3, #31
 80091b6:	d5d7      	bpl.n	8009168 <_printf_float+0x23c>
 80091b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091bc:	4631      	mov	r1, r6
 80091be:	4628      	mov	r0, r5
 80091c0:	47b8      	blx	r7
 80091c2:	3001      	adds	r0, #1
 80091c4:	f43f af0d 	beq.w	8008fe2 <_printf_float+0xb6>
 80091c8:	f04f 0a00 	mov.w	sl, #0
 80091cc:	f104 0b1a 	add.w	fp, r4, #26
 80091d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091d2:	425b      	negs	r3, r3
 80091d4:	4553      	cmp	r3, sl
 80091d6:	dc01      	bgt.n	80091dc <_printf_float+0x2b0>
 80091d8:	464b      	mov	r3, r9
 80091da:	e793      	b.n	8009104 <_printf_float+0x1d8>
 80091dc:	2301      	movs	r3, #1
 80091de:	465a      	mov	r2, fp
 80091e0:	4631      	mov	r1, r6
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b8      	blx	r7
 80091e6:	3001      	adds	r0, #1
 80091e8:	f43f aefb 	beq.w	8008fe2 <_printf_float+0xb6>
 80091ec:	f10a 0a01 	add.w	sl, sl, #1
 80091f0:	e7ee      	b.n	80091d0 <_printf_float+0x2a4>
 80091f2:	bf00      	nop
 80091f4:	7fefffff 	.word	0x7fefffff
 80091f8:	0800c144 	.word	0x0800c144
 80091fc:	0800c140 	.word	0x0800c140
 8009200:	0800c14c 	.word	0x0800c14c
 8009204:	0800c148 	.word	0x0800c148
 8009208:	0800c150 	.word	0x0800c150
 800920c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800920e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009212:	4553      	cmp	r3, sl
 8009214:	bfa8      	it	ge
 8009216:	4653      	movge	r3, sl
 8009218:	2b00      	cmp	r3, #0
 800921a:	4699      	mov	r9, r3
 800921c:	dc36      	bgt.n	800928c <_printf_float+0x360>
 800921e:	f04f 0b00 	mov.w	fp, #0
 8009222:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009226:	f104 021a 	add.w	r2, r4, #26
 800922a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800922c:	9306      	str	r3, [sp, #24]
 800922e:	eba3 0309 	sub.w	r3, r3, r9
 8009232:	455b      	cmp	r3, fp
 8009234:	dc31      	bgt.n	800929a <_printf_float+0x36e>
 8009236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009238:	459a      	cmp	sl, r3
 800923a:	dc3a      	bgt.n	80092b2 <_printf_float+0x386>
 800923c:	6823      	ldr	r3, [r4, #0]
 800923e:	07da      	lsls	r2, r3, #31
 8009240:	d437      	bmi.n	80092b2 <_printf_float+0x386>
 8009242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009244:	ebaa 0903 	sub.w	r9, sl, r3
 8009248:	9b06      	ldr	r3, [sp, #24]
 800924a:	ebaa 0303 	sub.w	r3, sl, r3
 800924e:	4599      	cmp	r9, r3
 8009250:	bfa8      	it	ge
 8009252:	4699      	movge	r9, r3
 8009254:	f1b9 0f00 	cmp.w	r9, #0
 8009258:	dc33      	bgt.n	80092c2 <_printf_float+0x396>
 800925a:	f04f 0800 	mov.w	r8, #0
 800925e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009262:	f104 0b1a 	add.w	fp, r4, #26
 8009266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009268:	ebaa 0303 	sub.w	r3, sl, r3
 800926c:	eba3 0309 	sub.w	r3, r3, r9
 8009270:	4543      	cmp	r3, r8
 8009272:	f77f af79 	ble.w	8009168 <_printf_float+0x23c>
 8009276:	2301      	movs	r3, #1
 8009278:	465a      	mov	r2, fp
 800927a:	4631      	mov	r1, r6
 800927c:	4628      	mov	r0, r5
 800927e:	47b8      	blx	r7
 8009280:	3001      	adds	r0, #1
 8009282:	f43f aeae 	beq.w	8008fe2 <_printf_float+0xb6>
 8009286:	f108 0801 	add.w	r8, r8, #1
 800928a:	e7ec      	b.n	8009266 <_printf_float+0x33a>
 800928c:	4642      	mov	r2, r8
 800928e:	4631      	mov	r1, r6
 8009290:	4628      	mov	r0, r5
 8009292:	47b8      	blx	r7
 8009294:	3001      	adds	r0, #1
 8009296:	d1c2      	bne.n	800921e <_printf_float+0x2f2>
 8009298:	e6a3      	b.n	8008fe2 <_printf_float+0xb6>
 800929a:	2301      	movs	r3, #1
 800929c:	4631      	mov	r1, r6
 800929e:	4628      	mov	r0, r5
 80092a0:	9206      	str	r2, [sp, #24]
 80092a2:	47b8      	blx	r7
 80092a4:	3001      	adds	r0, #1
 80092a6:	f43f ae9c 	beq.w	8008fe2 <_printf_float+0xb6>
 80092aa:	9a06      	ldr	r2, [sp, #24]
 80092ac:	f10b 0b01 	add.w	fp, fp, #1
 80092b0:	e7bb      	b.n	800922a <_printf_float+0x2fe>
 80092b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092b6:	4631      	mov	r1, r6
 80092b8:	4628      	mov	r0, r5
 80092ba:	47b8      	blx	r7
 80092bc:	3001      	adds	r0, #1
 80092be:	d1c0      	bne.n	8009242 <_printf_float+0x316>
 80092c0:	e68f      	b.n	8008fe2 <_printf_float+0xb6>
 80092c2:	9a06      	ldr	r2, [sp, #24]
 80092c4:	464b      	mov	r3, r9
 80092c6:	4442      	add	r2, r8
 80092c8:	4631      	mov	r1, r6
 80092ca:	4628      	mov	r0, r5
 80092cc:	47b8      	blx	r7
 80092ce:	3001      	adds	r0, #1
 80092d0:	d1c3      	bne.n	800925a <_printf_float+0x32e>
 80092d2:	e686      	b.n	8008fe2 <_printf_float+0xb6>
 80092d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80092d8:	f1ba 0f01 	cmp.w	sl, #1
 80092dc:	dc01      	bgt.n	80092e2 <_printf_float+0x3b6>
 80092de:	07db      	lsls	r3, r3, #31
 80092e0:	d536      	bpl.n	8009350 <_printf_float+0x424>
 80092e2:	2301      	movs	r3, #1
 80092e4:	4642      	mov	r2, r8
 80092e6:	4631      	mov	r1, r6
 80092e8:	4628      	mov	r0, r5
 80092ea:	47b8      	blx	r7
 80092ec:	3001      	adds	r0, #1
 80092ee:	f43f ae78 	beq.w	8008fe2 <_printf_float+0xb6>
 80092f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092f6:	4631      	mov	r1, r6
 80092f8:	4628      	mov	r0, r5
 80092fa:	47b8      	blx	r7
 80092fc:	3001      	adds	r0, #1
 80092fe:	f43f ae70 	beq.w	8008fe2 <_printf_float+0xb6>
 8009302:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009306:	2200      	movs	r2, #0
 8009308:	2300      	movs	r3, #0
 800930a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800930e:	f7f7 fc03 	bl	8000b18 <__aeabi_dcmpeq>
 8009312:	b9c0      	cbnz	r0, 8009346 <_printf_float+0x41a>
 8009314:	4653      	mov	r3, sl
 8009316:	f108 0201 	add.w	r2, r8, #1
 800931a:	4631      	mov	r1, r6
 800931c:	4628      	mov	r0, r5
 800931e:	47b8      	blx	r7
 8009320:	3001      	adds	r0, #1
 8009322:	d10c      	bne.n	800933e <_printf_float+0x412>
 8009324:	e65d      	b.n	8008fe2 <_printf_float+0xb6>
 8009326:	2301      	movs	r3, #1
 8009328:	465a      	mov	r2, fp
 800932a:	4631      	mov	r1, r6
 800932c:	4628      	mov	r0, r5
 800932e:	47b8      	blx	r7
 8009330:	3001      	adds	r0, #1
 8009332:	f43f ae56 	beq.w	8008fe2 <_printf_float+0xb6>
 8009336:	f108 0801 	add.w	r8, r8, #1
 800933a:	45d0      	cmp	r8, sl
 800933c:	dbf3      	blt.n	8009326 <_printf_float+0x3fa>
 800933e:	464b      	mov	r3, r9
 8009340:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009344:	e6df      	b.n	8009106 <_printf_float+0x1da>
 8009346:	f04f 0800 	mov.w	r8, #0
 800934a:	f104 0b1a 	add.w	fp, r4, #26
 800934e:	e7f4      	b.n	800933a <_printf_float+0x40e>
 8009350:	2301      	movs	r3, #1
 8009352:	4642      	mov	r2, r8
 8009354:	e7e1      	b.n	800931a <_printf_float+0x3ee>
 8009356:	2301      	movs	r3, #1
 8009358:	464a      	mov	r2, r9
 800935a:	4631      	mov	r1, r6
 800935c:	4628      	mov	r0, r5
 800935e:	47b8      	blx	r7
 8009360:	3001      	adds	r0, #1
 8009362:	f43f ae3e 	beq.w	8008fe2 <_printf_float+0xb6>
 8009366:	f108 0801 	add.w	r8, r8, #1
 800936a:	68e3      	ldr	r3, [r4, #12]
 800936c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800936e:	1a5b      	subs	r3, r3, r1
 8009370:	4543      	cmp	r3, r8
 8009372:	dcf0      	bgt.n	8009356 <_printf_float+0x42a>
 8009374:	e6fc      	b.n	8009170 <_printf_float+0x244>
 8009376:	f04f 0800 	mov.w	r8, #0
 800937a:	f104 0919 	add.w	r9, r4, #25
 800937e:	e7f4      	b.n	800936a <_printf_float+0x43e>

08009380 <_printf_common>:
 8009380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009384:	4616      	mov	r6, r2
 8009386:	4698      	mov	r8, r3
 8009388:	688a      	ldr	r2, [r1, #8]
 800938a:	690b      	ldr	r3, [r1, #16]
 800938c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009390:	4293      	cmp	r3, r2
 8009392:	bfb8      	it	lt
 8009394:	4613      	movlt	r3, r2
 8009396:	6033      	str	r3, [r6, #0]
 8009398:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800939c:	4607      	mov	r7, r0
 800939e:	460c      	mov	r4, r1
 80093a0:	b10a      	cbz	r2, 80093a6 <_printf_common+0x26>
 80093a2:	3301      	adds	r3, #1
 80093a4:	6033      	str	r3, [r6, #0]
 80093a6:	6823      	ldr	r3, [r4, #0]
 80093a8:	0699      	lsls	r1, r3, #26
 80093aa:	bf42      	ittt	mi
 80093ac:	6833      	ldrmi	r3, [r6, #0]
 80093ae:	3302      	addmi	r3, #2
 80093b0:	6033      	strmi	r3, [r6, #0]
 80093b2:	6825      	ldr	r5, [r4, #0]
 80093b4:	f015 0506 	ands.w	r5, r5, #6
 80093b8:	d106      	bne.n	80093c8 <_printf_common+0x48>
 80093ba:	f104 0a19 	add.w	sl, r4, #25
 80093be:	68e3      	ldr	r3, [r4, #12]
 80093c0:	6832      	ldr	r2, [r6, #0]
 80093c2:	1a9b      	subs	r3, r3, r2
 80093c4:	42ab      	cmp	r3, r5
 80093c6:	dc26      	bgt.n	8009416 <_printf_common+0x96>
 80093c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80093cc:	6822      	ldr	r2, [r4, #0]
 80093ce:	3b00      	subs	r3, #0
 80093d0:	bf18      	it	ne
 80093d2:	2301      	movne	r3, #1
 80093d4:	0692      	lsls	r2, r2, #26
 80093d6:	d42b      	bmi.n	8009430 <_printf_common+0xb0>
 80093d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80093dc:	4641      	mov	r1, r8
 80093de:	4638      	mov	r0, r7
 80093e0:	47c8      	blx	r9
 80093e2:	3001      	adds	r0, #1
 80093e4:	d01e      	beq.n	8009424 <_printf_common+0xa4>
 80093e6:	6823      	ldr	r3, [r4, #0]
 80093e8:	6922      	ldr	r2, [r4, #16]
 80093ea:	f003 0306 	and.w	r3, r3, #6
 80093ee:	2b04      	cmp	r3, #4
 80093f0:	bf02      	ittt	eq
 80093f2:	68e5      	ldreq	r5, [r4, #12]
 80093f4:	6833      	ldreq	r3, [r6, #0]
 80093f6:	1aed      	subeq	r5, r5, r3
 80093f8:	68a3      	ldr	r3, [r4, #8]
 80093fa:	bf0c      	ite	eq
 80093fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009400:	2500      	movne	r5, #0
 8009402:	4293      	cmp	r3, r2
 8009404:	bfc4      	itt	gt
 8009406:	1a9b      	subgt	r3, r3, r2
 8009408:	18ed      	addgt	r5, r5, r3
 800940a:	2600      	movs	r6, #0
 800940c:	341a      	adds	r4, #26
 800940e:	42b5      	cmp	r5, r6
 8009410:	d11a      	bne.n	8009448 <_printf_common+0xc8>
 8009412:	2000      	movs	r0, #0
 8009414:	e008      	b.n	8009428 <_printf_common+0xa8>
 8009416:	2301      	movs	r3, #1
 8009418:	4652      	mov	r2, sl
 800941a:	4641      	mov	r1, r8
 800941c:	4638      	mov	r0, r7
 800941e:	47c8      	blx	r9
 8009420:	3001      	adds	r0, #1
 8009422:	d103      	bne.n	800942c <_printf_common+0xac>
 8009424:	f04f 30ff 	mov.w	r0, #4294967295
 8009428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800942c:	3501      	adds	r5, #1
 800942e:	e7c6      	b.n	80093be <_printf_common+0x3e>
 8009430:	18e1      	adds	r1, r4, r3
 8009432:	1c5a      	adds	r2, r3, #1
 8009434:	2030      	movs	r0, #48	@ 0x30
 8009436:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800943a:	4422      	add	r2, r4
 800943c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009440:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009444:	3302      	adds	r3, #2
 8009446:	e7c7      	b.n	80093d8 <_printf_common+0x58>
 8009448:	2301      	movs	r3, #1
 800944a:	4622      	mov	r2, r4
 800944c:	4641      	mov	r1, r8
 800944e:	4638      	mov	r0, r7
 8009450:	47c8      	blx	r9
 8009452:	3001      	adds	r0, #1
 8009454:	d0e6      	beq.n	8009424 <_printf_common+0xa4>
 8009456:	3601      	adds	r6, #1
 8009458:	e7d9      	b.n	800940e <_printf_common+0x8e>
	...

0800945c <_printf_i>:
 800945c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009460:	7e0f      	ldrb	r7, [r1, #24]
 8009462:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009464:	2f78      	cmp	r7, #120	@ 0x78
 8009466:	4691      	mov	r9, r2
 8009468:	4680      	mov	r8, r0
 800946a:	460c      	mov	r4, r1
 800946c:	469a      	mov	sl, r3
 800946e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009472:	d807      	bhi.n	8009484 <_printf_i+0x28>
 8009474:	2f62      	cmp	r7, #98	@ 0x62
 8009476:	d80a      	bhi.n	800948e <_printf_i+0x32>
 8009478:	2f00      	cmp	r7, #0
 800947a:	f000 80d1 	beq.w	8009620 <_printf_i+0x1c4>
 800947e:	2f58      	cmp	r7, #88	@ 0x58
 8009480:	f000 80b8 	beq.w	80095f4 <_printf_i+0x198>
 8009484:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009488:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800948c:	e03a      	b.n	8009504 <_printf_i+0xa8>
 800948e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009492:	2b15      	cmp	r3, #21
 8009494:	d8f6      	bhi.n	8009484 <_printf_i+0x28>
 8009496:	a101      	add	r1, pc, #4	@ (adr r1, 800949c <_printf_i+0x40>)
 8009498:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800949c:	080094f5 	.word	0x080094f5
 80094a0:	08009509 	.word	0x08009509
 80094a4:	08009485 	.word	0x08009485
 80094a8:	08009485 	.word	0x08009485
 80094ac:	08009485 	.word	0x08009485
 80094b0:	08009485 	.word	0x08009485
 80094b4:	08009509 	.word	0x08009509
 80094b8:	08009485 	.word	0x08009485
 80094bc:	08009485 	.word	0x08009485
 80094c0:	08009485 	.word	0x08009485
 80094c4:	08009485 	.word	0x08009485
 80094c8:	08009607 	.word	0x08009607
 80094cc:	08009533 	.word	0x08009533
 80094d0:	080095c1 	.word	0x080095c1
 80094d4:	08009485 	.word	0x08009485
 80094d8:	08009485 	.word	0x08009485
 80094dc:	08009629 	.word	0x08009629
 80094e0:	08009485 	.word	0x08009485
 80094e4:	08009533 	.word	0x08009533
 80094e8:	08009485 	.word	0x08009485
 80094ec:	08009485 	.word	0x08009485
 80094f0:	080095c9 	.word	0x080095c9
 80094f4:	6833      	ldr	r3, [r6, #0]
 80094f6:	1d1a      	adds	r2, r3, #4
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	6032      	str	r2, [r6, #0]
 80094fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009500:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009504:	2301      	movs	r3, #1
 8009506:	e09c      	b.n	8009642 <_printf_i+0x1e6>
 8009508:	6833      	ldr	r3, [r6, #0]
 800950a:	6820      	ldr	r0, [r4, #0]
 800950c:	1d19      	adds	r1, r3, #4
 800950e:	6031      	str	r1, [r6, #0]
 8009510:	0606      	lsls	r6, r0, #24
 8009512:	d501      	bpl.n	8009518 <_printf_i+0xbc>
 8009514:	681d      	ldr	r5, [r3, #0]
 8009516:	e003      	b.n	8009520 <_printf_i+0xc4>
 8009518:	0645      	lsls	r5, r0, #25
 800951a:	d5fb      	bpl.n	8009514 <_printf_i+0xb8>
 800951c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009520:	2d00      	cmp	r5, #0
 8009522:	da03      	bge.n	800952c <_printf_i+0xd0>
 8009524:	232d      	movs	r3, #45	@ 0x2d
 8009526:	426d      	negs	r5, r5
 8009528:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800952c:	4858      	ldr	r0, [pc, #352]	@ (8009690 <_printf_i+0x234>)
 800952e:	230a      	movs	r3, #10
 8009530:	e011      	b.n	8009556 <_printf_i+0xfa>
 8009532:	6821      	ldr	r1, [r4, #0]
 8009534:	6833      	ldr	r3, [r6, #0]
 8009536:	0608      	lsls	r0, r1, #24
 8009538:	f853 5b04 	ldr.w	r5, [r3], #4
 800953c:	d402      	bmi.n	8009544 <_printf_i+0xe8>
 800953e:	0649      	lsls	r1, r1, #25
 8009540:	bf48      	it	mi
 8009542:	b2ad      	uxthmi	r5, r5
 8009544:	2f6f      	cmp	r7, #111	@ 0x6f
 8009546:	4852      	ldr	r0, [pc, #328]	@ (8009690 <_printf_i+0x234>)
 8009548:	6033      	str	r3, [r6, #0]
 800954a:	bf14      	ite	ne
 800954c:	230a      	movne	r3, #10
 800954e:	2308      	moveq	r3, #8
 8009550:	2100      	movs	r1, #0
 8009552:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009556:	6866      	ldr	r6, [r4, #4]
 8009558:	60a6      	str	r6, [r4, #8]
 800955a:	2e00      	cmp	r6, #0
 800955c:	db05      	blt.n	800956a <_printf_i+0x10e>
 800955e:	6821      	ldr	r1, [r4, #0]
 8009560:	432e      	orrs	r6, r5
 8009562:	f021 0104 	bic.w	r1, r1, #4
 8009566:	6021      	str	r1, [r4, #0]
 8009568:	d04b      	beq.n	8009602 <_printf_i+0x1a6>
 800956a:	4616      	mov	r6, r2
 800956c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009570:	fb03 5711 	mls	r7, r3, r1, r5
 8009574:	5dc7      	ldrb	r7, [r0, r7]
 8009576:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800957a:	462f      	mov	r7, r5
 800957c:	42bb      	cmp	r3, r7
 800957e:	460d      	mov	r5, r1
 8009580:	d9f4      	bls.n	800956c <_printf_i+0x110>
 8009582:	2b08      	cmp	r3, #8
 8009584:	d10b      	bne.n	800959e <_printf_i+0x142>
 8009586:	6823      	ldr	r3, [r4, #0]
 8009588:	07df      	lsls	r7, r3, #31
 800958a:	d508      	bpl.n	800959e <_printf_i+0x142>
 800958c:	6923      	ldr	r3, [r4, #16]
 800958e:	6861      	ldr	r1, [r4, #4]
 8009590:	4299      	cmp	r1, r3
 8009592:	bfde      	ittt	le
 8009594:	2330      	movle	r3, #48	@ 0x30
 8009596:	f806 3c01 	strble.w	r3, [r6, #-1]
 800959a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800959e:	1b92      	subs	r2, r2, r6
 80095a0:	6122      	str	r2, [r4, #16]
 80095a2:	f8cd a000 	str.w	sl, [sp]
 80095a6:	464b      	mov	r3, r9
 80095a8:	aa03      	add	r2, sp, #12
 80095aa:	4621      	mov	r1, r4
 80095ac:	4640      	mov	r0, r8
 80095ae:	f7ff fee7 	bl	8009380 <_printf_common>
 80095b2:	3001      	adds	r0, #1
 80095b4:	d14a      	bne.n	800964c <_printf_i+0x1f0>
 80095b6:	f04f 30ff 	mov.w	r0, #4294967295
 80095ba:	b004      	add	sp, #16
 80095bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	f043 0320 	orr.w	r3, r3, #32
 80095c6:	6023      	str	r3, [r4, #0]
 80095c8:	4832      	ldr	r0, [pc, #200]	@ (8009694 <_printf_i+0x238>)
 80095ca:	2778      	movs	r7, #120	@ 0x78
 80095cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	6831      	ldr	r1, [r6, #0]
 80095d4:	061f      	lsls	r7, r3, #24
 80095d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80095da:	d402      	bmi.n	80095e2 <_printf_i+0x186>
 80095dc:	065f      	lsls	r7, r3, #25
 80095de:	bf48      	it	mi
 80095e0:	b2ad      	uxthmi	r5, r5
 80095e2:	6031      	str	r1, [r6, #0]
 80095e4:	07d9      	lsls	r1, r3, #31
 80095e6:	bf44      	itt	mi
 80095e8:	f043 0320 	orrmi.w	r3, r3, #32
 80095ec:	6023      	strmi	r3, [r4, #0]
 80095ee:	b11d      	cbz	r5, 80095f8 <_printf_i+0x19c>
 80095f0:	2310      	movs	r3, #16
 80095f2:	e7ad      	b.n	8009550 <_printf_i+0xf4>
 80095f4:	4826      	ldr	r0, [pc, #152]	@ (8009690 <_printf_i+0x234>)
 80095f6:	e7e9      	b.n	80095cc <_printf_i+0x170>
 80095f8:	6823      	ldr	r3, [r4, #0]
 80095fa:	f023 0320 	bic.w	r3, r3, #32
 80095fe:	6023      	str	r3, [r4, #0]
 8009600:	e7f6      	b.n	80095f0 <_printf_i+0x194>
 8009602:	4616      	mov	r6, r2
 8009604:	e7bd      	b.n	8009582 <_printf_i+0x126>
 8009606:	6833      	ldr	r3, [r6, #0]
 8009608:	6825      	ldr	r5, [r4, #0]
 800960a:	6961      	ldr	r1, [r4, #20]
 800960c:	1d18      	adds	r0, r3, #4
 800960e:	6030      	str	r0, [r6, #0]
 8009610:	062e      	lsls	r6, r5, #24
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	d501      	bpl.n	800961a <_printf_i+0x1be>
 8009616:	6019      	str	r1, [r3, #0]
 8009618:	e002      	b.n	8009620 <_printf_i+0x1c4>
 800961a:	0668      	lsls	r0, r5, #25
 800961c:	d5fb      	bpl.n	8009616 <_printf_i+0x1ba>
 800961e:	8019      	strh	r1, [r3, #0]
 8009620:	2300      	movs	r3, #0
 8009622:	6123      	str	r3, [r4, #16]
 8009624:	4616      	mov	r6, r2
 8009626:	e7bc      	b.n	80095a2 <_printf_i+0x146>
 8009628:	6833      	ldr	r3, [r6, #0]
 800962a:	1d1a      	adds	r2, r3, #4
 800962c:	6032      	str	r2, [r6, #0]
 800962e:	681e      	ldr	r6, [r3, #0]
 8009630:	6862      	ldr	r2, [r4, #4]
 8009632:	2100      	movs	r1, #0
 8009634:	4630      	mov	r0, r6
 8009636:	f7f6 fdf3 	bl	8000220 <memchr>
 800963a:	b108      	cbz	r0, 8009640 <_printf_i+0x1e4>
 800963c:	1b80      	subs	r0, r0, r6
 800963e:	6060      	str	r0, [r4, #4]
 8009640:	6863      	ldr	r3, [r4, #4]
 8009642:	6123      	str	r3, [r4, #16]
 8009644:	2300      	movs	r3, #0
 8009646:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800964a:	e7aa      	b.n	80095a2 <_printf_i+0x146>
 800964c:	6923      	ldr	r3, [r4, #16]
 800964e:	4632      	mov	r2, r6
 8009650:	4649      	mov	r1, r9
 8009652:	4640      	mov	r0, r8
 8009654:	47d0      	blx	sl
 8009656:	3001      	adds	r0, #1
 8009658:	d0ad      	beq.n	80095b6 <_printf_i+0x15a>
 800965a:	6823      	ldr	r3, [r4, #0]
 800965c:	079b      	lsls	r3, r3, #30
 800965e:	d413      	bmi.n	8009688 <_printf_i+0x22c>
 8009660:	68e0      	ldr	r0, [r4, #12]
 8009662:	9b03      	ldr	r3, [sp, #12]
 8009664:	4298      	cmp	r0, r3
 8009666:	bfb8      	it	lt
 8009668:	4618      	movlt	r0, r3
 800966a:	e7a6      	b.n	80095ba <_printf_i+0x15e>
 800966c:	2301      	movs	r3, #1
 800966e:	4632      	mov	r2, r6
 8009670:	4649      	mov	r1, r9
 8009672:	4640      	mov	r0, r8
 8009674:	47d0      	blx	sl
 8009676:	3001      	adds	r0, #1
 8009678:	d09d      	beq.n	80095b6 <_printf_i+0x15a>
 800967a:	3501      	adds	r5, #1
 800967c:	68e3      	ldr	r3, [r4, #12]
 800967e:	9903      	ldr	r1, [sp, #12]
 8009680:	1a5b      	subs	r3, r3, r1
 8009682:	42ab      	cmp	r3, r5
 8009684:	dcf2      	bgt.n	800966c <_printf_i+0x210>
 8009686:	e7eb      	b.n	8009660 <_printf_i+0x204>
 8009688:	2500      	movs	r5, #0
 800968a:	f104 0619 	add.w	r6, r4, #25
 800968e:	e7f5      	b.n	800967c <_printf_i+0x220>
 8009690:	0800c152 	.word	0x0800c152
 8009694:	0800c163 	.word	0x0800c163

08009698 <std>:
 8009698:	2300      	movs	r3, #0
 800969a:	b510      	push	{r4, lr}
 800969c:	4604      	mov	r4, r0
 800969e:	e9c0 3300 	strd	r3, r3, [r0]
 80096a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096a6:	6083      	str	r3, [r0, #8]
 80096a8:	8181      	strh	r1, [r0, #12]
 80096aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80096ac:	81c2      	strh	r2, [r0, #14]
 80096ae:	6183      	str	r3, [r0, #24]
 80096b0:	4619      	mov	r1, r3
 80096b2:	2208      	movs	r2, #8
 80096b4:	305c      	adds	r0, #92	@ 0x5c
 80096b6:	f000 fa1b 	bl	8009af0 <memset>
 80096ba:	4b0d      	ldr	r3, [pc, #52]	@ (80096f0 <std+0x58>)
 80096bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80096be:	4b0d      	ldr	r3, [pc, #52]	@ (80096f4 <std+0x5c>)
 80096c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80096c2:	4b0d      	ldr	r3, [pc, #52]	@ (80096f8 <std+0x60>)
 80096c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80096c6:	4b0d      	ldr	r3, [pc, #52]	@ (80096fc <std+0x64>)
 80096c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80096ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009700 <std+0x68>)
 80096cc:	6224      	str	r4, [r4, #32]
 80096ce:	429c      	cmp	r4, r3
 80096d0:	d006      	beq.n	80096e0 <std+0x48>
 80096d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80096d6:	4294      	cmp	r4, r2
 80096d8:	d002      	beq.n	80096e0 <std+0x48>
 80096da:	33d0      	adds	r3, #208	@ 0xd0
 80096dc:	429c      	cmp	r4, r3
 80096de:	d105      	bne.n	80096ec <std+0x54>
 80096e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80096e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096e8:	f000 ba7e 	b.w	8009be8 <__retarget_lock_init_recursive>
 80096ec:	bd10      	pop	{r4, pc}
 80096ee:	bf00      	nop
 80096f0:	08009941 	.word	0x08009941
 80096f4:	08009963 	.word	0x08009963
 80096f8:	0800999b 	.word	0x0800999b
 80096fc:	080099bf 	.word	0x080099bf
 8009700:	2000056c 	.word	0x2000056c

08009704 <stdio_exit_handler>:
 8009704:	4a02      	ldr	r2, [pc, #8]	@ (8009710 <stdio_exit_handler+0xc>)
 8009706:	4903      	ldr	r1, [pc, #12]	@ (8009714 <stdio_exit_handler+0x10>)
 8009708:	4803      	ldr	r0, [pc, #12]	@ (8009718 <stdio_exit_handler+0x14>)
 800970a:	f000 b869 	b.w	80097e0 <_fwalk_sglue>
 800970e:	bf00      	nop
 8009710:	20000010 	.word	0x20000010
 8009714:	0800b7f1 	.word	0x0800b7f1
 8009718:	20000020 	.word	0x20000020

0800971c <cleanup_stdio>:
 800971c:	6841      	ldr	r1, [r0, #4]
 800971e:	4b0c      	ldr	r3, [pc, #48]	@ (8009750 <cleanup_stdio+0x34>)
 8009720:	4299      	cmp	r1, r3
 8009722:	b510      	push	{r4, lr}
 8009724:	4604      	mov	r4, r0
 8009726:	d001      	beq.n	800972c <cleanup_stdio+0x10>
 8009728:	f002 f862 	bl	800b7f0 <_fflush_r>
 800972c:	68a1      	ldr	r1, [r4, #8]
 800972e:	4b09      	ldr	r3, [pc, #36]	@ (8009754 <cleanup_stdio+0x38>)
 8009730:	4299      	cmp	r1, r3
 8009732:	d002      	beq.n	800973a <cleanup_stdio+0x1e>
 8009734:	4620      	mov	r0, r4
 8009736:	f002 f85b 	bl	800b7f0 <_fflush_r>
 800973a:	68e1      	ldr	r1, [r4, #12]
 800973c:	4b06      	ldr	r3, [pc, #24]	@ (8009758 <cleanup_stdio+0x3c>)
 800973e:	4299      	cmp	r1, r3
 8009740:	d004      	beq.n	800974c <cleanup_stdio+0x30>
 8009742:	4620      	mov	r0, r4
 8009744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009748:	f002 b852 	b.w	800b7f0 <_fflush_r>
 800974c:	bd10      	pop	{r4, pc}
 800974e:	bf00      	nop
 8009750:	2000056c 	.word	0x2000056c
 8009754:	200005d4 	.word	0x200005d4
 8009758:	2000063c 	.word	0x2000063c

0800975c <global_stdio_init.part.0>:
 800975c:	b510      	push	{r4, lr}
 800975e:	4b0b      	ldr	r3, [pc, #44]	@ (800978c <global_stdio_init.part.0+0x30>)
 8009760:	4c0b      	ldr	r4, [pc, #44]	@ (8009790 <global_stdio_init.part.0+0x34>)
 8009762:	4a0c      	ldr	r2, [pc, #48]	@ (8009794 <global_stdio_init.part.0+0x38>)
 8009764:	601a      	str	r2, [r3, #0]
 8009766:	4620      	mov	r0, r4
 8009768:	2200      	movs	r2, #0
 800976a:	2104      	movs	r1, #4
 800976c:	f7ff ff94 	bl	8009698 <std>
 8009770:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009774:	2201      	movs	r2, #1
 8009776:	2109      	movs	r1, #9
 8009778:	f7ff ff8e 	bl	8009698 <std>
 800977c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009780:	2202      	movs	r2, #2
 8009782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009786:	2112      	movs	r1, #18
 8009788:	f7ff bf86 	b.w	8009698 <std>
 800978c:	200006a4 	.word	0x200006a4
 8009790:	2000056c 	.word	0x2000056c
 8009794:	08009705 	.word	0x08009705

08009798 <__sfp_lock_acquire>:
 8009798:	4801      	ldr	r0, [pc, #4]	@ (80097a0 <__sfp_lock_acquire+0x8>)
 800979a:	f000 ba26 	b.w	8009bea <__retarget_lock_acquire_recursive>
 800979e:	bf00      	nop
 80097a0:	200006ad 	.word	0x200006ad

080097a4 <__sfp_lock_release>:
 80097a4:	4801      	ldr	r0, [pc, #4]	@ (80097ac <__sfp_lock_release+0x8>)
 80097a6:	f000 ba21 	b.w	8009bec <__retarget_lock_release_recursive>
 80097aa:	bf00      	nop
 80097ac:	200006ad 	.word	0x200006ad

080097b0 <__sinit>:
 80097b0:	b510      	push	{r4, lr}
 80097b2:	4604      	mov	r4, r0
 80097b4:	f7ff fff0 	bl	8009798 <__sfp_lock_acquire>
 80097b8:	6a23      	ldr	r3, [r4, #32]
 80097ba:	b11b      	cbz	r3, 80097c4 <__sinit+0x14>
 80097bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097c0:	f7ff bff0 	b.w	80097a4 <__sfp_lock_release>
 80097c4:	4b04      	ldr	r3, [pc, #16]	@ (80097d8 <__sinit+0x28>)
 80097c6:	6223      	str	r3, [r4, #32]
 80097c8:	4b04      	ldr	r3, [pc, #16]	@ (80097dc <__sinit+0x2c>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1f5      	bne.n	80097bc <__sinit+0xc>
 80097d0:	f7ff ffc4 	bl	800975c <global_stdio_init.part.0>
 80097d4:	e7f2      	b.n	80097bc <__sinit+0xc>
 80097d6:	bf00      	nop
 80097d8:	0800971d 	.word	0x0800971d
 80097dc:	200006a4 	.word	0x200006a4

080097e0 <_fwalk_sglue>:
 80097e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097e4:	4607      	mov	r7, r0
 80097e6:	4688      	mov	r8, r1
 80097e8:	4614      	mov	r4, r2
 80097ea:	2600      	movs	r6, #0
 80097ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80097f0:	f1b9 0901 	subs.w	r9, r9, #1
 80097f4:	d505      	bpl.n	8009802 <_fwalk_sglue+0x22>
 80097f6:	6824      	ldr	r4, [r4, #0]
 80097f8:	2c00      	cmp	r4, #0
 80097fa:	d1f7      	bne.n	80097ec <_fwalk_sglue+0xc>
 80097fc:	4630      	mov	r0, r6
 80097fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009802:	89ab      	ldrh	r3, [r5, #12]
 8009804:	2b01      	cmp	r3, #1
 8009806:	d907      	bls.n	8009818 <_fwalk_sglue+0x38>
 8009808:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800980c:	3301      	adds	r3, #1
 800980e:	d003      	beq.n	8009818 <_fwalk_sglue+0x38>
 8009810:	4629      	mov	r1, r5
 8009812:	4638      	mov	r0, r7
 8009814:	47c0      	blx	r8
 8009816:	4306      	orrs	r6, r0
 8009818:	3568      	adds	r5, #104	@ 0x68
 800981a:	e7e9      	b.n	80097f0 <_fwalk_sglue+0x10>

0800981c <iprintf>:
 800981c:	b40f      	push	{r0, r1, r2, r3}
 800981e:	b507      	push	{r0, r1, r2, lr}
 8009820:	4906      	ldr	r1, [pc, #24]	@ (800983c <iprintf+0x20>)
 8009822:	ab04      	add	r3, sp, #16
 8009824:	6808      	ldr	r0, [r1, #0]
 8009826:	f853 2b04 	ldr.w	r2, [r3], #4
 800982a:	6881      	ldr	r1, [r0, #8]
 800982c:	9301      	str	r3, [sp, #4]
 800982e:	f001 fe43 	bl	800b4b8 <_vfiprintf_r>
 8009832:	b003      	add	sp, #12
 8009834:	f85d eb04 	ldr.w	lr, [sp], #4
 8009838:	b004      	add	sp, #16
 800983a:	4770      	bx	lr
 800983c:	2000001c 	.word	0x2000001c

08009840 <_puts_r>:
 8009840:	6a03      	ldr	r3, [r0, #32]
 8009842:	b570      	push	{r4, r5, r6, lr}
 8009844:	6884      	ldr	r4, [r0, #8]
 8009846:	4605      	mov	r5, r0
 8009848:	460e      	mov	r6, r1
 800984a:	b90b      	cbnz	r3, 8009850 <_puts_r+0x10>
 800984c:	f7ff ffb0 	bl	80097b0 <__sinit>
 8009850:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009852:	07db      	lsls	r3, r3, #31
 8009854:	d405      	bmi.n	8009862 <_puts_r+0x22>
 8009856:	89a3      	ldrh	r3, [r4, #12]
 8009858:	0598      	lsls	r0, r3, #22
 800985a:	d402      	bmi.n	8009862 <_puts_r+0x22>
 800985c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800985e:	f000 f9c4 	bl	8009bea <__retarget_lock_acquire_recursive>
 8009862:	89a3      	ldrh	r3, [r4, #12]
 8009864:	0719      	lsls	r1, r3, #28
 8009866:	d502      	bpl.n	800986e <_puts_r+0x2e>
 8009868:	6923      	ldr	r3, [r4, #16]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d135      	bne.n	80098da <_puts_r+0x9a>
 800986e:	4621      	mov	r1, r4
 8009870:	4628      	mov	r0, r5
 8009872:	f000 f8e7 	bl	8009a44 <__swsetup_r>
 8009876:	b380      	cbz	r0, 80098da <_puts_r+0x9a>
 8009878:	f04f 35ff 	mov.w	r5, #4294967295
 800987c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800987e:	07da      	lsls	r2, r3, #31
 8009880:	d405      	bmi.n	800988e <_puts_r+0x4e>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	059b      	lsls	r3, r3, #22
 8009886:	d402      	bmi.n	800988e <_puts_r+0x4e>
 8009888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800988a:	f000 f9af 	bl	8009bec <__retarget_lock_release_recursive>
 800988e:	4628      	mov	r0, r5
 8009890:	bd70      	pop	{r4, r5, r6, pc}
 8009892:	2b00      	cmp	r3, #0
 8009894:	da04      	bge.n	80098a0 <_puts_r+0x60>
 8009896:	69a2      	ldr	r2, [r4, #24]
 8009898:	429a      	cmp	r2, r3
 800989a:	dc17      	bgt.n	80098cc <_puts_r+0x8c>
 800989c:	290a      	cmp	r1, #10
 800989e:	d015      	beq.n	80098cc <_puts_r+0x8c>
 80098a0:	6823      	ldr	r3, [r4, #0]
 80098a2:	1c5a      	adds	r2, r3, #1
 80098a4:	6022      	str	r2, [r4, #0]
 80098a6:	7019      	strb	r1, [r3, #0]
 80098a8:	68a3      	ldr	r3, [r4, #8]
 80098aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80098ae:	3b01      	subs	r3, #1
 80098b0:	60a3      	str	r3, [r4, #8]
 80098b2:	2900      	cmp	r1, #0
 80098b4:	d1ed      	bne.n	8009892 <_puts_r+0x52>
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	da11      	bge.n	80098de <_puts_r+0x9e>
 80098ba:	4622      	mov	r2, r4
 80098bc:	210a      	movs	r1, #10
 80098be:	4628      	mov	r0, r5
 80098c0:	f000 f881 	bl	80099c6 <__swbuf_r>
 80098c4:	3001      	adds	r0, #1
 80098c6:	d0d7      	beq.n	8009878 <_puts_r+0x38>
 80098c8:	250a      	movs	r5, #10
 80098ca:	e7d7      	b.n	800987c <_puts_r+0x3c>
 80098cc:	4622      	mov	r2, r4
 80098ce:	4628      	mov	r0, r5
 80098d0:	f000 f879 	bl	80099c6 <__swbuf_r>
 80098d4:	3001      	adds	r0, #1
 80098d6:	d1e7      	bne.n	80098a8 <_puts_r+0x68>
 80098d8:	e7ce      	b.n	8009878 <_puts_r+0x38>
 80098da:	3e01      	subs	r6, #1
 80098dc:	e7e4      	b.n	80098a8 <_puts_r+0x68>
 80098de:	6823      	ldr	r3, [r4, #0]
 80098e0:	1c5a      	adds	r2, r3, #1
 80098e2:	6022      	str	r2, [r4, #0]
 80098e4:	220a      	movs	r2, #10
 80098e6:	701a      	strb	r2, [r3, #0]
 80098e8:	e7ee      	b.n	80098c8 <_puts_r+0x88>
	...

080098ec <puts>:
 80098ec:	4b02      	ldr	r3, [pc, #8]	@ (80098f8 <puts+0xc>)
 80098ee:	4601      	mov	r1, r0
 80098f0:	6818      	ldr	r0, [r3, #0]
 80098f2:	f7ff bfa5 	b.w	8009840 <_puts_r>
 80098f6:	bf00      	nop
 80098f8:	2000001c 	.word	0x2000001c

080098fc <siprintf>:
 80098fc:	b40e      	push	{r1, r2, r3}
 80098fe:	b510      	push	{r4, lr}
 8009900:	b09d      	sub	sp, #116	@ 0x74
 8009902:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009904:	9002      	str	r0, [sp, #8]
 8009906:	9006      	str	r0, [sp, #24]
 8009908:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800990c:	480a      	ldr	r0, [pc, #40]	@ (8009938 <siprintf+0x3c>)
 800990e:	9107      	str	r1, [sp, #28]
 8009910:	9104      	str	r1, [sp, #16]
 8009912:	490a      	ldr	r1, [pc, #40]	@ (800993c <siprintf+0x40>)
 8009914:	f853 2b04 	ldr.w	r2, [r3], #4
 8009918:	9105      	str	r1, [sp, #20]
 800991a:	2400      	movs	r4, #0
 800991c:	a902      	add	r1, sp, #8
 800991e:	6800      	ldr	r0, [r0, #0]
 8009920:	9301      	str	r3, [sp, #4]
 8009922:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009924:	f001 fca2 	bl	800b26c <_svfiprintf_r>
 8009928:	9b02      	ldr	r3, [sp, #8]
 800992a:	701c      	strb	r4, [r3, #0]
 800992c:	b01d      	add	sp, #116	@ 0x74
 800992e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009932:	b003      	add	sp, #12
 8009934:	4770      	bx	lr
 8009936:	bf00      	nop
 8009938:	2000001c 	.word	0x2000001c
 800993c:	ffff0208 	.word	0xffff0208

08009940 <__sread>:
 8009940:	b510      	push	{r4, lr}
 8009942:	460c      	mov	r4, r1
 8009944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009948:	f000 f900 	bl	8009b4c <_read_r>
 800994c:	2800      	cmp	r0, #0
 800994e:	bfab      	itete	ge
 8009950:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009952:	89a3      	ldrhlt	r3, [r4, #12]
 8009954:	181b      	addge	r3, r3, r0
 8009956:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800995a:	bfac      	ite	ge
 800995c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800995e:	81a3      	strhlt	r3, [r4, #12]
 8009960:	bd10      	pop	{r4, pc}

08009962 <__swrite>:
 8009962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009966:	461f      	mov	r7, r3
 8009968:	898b      	ldrh	r3, [r1, #12]
 800996a:	05db      	lsls	r3, r3, #23
 800996c:	4605      	mov	r5, r0
 800996e:	460c      	mov	r4, r1
 8009970:	4616      	mov	r6, r2
 8009972:	d505      	bpl.n	8009980 <__swrite+0x1e>
 8009974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009978:	2302      	movs	r3, #2
 800997a:	2200      	movs	r2, #0
 800997c:	f000 f8d4 	bl	8009b28 <_lseek_r>
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009986:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800998a:	81a3      	strh	r3, [r4, #12]
 800998c:	4632      	mov	r2, r6
 800998e:	463b      	mov	r3, r7
 8009990:	4628      	mov	r0, r5
 8009992:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009996:	f000 b8eb 	b.w	8009b70 <_write_r>

0800999a <__sseek>:
 800999a:	b510      	push	{r4, lr}
 800999c:	460c      	mov	r4, r1
 800999e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099a2:	f000 f8c1 	bl	8009b28 <_lseek_r>
 80099a6:	1c43      	adds	r3, r0, #1
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	bf15      	itete	ne
 80099ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80099ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099b6:	81a3      	strheq	r3, [r4, #12]
 80099b8:	bf18      	it	ne
 80099ba:	81a3      	strhne	r3, [r4, #12]
 80099bc:	bd10      	pop	{r4, pc}

080099be <__sclose>:
 80099be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c2:	f000 b8a1 	b.w	8009b08 <_close_r>

080099c6 <__swbuf_r>:
 80099c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c8:	460e      	mov	r6, r1
 80099ca:	4614      	mov	r4, r2
 80099cc:	4605      	mov	r5, r0
 80099ce:	b118      	cbz	r0, 80099d8 <__swbuf_r+0x12>
 80099d0:	6a03      	ldr	r3, [r0, #32]
 80099d2:	b90b      	cbnz	r3, 80099d8 <__swbuf_r+0x12>
 80099d4:	f7ff feec 	bl	80097b0 <__sinit>
 80099d8:	69a3      	ldr	r3, [r4, #24]
 80099da:	60a3      	str	r3, [r4, #8]
 80099dc:	89a3      	ldrh	r3, [r4, #12]
 80099de:	071a      	lsls	r2, r3, #28
 80099e0:	d501      	bpl.n	80099e6 <__swbuf_r+0x20>
 80099e2:	6923      	ldr	r3, [r4, #16]
 80099e4:	b943      	cbnz	r3, 80099f8 <__swbuf_r+0x32>
 80099e6:	4621      	mov	r1, r4
 80099e8:	4628      	mov	r0, r5
 80099ea:	f000 f82b 	bl	8009a44 <__swsetup_r>
 80099ee:	b118      	cbz	r0, 80099f8 <__swbuf_r+0x32>
 80099f0:	f04f 37ff 	mov.w	r7, #4294967295
 80099f4:	4638      	mov	r0, r7
 80099f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	6922      	ldr	r2, [r4, #16]
 80099fc:	1a98      	subs	r0, r3, r2
 80099fe:	6963      	ldr	r3, [r4, #20]
 8009a00:	b2f6      	uxtb	r6, r6
 8009a02:	4283      	cmp	r3, r0
 8009a04:	4637      	mov	r7, r6
 8009a06:	dc05      	bgt.n	8009a14 <__swbuf_r+0x4e>
 8009a08:	4621      	mov	r1, r4
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	f001 fef0 	bl	800b7f0 <_fflush_r>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d1ed      	bne.n	80099f0 <__swbuf_r+0x2a>
 8009a14:	68a3      	ldr	r3, [r4, #8]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	60a3      	str	r3, [r4, #8]
 8009a1a:	6823      	ldr	r3, [r4, #0]
 8009a1c:	1c5a      	adds	r2, r3, #1
 8009a1e:	6022      	str	r2, [r4, #0]
 8009a20:	701e      	strb	r6, [r3, #0]
 8009a22:	6962      	ldr	r2, [r4, #20]
 8009a24:	1c43      	adds	r3, r0, #1
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d004      	beq.n	8009a34 <__swbuf_r+0x6e>
 8009a2a:	89a3      	ldrh	r3, [r4, #12]
 8009a2c:	07db      	lsls	r3, r3, #31
 8009a2e:	d5e1      	bpl.n	80099f4 <__swbuf_r+0x2e>
 8009a30:	2e0a      	cmp	r6, #10
 8009a32:	d1df      	bne.n	80099f4 <__swbuf_r+0x2e>
 8009a34:	4621      	mov	r1, r4
 8009a36:	4628      	mov	r0, r5
 8009a38:	f001 feda 	bl	800b7f0 <_fflush_r>
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	d0d9      	beq.n	80099f4 <__swbuf_r+0x2e>
 8009a40:	e7d6      	b.n	80099f0 <__swbuf_r+0x2a>
	...

08009a44 <__swsetup_r>:
 8009a44:	b538      	push	{r3, r4, r5, lr}
 8009a46:	4b29      	ldr	r3, [pc, #164]	@ (8009aec <__swsetup_r+0xa8>)
 8009a48:	4605      	mov	r5, r0
 8009a4a:	6818      	ldr	r0, [r3, #0]
 8009a4c:	460c      	mov	r4, r1
 8009a4e:	b118      	cbz	r0, 8009a58 <__swsetup_r+0x14>
 8009a50:	6a03      	ldr	r3, [r0, #32]
 8009a52:	b90b      	cbnz	r3, 8009a58 <__swsetup_r+0x14>
 8009a54:	f7ff feac 	bl	80097b0 <__sinit>
 8009a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a5c:	0719      	lsls	r1, r3, #28
 8009a5e:	d422      	bmi.n	8009aa6 <__swsetup_r+0x62>
 8009a60:	06da      	lsls	r2, r3, #27
 8009a62:	d407      	bmi.n	8009a74 <__swsetup_r+0x30>
 8009a64:	2209      	movs	r2, #9
 8009a66:	602a      	str	r2, [r5, #0]
 8009a68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a6c:	81a3      	strh	r3, [r4, #12]
 8009a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a72:	e033      	b.n	8009adc <__swsetup_r+0x98>
 8009a74:	0758      	lsls	r0, r3, #29
 8009a76:	d512      	bpl.n	8009a9e <__swsetup_r+0x5a>
 8009a78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a7a:	b141      	cbz	r1, 8009a8e <__swsetup_r+0x4a>
 8009a7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a80:	4299      	cmp	r1, r3
 8009a82:	d002      	beq.n	8009a8a <__swsetup_r+0x46>
 8009a84:	4628      	mov	r0, r5
 8009a86:	f000 ff1b 	bl	800a8c0 <_free_r>
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a8e:	89a3      	ldrh	r3, [r4, #12]
 8009a90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	2300      	movs	r3, #0
 8009a98:	6063      	str	r3, [r4, #4]
 8009a9a:	6923      	ldr	r3, [r4, #16]
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	f043 0308 	orr.w	r3, r3, #8
 8009aa4:	81a3      	strh	r3, [r4, #12]
 8009aa6:	6923      	ldr	r3, [r4, #16]
 8009aa8:	b94b      	cbnz	r3, 8009abe <__swsetup_r+0x7a>
 8009aaa:	89a3      	ldrh	r3, [r4, #12]
 8009aac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ab4:	d003      	beq.n	8009abe <__swsetup_r+0x7a>
 8009ab6:	4621      	mov	r1, r4
 8009ab8:	4628      	mov	r0, r5
 8009aba:	f001 fee7 	bl	800b88c <__smakebuf_r>
 8009abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ac2:	f013 0201 	ands.w	r2, r3, #1
 8009ac6:	d00a      	beq.n	8009ade <__swsetup_r+0x9a>
 8009ac8:	2200      	movs	r2, #0
 8009aca:	60a2      	str	r2, [r4, #8]
 8009acc:	6962      	ldr	r2, [r4, #20]
 8009ace:	4252      	negs	r2, r2
 8009ad0:	61a2      	str	r2, [r4, #24]
 8009ad2:	6922      	ldr	r2, [r4, #16]
 8009ad4:	b942      	cbnz	r2, 8009ae8 <__swsetup_r+0xa4>
 8009ad6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ada:	d1c5      	bne.n	8009a68 <__swsetup_r+0x24>
 8009adc:	bd38      	pop	{r3, r4, r5, pc}
 8009ade:	0799      	lsls	r1, r3, #30
 8009ae0:	bf58      	it	pl
 8009ae2:	6962      	ldrpl	r2, [r4, #20]
 8009ae4:	60a2      	str	r2, [r4, #8]
 8009ae6:	e7f4      	b.n	8009ad2 <__swsetup_r+0x8e>
 8009ae8:	2000      	movs	r0, #0
 8009aea:	e7f7      	b.n	8009adc <__swsetup_r+0x98>
 8009aec:	2000001c 	.word	0x2000001c

08009af0 <memset>:
 8009af0:	4402      	add	r2, r0
 8009af2:	4603      	mov	r3, r0
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d100      	bne.n	8009afa <memset+0xa>
 8009af8:	4770      	bx	lr
 8009afa:	f803 1b01 	strb.w	r1, [r3], #1
 8009afe:	e7f9      	b.n	8009af4 <memset+0x4>

08009b00 <_localeconv_r>:
 8009b00:	4800      	ldr	r0, [pc, #0]	@ (8009b04 <_localeconv_r+0x4>)
 8009b02:	4770      	bx	lr
 8009b04:	2000015c 	.word	0x2000015c

08009b08 <_close_r>:
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	4d06      	ldr	r5, [pc, #24]	@ (8009b24 <_close_r+0x1c>)
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	4604      	mov	r4, r0
 8009b10:	4608      	mov	r0, r1
 8009b12:	602b      	str	r3, [r5, #0]
 8009b14:	f7f9 f8d4 	bl	8002cc0 <_close>
 8009b18:	1c43      	adds	r3, r0, #1
 8009b1a:	d102      	bne.n	8009b22 <_close_r+0x1a>
 8009b1c:	682b      	ldr	r3, [r5, #0]
 8009b1e:	b103      	cbz	r3, 8009b22 <_close_r+0x1a>
 8009b20:	6023      	str	r3, [r4, #0]
 8009b22:	bd38      	pop	{r3, r4, r5, pc}
 8009b24:	200006a8 	.word	0x200006a8

08009b28 <_lseek_r>:
 8009b28:	b538      	push	{r3, r4, r5, lr}
 8009b2a:	4d07      	ldr	r5, [pc, #28]	@ (8009b48 <_lseek_r+0x20>)
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	4608      	mov	r0, r1
 8009b30:	4611      	mov	r1, r2
 8009b32:	2200      	movs	r2, #0
 8009b34:	602a      	str	r2, [r5, #0]
 8009b36:	461a      	mov	r2, r3
 8009b38:	f7f9 f8e9 	bl	8002d0e <_lseek>
 8009b3c:	1c43      	adds	r3, r0, #1
 8009b3e:	d102      	bne.n	8009b46 <_lseek_r+0x1e>
 8009b40:	682b      	ldr	r3, [r5, #0]
 8009b42:	b103      	cbz	r3, 8009b46 <_lseek_r+0x1e>
 8009b44:	6023      	str	r3, [r4, #0]
 8009b46:	bd38      	pop	{r3, r4, r5, pc}
 8009b48:	200006a8 	.word	0x200006a8

08009b4c <_read_r>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	4d07      	ldr	r5, [pc, #28]	@ (8009b6c <_read_r+0x20>)
 8009b50:	4604      	mov	r4, r0
 8009b52:	4608      	mov	r0, r1
 8009b54:	4611      	mov	r1, r2
 8009b56:	2200      	movs	r2, #0
 8009b58:	602a      	str	r2, [r5, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	f7f9 f877 	bl	8002c4e <_read>
 8009b60:	1c43      	adds	r3, r0, #1
 8009b62:	d102      	bne.n	8009b6a <_read_r+0x1e>
 8009b64:	682b      	ldr	r3, [r5, #0]
 8009b66:	b103      	cbz	r3, 8009b6a <_read_r+0x1e>
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	200006a8 	.word	0x200006a8

08009b70 <_write_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4d07      	ldr	r5, [pc, #28]	@ (8009b90 <_write_r+0x20>)
 8009b74:	4604      	mov	r4, r0
 8009b76:	4608      	mov	r0, r1
 8009b78:	4611      	mov	r1, r2
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	602a      	str	r2, [r5, #0]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	f7f9 f882 	bl	8002c88 <_write>
 8009b84:	1c43      	adds	r3, r0, #1
 8009b86:	d102      	bne.n	8009b8e <_write_r+0x1e>
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	b103      	cbz	r3, 8009b8e <_write_r+0x1e>
 8009b8c:	6023      	str	r3, [r4, #0]
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}
 8009b90:	200006a8 	.word	0x200006a8

08009b94 <__errno>:
 8009b94:	4b01      	ldr	r3, [pc, #4]	@ (8009b9c <__errno+0x8>)
 8009b96:	6818      	ldr	r0, [r3, #0]
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop
 8009b9c:	2000001c 	.word	0x2000001c

08009ba0 <__libc_init_array>:
 8009ba0:	b570      	push	{r4, r5, r6, lr}
 8009ba2:	4d0d      	ldr	r5, [pc, #52]	@ (8009bd8 <__libc_init_array+0x38>)
 8009ba4:	4c0d      	ldr	r4, [pc, #52]	@ (8009bdc <__libc_init_array+0x3c>)
 8009ba6:	1b64      	subs	r4, r4, r5
 8009ba8:	10a4      	asrs	r4, r4, #2
 8009baa:	2600      	movs	r6, #0
 8009bac:	42a6      	cmp	r6, r4
 8009bae:	d109      	bne.n	8009bc4 <__libc_init_array+0x24>
 8009bb0:	4d0b      	ldr	r5, [pc, #44]	@ (8009be0 <__libc_init_array+0x40>)
 8009bb2:	4c0c      	ldr	r4, [pc, #48]	@ (8009be4 <__libc_init_array+0x44>)
 8009bb4:	f001 ffd8 	bl	800bb68 <_init>
 8009bb8:	1b64      	subs	r4, r4, r5
 8009bba:	10a4      	asrs	r4, r4, #2
 8009bbc:	2600      	movs	r6, #0
 8009bbe:	42a6      	cmp	r6, r4
 8009bc0:	d105      	bne.n	8009bce <__libc_init_array+0x2e>
 8009bc2:	bd70      	pop	{r4, r5, r6, pc}
 8009bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc8:	4798      	blx	r3
 8009bca:	3601      	adds	r6, #1
 8009bcc:	e7ee      	b.n	8009bac <__libc_init_array+0xc>
 8009bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bd2:	4798      	blx	r3
 8009bd4:	3601      	adds	r6, #1
 8009bd6:	e7f2      	b.n	8009bbe <__libc_init_array+0x1e>
 8009bd8:	0800c4bc 	.word	0x0800c4bc
 8009bdc:	0800c4bc 	.word	0x0800c4bc
 8009be0:	0800c4bc 	.word	0x0800c4bc
 8009be4:	0800c4c0 	.word	0x0800c4c0

08009be8 <__retarget_lock_init_recursive>:
 8009be8:	4770      	bx	lr

08009bea <__retarget_lock_acquire_recursive>:
 8009bea:	4770      	bx	lr

08009bec <__retarget_lock_release_recursive>:
 8009bec:	4770      	bx	lr

08009bee <memcpy>:
 8009bee:	440a      	add	r2, r1
 8009bf0:	4291      	cmp	r1, r2
 8009bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bf6:	d100      	bne.n	8009bfa <memcpy+0xc>
 8009bf8:	4770      	bx	lr
 8009bfa:	b510      	push	{r4, lr}
 8009bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c04:	4291      	cmp	r1, r2
 8009c06:	d1f9      	bne.n	8009bfc <memcpy+0xe>
 8009c08:	bd10      	pop	{r4, pc}

08009c0a <quorem>:
 8009c0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c0e:	6903      	ldr	r3, [r0, #16]
 8009c10:	690c      	ldr	r4, [r1, #16]
 8009c12:	42a3      	cmp	r3, r4
 8009c14:	4607      	mov	r7, r0
 8009c16:	db7e      	blt.n	8009d16 <quorem+0x10c>
 8009c18:	3c01      	subs	r4, #1
 8009c1a:	f101 0814 	add.w	r8, r1, #20
 8009c1e:	00a3      	lsls	r3, r4, #2
 8009c20:	f100 0514 	add.w	r5, r0, #20
 8009c24:	9300      	str	r3, [sp, #0]
 8009c26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c2a:	9301      	str	r3, [sp, #4]
 8009c2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c34:	3301      	adds	r3, #1
 8009c36:	429a      	cmp	r2, r3
 8009c38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c40:	d32e      	bcc.n	8009ca0 <quorem+0x96>
 8009c42:	f04f 0a00 	mov.w	sl, #0
 8009c46:	46c4      	mov	ip, r8
 8009c48:	46ae      	mov	lr, r5
 8009c4a:	46d3      	mov	fp, sl
 8009c4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c50:	b298      	uxth	r0, r3
 8009c52:	fb06 a000 	mla	r0, r6, r0, sl
 8009c56:	0c02      	lsrs	r2, r0, #16
 8009c58:	0c1b      	lsrs	r3, r3, #16
 8009c5a:	fb06 2303 	mla	r3, r6, r3, r2
 8009c5e:	f8de 2000 	ldr.w	r2, [lr]
 8009c62:	b280      	uxth	r0, r0
 8009c64:	b292      	uxth	r2, r2
 8009c66:	1a12      	subs	r2, r2, r0
 8009c68:	445a      	add	r2, fp
 8009c6a:	f8de 0000 	ldr.w	r0, [lr]
 8009c6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009c78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009c7c:	b292      	uxth	r2, r2
 8009c7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009c82:	45e1      	cmp	r9, ip
 8009c84:	f84e 2b04 	str.w	r2, [lr], #4
 8009c88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009c8c:	d2de      	bcs.n	8009c4c <quorem+0x42>
 8009c8e:	9b00      	ldr	r3, [sp, #0]
 8009c90:	58eb      	ldr	r3, [r5, r3]
 8009c92:	b92b      	cbnz	r3, 8009ca0 <quorem+0x96>
 8009c94:	9b01      	ldr	r3, [sp, #4]
 8009c96:	3b04      	subs	r3, #4
 8009c98:	429d      	cmp	r5, r3
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	d32f      	bcc.n	8009cfe <quorem+0xf4>
 8009c9e:	613c      	str	r4, [r7, #16]
 8009ca0:	4638      	mov	r0, r7
 8009ca2:	f001 f97f 	bl	800afa4 <__mcmp>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	db25      	blt.n	8009cf6 <quorem+0xec>
 8009caa:	4629      	mov	r1, r5
 8009cac:	2000      	movs	r0, #0
 8009cae:	f858 2b04 	ldr.w	r2, [r8], #4
 8009cb2:	f8d1 c000 	ldr.w	ip, [r1]
 8009cb6:	fa1f fe82 	uxth.w	lr, r2
 8009cba:	fa1f f38c 	uxth.w	r3, ip
 8009cbe:	eba3 030e 	sub.w	r3, r3, lr
 8009cc2:	4403      	add	r3, r0
 8009cc4:	0c12      	lsrs	r2, r2, #16
 8009cc6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009cca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cd4:	45c1      	cmp	r9, r8
 8009cd6:	f841 3b04 	str.w	r3, [r1], #4
 8009cda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009cde:	d2e6      	bcs.n	8009cae <quorem+0xa4>
 8009ce0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ce4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ce8:	b922      	cbnz	r2, 8009cf4 <quorem+0xea>
 8009cea:	3b04      	subs	r3, #4
 8009cec:	429d      	cmp	r5, r3
 8009cee:	461a      	mov	r2, r3
 8009cf0:	d30b      	bcc.n	8009d0a <quorem+0x100>
 8009cf2:	613c      	str	r4, [r7, #16]
 8009cf4:	3601      	adds	r6, #1
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	b003      	add	sp, #12
 8009cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cfe:	6812      	ldr	r2, [r2, #0]
 8009d00:	3b04      	subs	r3, #4
 8009d02:	2a00      	cmp	r2, #0
 8009d04:	d1cb      	bne.n	8009c9e <quorem+0x94>
 8009d06:	3c01      	subs	r4, #1
 8009d08:	e7c6      	b.n	8009c98 <quorem+0x8e>
 8009d0a:	6812      	ldr	r2, [r2, #0]
 8009d0c:	3b04      	subs	r3, #4
 8009d0e:	2a00      	cmp	r2, #0
 8009d10:	d1ef      	bne.n	8009cf2 <quorem+0xe8>
 8009d12:	3c01      	subs	r4, #1
 8009d14:	e7ea      	b.n	8009cec <quorem+0xe2>
 8009d16:	2000      	movs	r0, #0
 8009d18:	e7ee      	b.n	8009cf8 <quorem+0xee>
 8009d1a:	0000      	movs	r0, r0
 8009d1c:	0000      	movs	r0, r0
	...

08009d20 <_dtoa_r>:
 8009d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d24:	69c7      	ldr	r7, [r0, #28]
 8009d26:	b097      	sub	sp, #92	@ 0x5c
 8009d28:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009d2c:	ec55 4b10 	vmov	r4, r5, d0
 8009d30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009d32:	9107      	str	r1, [sp, #28]
 8009d34:	4681      	mov	r9, r0
 8009d36:	920c      	str	r2, [sp, #48]	@ 0x30
 8009d38:	9311      	str	r3, [sp, #68]	@ 0x44
 8009d3a:	b97f      	cbnz	r7, 8009d5c <_dtoa_r+0x3c>
 8009d3c:	2010      	movs	r0, #16
 8009d3e:	f000 fe09 	bl	800a954 <malloc>
 8009d42:	4602      	mov	r2, r0
 8009d44:	f8c9 001c 	str.w	r0, [r9, #28]
 8009d48:	b920      	cbnz	r0, 8009d54 <_dtoa_r+0x34>
 8009d4a:	4ba9      	ldr	r3, [pc, #676]	@ (8009ff0 <_dtoa_r+0x2d0>)
 8009d4c:	21ef      	movs	r1, #239	@ 0xef
 8009d4e:	48a9      	ldr	r0, [pc, #676]	@ (8009ff4 <_dtoa_r+0x2d4>)
 8009d50:	f001 fe24 	bl	800b99c <__assert_func>
 8009d54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009d58:	6007      	str	r7, [r0, #0]
 8009d5a:	60c7      	str	r7, [r0, #12]
 8009d5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d60:	6819      	ldr	r1, [r3, #0]
 8009d62:	b159      	cbz	r1, 8009d7c <_dtoa_r+0x5c>
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	604a      	str	r2, [r1, #4]
 8009d68:	2301      	movs	r3, #1
 8009d6a:	4093      	lsls	r3, r2
 8009d6c:	608b      	str	r3, [r1, #8]
 8009d6e:	4648      	mov	r0, r9
 8009d70:	f000 fee6 	bl	800ab40 <_Bfree>
 8009d74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	601a      	str	r2, [r3, #0]
 8009d7c:	1e2b      	subs	r3, r5, #0
 8009d7e:	bfb9      	ittee	lt
 8009d80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009d84:	9305      	strlt	r3, [sp, #20]
 8009d86:	2300      	movge	r3, #0
 8009d88:	6033      	strge	r3, [r6, #0]
 8009d8a:	9f05      	ldr	r7, [sp, #20]
 8009d8c:	4b9a      	ldr	r3, [pc, #616]	@ (8009ff8 <_dtoa_r+0x2d8>)
 8009d8e:	bfbc      	itt	lt
 8009d90:	2201      	movlt	r2, #1
 8009d92:	6032      	strlt	r2, [r6, #0]
 8009d94:	43bb      	bics	r3, r7
 8009d96:	d112      	bne.n	8009dbe <_dtoa_r+0x9e>
 8009d98:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009d9e:	6013      	str	r3, [r2, #0]
 8009da0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009da4:	4323      	orrs	r3, r4
 8009da6:	f000 855a 	beq.w	800a85e <_dtoa_r+0xb3e>
 8009daa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009dac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a00c <_dtoa_r+0x2ec>
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f000 855c 	beq.w	800a86e <_dtoa_r+0xb4e>
 8009db6:	f10a 0303 	add.w	r3, sl, #3
 8009dba:	f000 bd56 	b.w	800a86a <_dtoa_r+0xb4a>
 8009dbe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	ec51 0b17 	vmov	r0, r1, d7
 8009dc8:	2300      	movs	r3, #0
 8009dca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009dce:	f7f6 fea3 	bl	8000b18 <__aeabi_dcmpeq>
 8009dd2:	4680      	mov	r8, r0
 8009dd4:	b158      	cbz	r0, 8009dee <_dtoa_r+0xce>
 8009dd6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009dd8:	2301      	movs	r3, #1
 8009dda:	6013      	str	r3, [r2, #0]
 8009ddc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009dde:	b113      	cbz	r3, 8009de6 <_dtoa_r+0xc6>
 8009de0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009de2:	4b86      	ldr	r3, [pc, #536]	@ (8009ffc <_dtoa_r+0x2dc>)
 8009de4:	6013      	str	r3, [r2, #0]
 8009de6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a010 <_dtoa_r+0x2f0>
 8009dea:	f000 bd40 	b.w	800a86e <_dtoa_r+0xb4e>
 8009dee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009df2:	aa14      	add	r2, sp, #80	@ 0x50
 8009df4:	a915      	add	r1, sp, #84	@ 0x54
 8009df6:	4648      	mov	r0, r9
 8009df8:	f001 f984 	bl	800b104 <__d2b>
 8009dfc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009e00:	9002      	str	r0, [sp, #8]
 8009e02:	2e00      	cmp	r6, #0
 8009e04:	d078      	beq.n	8009ef8 <_dtoa_r+0x1d8>
 8009e06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e08:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009e14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009e18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009e1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009e20:	4619      	mov	r1, r3
 8009e22:	2200      	movs	r2, #0
 8009e24:	4b76      	ldr	r3, [pc, #472]	@ (800a000 <_dtoa_r+0x2e0>)
 8009e26:	f7f6 fa57 	bl	80002d8 <__aeabi_dsub>
 8009e2a:	a36b      	add	r3, pc, #428	@ (adr r3, 8009fd8 <_dtoa_r+0x2b8>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f7f6 fc0a 	bl	8000648 <__aeabi_dmul>
 8009e34:	a36a      	add	r3, pc, #424	@ (adr r3, 8009fe0 <_dtoa_r+0x2c0>)
 8009e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3a:	f7f6 fa4f 	bl	80002dc <__adddf3>
 8009e3e:	4604      	mov	r4, r0
 8009e40:	4630      	mov	r0, r6
 8009e42:	460d      	mov	r5, r1
 8009e44:	f7f6 fb96 	bl	8000574 <__aeabi_i2d>
 8009e48:	a367      	add	r3, pc, #412	@ (adr r3, 8009fe8 <_dtoa_r+0x2c8>)
 8009e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4e:	f7f6 fbfb 	bl	8000648 <__aeabi_dmul>
 8009e52:	4602      	mov	r2, r0
 8009e54:	460b      	mov	r3, r1
 8009e56:	4620      	mov	r0, r4
 8009e58:	4629      	mov	r1, r5
 8009e5a:	f7f6 fa3f 	bl	80002dc <__adddf3>
 8009e5e:	4604      	mov	r4, r0
 8009e60:	460d      	mov	r5, r1
 8009e62:	f7f6 fea1 	bl	8000ba8 <__aeabi_d2iz>
 8009e66:	2200      	movs	r2, #0
 8009e68:	4607      	mov	r7, r0
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	4629      	mov	r1, r5
 8009e70:	f7f6 fe5c 	bl	8000b2c <__aeabi_dcmplt>
 8009e74:	b140      	cbz	r0, 8009e88 <_dtoa_r+0x168>
 8009e76:	4638      	mov	r0, r7
 8009e78:	f7f6 fb7c 	bl	8000574 <__aeabi_i2d>
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	462b      	mov	r3, r5
 8009e80:	f7f6 fe4a 	bl	8000b18 <__aeabi_dcmpeq>
 8009e84:	b900      	cbnz	r0, 8009e88 <_dtoa_r+0x168>
 8009e86:	3f01      	subs	r7, #1
 8009e88:	2f16      	cmp	r7, #22
 8009e8a:	d852      	bhi.n	8009f32 <_dtoa_r+0x212>
 8009e8c:	4b5d      	ldr	r3, [pc, #372]	@ (800a004 <_dtoa_r+0x2e4>)
 8009e8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009e9a:	f7f6 fe47 	bl	8000b2c <__aeabi_dcmplt>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	d049      	beq.n	8009f36 <_dtoa_r+0x216>
 8009ea2:	3f01      	subs	r7, #1
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ea8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009eaa:	1b9b      	subs	r3, r3, r6
 8009eac:	1e5a      	subs	r2, r3, #1
 8009eae:	bf45      	ittet	mi
 8009eb0:	f1c3 0301 	rsbmi	r3, r3, #1
 8009eb4:	9300      	strmi	r3, [sp, #0]
 8009eb6:	2300      	movpl	r3, #0
 8009eb8:	2300      	movmi	r3, #0
 8009eba:	9206      	str	r2, [sp, #24]
 8009ebc:	bf54      	ite	pl
 8009ebe:	9300      	strpl	r3, [sp, #0]
 8009ec0:	9306      	strmi	r3, [sp, #24]
 8009ec2:	2f00      	cmp	r7, #0
 8009ec4:	db39      	blt.n	8009f3a <_dtoa_r+0x21a>
 8009ec6:	9b06      	ldr	r3, [sp, #24]
 8009ec8:	970d      	str	r7, [sp, #52]	@ 0x34
 8009eca:	443b      	add	r3, r7
 8009ecc:	9306      	str	r3, [sp, #24]
 8009ece:	2300      	movs	r3, #0
 8009ed0:	9308      	str	r3, [sp, #32]
 8009ed2:	9b07      	ldr	r3, [sp, #28]
 8009ed4:	2b09      	cmp	r3, #9
 8009ed6:	d863      	bhi.n	8009fa0 <_dtoa_r+0x280>
 8009ed8:	2b05      	cmp	r3, #5
 8009eda:	bfc4      	itt	gt
 8009edc:	3b04      	subgt	r3, #4
 8009ede:	9307      	strgt	r3, [sp, #28]
 8009ee0:	9b07      	ldr	r3, [sp, #28]
 8009ee2:	f1a3 0302 	sub.w	r3, r3, #2
 8009ee6:	bfcc      	ite	gt
 8009ee8:	2400      	movgt	r4, #0
 8009eea:	2401      	movle	r4, #1
 8009eec:	2b03      	cmp	r3, #3
 8009eee:	d863      	bhi.n	8009fb8 <_dtoa_r+0x298>
 8009ef0:	e8df f003 	tbb	[pc, r3]
 8009ef4:	2b375452 	.word	0x2b375452
 8009ef8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009efc:	441e      	add	r6, r3
 8009efe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009f02:	2b20      	cmp	r3, #32
 8009f04:	bfc1      	itttt	gt
 8009f06:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009f0a:	409f      	lslgt	r7, r3
 8009f0c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009f10:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009f14:	bfd6      	itet	le
 8009f16:	f1c3 0320 	rsble	r3, r3, #32
 8009f1a:	ea47 0003 	orrgt.w	r0, r7, r3
 8009f1e:	fa04 f003 	lslle.w	r0, r4, r3
 8009f22:	f7f6 fb17 	bl	8000554 <__aeabi_ui2d>
 8009f26:	2201      	movs	r2, #1
 8009f28:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009f2c:	3e01      	subs	r6, #1
 8009f2e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009f30:	e776      	b.n	8009e20 <_dtoa_r+0x100>
 8009f32:	2301      	movs	r3, #1
 8009f34:	e7b7      	b.n	8009ea6 <_dtoa_r+0x186>
 8009f36:	9010      	str	r0, [sp, #64]	@ 0x40
 8009f38:	e7b6      	b.n	8009ea8 <_dtoa_r+0x188>
 8009f3a:	9b00      	ldr	r3, [sp, #0]
 8009f3c:	1bdb      	subs	r3, r3, r7
 8009f3e:	9300      	str	r3, [sp, #0]
 8009f40:	427b      	negs	r3, r7
 8009f42:	9308      	str	r3, [sp, #32]
 8009f44:	2300      	movs	r3, #0
 8009f46:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f48:	e7c3      	b.n	8009ed2 <_dtoa_r+0x1b2>
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f50:	eb07 0b03 	add.w	fp, r7, r3
 8009f54:	f10b 0301 	add.w	r3, fp, #1
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	9303      	str	r3, [sp, #12]
 8009f5c:	bfb8      	it	lt
 8009f5e:	2301      	movlt	r3, #1
 8009f60:	e006      	b.n	8009f70 <_dtoa_r+0x250>
 8009f62:	2301      	movs	r3, #1
 8009f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	dd28      	ble.n	8009fbe <_dtoa_r+0x29e>
 8009f6c:	469b      	mov	fp, r3
 8009f6e:	9303      	str	r3, [sp, #12]
 8009f70:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009f74:	2100      	movs	r1, #0
 8009f76:	2204      	movs	r2, #4
 8009f78:	f102 0514 	add.w	r5, r2, #20
 8009f7c:	429d      	cmp	r5, r3
 8009f7e:	d926      	bls.n	8009fce <_dtoa_r+0x2ae>
 8009f80:	6041      	str	r1, [r0, #4]
 8009f82:	4648      	mov	r0, r9
 8009f84:	f000 fd9c 	bl	800aac0 <_Balloc>
 8009f88:	4682      	mov	sl, r0
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d142      	bne.n	800a014 <_dtoa_r+0x2f4>
 8009f8e:	4b1e      	ldr	r3, [pc, #120]	@ (800a008 <_dtoa_r+0x2e8>)
 8009f90:	4602      	mov	r2, r0
 8009f92:	f240 11af 	movw	r1, #431	@ 0x1af
 8009f96:	e6da      	b.n	8009d4e <_dtoa_r+0x2e>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	e7e3      	b.n	8009f64 <_dtoa_r+0x244>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	e7d5      	b.n	8009f4c <_dtoa_r+0x22c>
 8009fa0:	2401      	movs	r4, #1
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	9307      	str	r3, [sp, #28]
 8009fa6:	9409      	str	r4, [sp, #36]	@ 0x24
 8009fa8:	f04f 3bff 	mov.w	fp, #4294967295
 8009fac:	2200      	movs	r2, #0
 8009fae:	f8cd b00c 	str.w	fp, [sp, #12]
 8009fb2:	2312      	movs	r3, #18
 8009fb4:	920c      	str	r2, [sp, #48]	@ 0x30
 8009fb6:	e7db      	b.n	8009f70 <_dtoa_r+0x250>
 8009fb8:	2301      	movs	r3, #1
 8009fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fbc:	e7f4      	b.n	8009fa8 <_dtoa_r+0x288>
 8009fbe:	f04f 0b01 	mov.w	fp, #1
 8009fc2:	f8cd b00c 	str.w	fp, [sp, #12]
 8009fc6:	465b      	mov	r3, fp
 8009fc8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009fcc:	e7d0      	b.n	8009f70 <_dtoa_r+0x250>
 8009fce:	3101      	adds	r1, #1
 8009fd0:	0052      	lsls	r2, r2, #1
 8009fd2:	e7d1      	b.n	8009f78 <_dtoa_r+0x258>
 8009fd4:	f3af 8000 	nop.w
 8009fd8:	636f4361 	.word	0x636f4361
 8009fdc:	3fd287a7 	.word	0x3fd287a7
 8009fe0:	8b60c8b3 	.word	0x8b60c8b3
 8009fe4:	3fc68a28 	.word	0x3fc68a28
 8009fe8:	509f79fb 	.word	0x509f79fb
 8009fec:	3fd34413 	.word	0x3fd34413
 8009ff0:	0800c181 	.word	0x0800c181
 8009ff4:	0800c198 	.word	0x0800c198
 8009ff8:	7ff00000 	.word	0x7ff00000
 8009ffc:	0800c151 	.word	0x0800c151
 800a000:	3ff80000 	.word	0x3ff80000
 800a004:	0800c2e8 	.word	0x0800c2e8
 800a008:	0800c1f0 	.word	0x0800c1f0
 800a00c:	0800c17d 	.word	0x0800c17d
 800a010:	0800c150 	.word	0x0800c150
 800a014:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a018:	6018      	str	r0, [r3, #0]
 800a01a:	9b03      	ldr	r3, [sp, #12]
 800a01c:	2b0e      	cmp	r3, #14
 800a01e:	f200 80a1 	bhi.w	800a164 <_dtoa_r+0x444>
 800a022:	2c00      	cmp	r4, #0
 800a024:	f000 809e 	beq.w	800a164 <_dtoa_r+0x444>
 800a028:	2f00      	cmp	r7, #0
 800a02a:	dd33      	ble.n	800a094 <_dtoa_r+0x374>
 800a02c:	4b9c      	ldr	r3, [pc, #624]	@ (800a2a0 <_dtoa_r+0x580>)
 800a02e:	f007 020f 	and.w	r2, r7, #15
 800a032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a036:	ed93 7b00 	vldr	d7, [r3]
 800a03a:	05f8      	lsls	r0, r7, #23
 800a03c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a040:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a044:	d516      	bpl.n	800a074 <_dtoa_r+0x354>
 800a046:	4b97      	ldr	r3, [pc, #604]	@ (800a2a4 <_dtoa_r+0x584>)
 800a048:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a04c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a050:	f7f6 fc24 	bl	800089c <__aeabi_ddiv>
 800a054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a058:	f004 040f 	and.w	r4, r4, #15
 800a05c:	2603      	movs	r6, #3
 800a05e:	4d91      	ldr	r5, [pc, #580]	@ (800a2a4 <_dtoa_r+0x584>)
 800a060:	b954      	cbnz	r4, 800a078 <_dtoa_r+0x358>
 800a062:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a066:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a06a:	f7f6 fc17 	bl	800089c <__aeabi_ddiv>
 800a06e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a072:	e028      	b.n	800a0c6 <_dtoa_r+0x3a6>
 800a074:	2602      	movs	r6, #2
 800a076:	e7f2      	b.n	800a05e <_dtoa_r+0x33e>
 800a078:	07e1      	lsls	r1, r4, #31
 800a07a:	d508      	bpl.n	800a08e <_dtoa_r+0x36e>
 800a07c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a080:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a084:	f7f6 fae0 	bl	8000648 <__aeabi_dmul>
 800a088:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a08c:	3601      	adds	r6, #1
 800a08e:	1064      	asrs	r4, r4, #1
 800a090:	3508      	adds	r5, #8
 800a092:	e7e5      	b.n	800a060 <_dtoa_r+0x340>
 800a094:	f000 80af 	beq.w	800a1f6 <_dtoa_r+0x4d6>
 800a098:	427c      	negs	r4, r7
 800a09a:	4b81      	ldr	r3, [pc, #516]	@ (800a2a0 <_dtoa_r+0x580>)
 800a09c:	4d81      	ldr	r5, [pc, #516]	@ (800a2a4 <_dtoa_r+0x584>)
 800a09e:	f004 020f 	and.w	r2, r4, #15
 800a0a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a0ae:	f7f6 facb 	bl	8000648 <__aeabi_dmul>
 800a0b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0b6:	1124      	asrs	r4, r4, #4
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	2602      	movs	r6, #2
 800a0bc:	2c00      	cmp	r4, #0
 800a0be:	f040 808f 	bne.w	800a1e0 <_dtoa_r+0x4c0>
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1d3      	bne.n	800a06e <_dtoa_r+0x34e>
 800a0c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a0c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f000 8094 	beq.w	800a1fa <_dtoa_r+0x4da>
 800a0d2:	4b75      	ldr	r3, [pc, #468]	@ (800a2a8 <_dtoa_r+0x588>)
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	4629      	mov	r1, r5
 800a0da:	f7f6 fd27 	bl	8000b2c <__aeabi_dcmplt>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	f000 808b 	beq.w	800a1fa <_dtoa_r+0x4da>
 800a0e4:	9b03      	ldr	r3, [sp, #12]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f000 8087 	beq.w	800a1fa <_dtoa_r+0x4da>
 800a0ec:	f1bb 0f00 	cmp.w	fp, #0
 800a0f0:	dd34      	ble.n	800a15c <_dtoa_r+0x43c>
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	4b6d      	ldr	r3, [pc, #436]	@ (800a2ac <_dtoa_r+0x58c>)
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	f7f6 faa5 	bl	8000648 <__aeabi_dmul>
 800a0fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a102:	f107 38ff 	add.w	r8, r7, #4294967295
 800a106:	3601      	adds	r6, #1
 800a108:	465c      	mov	r4, fp
 800a10a:	4630      	mov	r0, r6
 800a10c:	f7f6 fa32 	bl	8000574 <__aeabi_i2d>
 800a110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a114:	f7f6 fa98 	bl	8000648 <__aeabi_dmul>
 800a118:	4b65      	ldr	r3, [pc, #404]	@ (800a2b0 <_dtoa_r+0x590>)
 800a11a:	2200      	movs	r2, #0
 800a11c:	f7f6 f8de 	bl	80002dc <__adddf3>
 800a120:	4605      	mov	r5, r0
 800a122:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a126:	2c00      	cmp	r4, #0
 800a128:	d16a      	bne.n	800a200 <_dtoa_r+0x4e0>
 800a12a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a12e:	4b61      	ldr	r3, [pc, #388]	@ (800a2b4 <_dtoa_r+0x594>)
 800a130:	2200      	movs	r2, #0
 800a132:	f7f6 f8d1 	bl	80002d8 <__aeabi_dsub>
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a13e:	462a      	mov	r2, r5
 800a140:	4633      	mov	r3, r6
 800a142:	f7f6 fd11 	bl	8000b68 <__aeabi_dcmpgt>
 800a146:	2800      	cmp	r0, #0
 800a148:	f040 8298 	bne.w	800a67c <_dtoa_r+0x95c>
 800a14c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a150:	462a      	mov	r2, r5
 800a152:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a156:	f7f6 fce9 	bl	8000b2c <__aeabi_dcmplt>
 800a15a:	bb38      	cbnz	r0, 800a1ac <_dtoa_r+0x48c>
 800a15c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a160:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a164:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a166:	2b00      	cmp	r3, #0
 800a168:	f2c0 8157 	blt.w	800a41a <_dtoa_r+0x6fa>
 800a16c:	2f0e      	cmp	r7, #14
 800a16e:	f300 8154 	bgt.w	800a41a <_dtoa_r+0x6fa>
 800a172:	4b4b      	ldr	r3, [pc, #300]	@ (800a2a0 <_dtoa_r+0x580>)
 800a174:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a178:	ed93 7b00 	vldr	d7, [r3]
 800a17c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a17e:	2b00      	cmp	r3, #0
 800a180:	ed8d 7b00 	vstr	d7, [sp]
 800a184:	f280 80e5 	bge.w	800a352 <_dtoa_r+0x632>
 800a188:	9b03      	ldr	r3, [sp, #12]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f300 80e1 	bgt.w	800a352 <_dtoa_r+0x632>
 800a190:	d10c      	bne.n	800a1ac <_dtoa_r+0x48c>
 800a192:	4b48      	ldr	r3, [pc, #288]	@ (800a2b4 <_dtoa_r+0x594>)
 800a194:	2200      	movs	r2, #0
 800a196:	ec51 0b17 	vmov	r0, r1, d7
 800a19a:	f7f6 fa55 	bl	8000648 <__aeabi_dmul>
 800a19e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1a2:	f7f6 fcd7 	bl	8000b54 <__aeabi_dcmpge>
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	f000 8266 	beq.w	800a678 <_dtoa_r+0x958>
 800a1ac:	2400      	movs	r4, #0
 800a1ae:	4625      	mov	r5, r4
 800a1b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a1b2:	4656      	mov	r6, sl
 800a1b4:	ea6f 0803 	mvn.w	r8, r3
 800a1b8:	2700      	movs	r7, #0
 800a1ba:	4621      	mov	r1, r4
 800a1bc:	4648      	mov	r0, r9
 800a1be:	f000 fcbf 	bl	800ab40 <_Bfree>
 800a1c2:	2d00      	cmp	r5, #0
 800a1c4:	f000 80bd 	beq.w	800a342 <_dtoa_r+0x622>
 800a1c8:	b12f      	cbz	r7, 800a1d6 <_dtoa_r+0x4b6>
 800a1ca:	42af      	cmp	r7, r5
 800a1cc:	d003      	beq.n	800a1d6 <_dtoa_r+0x4b6>
 800a1ce:	4639      	mov	r1, r7
 800a1d0:	4648      	mov	r0, r9
 800a1d2:	f000 fcb5 	bl	800ab40 <_Bfree>
 800a1d6:	4629      	mov	r1, r5
 800a1d8:	4648      	mov	r0, r9
 800a1da:	f000 fcb1 	bl	800ab40 <_Bfree>
 800a1de:	e0b0      	b.n	800a342 <_dtoa_r+0x622>
 800a1e0:	07e2      	lsls	r2, r4, #31
 800a1e2:	d505      	bpl.n	800a1f0 <_dtoa_r+0x4d0>
 800a1e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a1e8:	f7f6 fa2e 	bl	8000648 <__aeabi_dmul>
 800a1ec:	3601      	adds	r6, #1
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	1064      	asrs	r4, r4, #1
 800a1f2:	3508      	adds	r5, #8
 800a1f4:	e762      	b.n	800a0bc <_dtoa_r+0x39c>
 800a1f6:	2602      	movs	r6, #2
 800a1f8:	e765      	b.n	800a0c6 <_dtoa_r+0x3a6>
 800a1fa:	9c03      	ldr	r4, [sp, #12]
 800a1fc:	46b8      	mov	r8, r7
 800a1fe:	e784      	b.n	800a10a <_dtoa_r+0x3ea>
 800a200:	4b27      	ldr	r3, [pc, #156]	@ (800a2a0 <_dtoa_r+0x580>)
 800a202:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a204:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a208:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a20c:	4454      	add	r4, sl
 800a20e:	2900      	cmp	r1, #0
 800a210:	d054      	beq.n	800a2bc <_dtoa_r+0x59c>
 800a212:	4929      	ldr	r1, [pc, #164]	@ (800a2b8 <_dtoa_r+0x598>)
 800a214:	2000      	movs	r0, #0
 800a216:	f7f6 fb41 	bl	800089c <__aeabi_ddiv>
 800a21a:	4633      	mov	r3, r6
 800a21c:	462a      	mov	r2, r5
 800a21e:	f7f6 f85b 	bl	80002d8 <__aeabi_dsub>
 800a222:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a226:	4656      	mov	r6, sl
 800a228:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a22c:	f7f6 fcbc 	bl	8000ba8 <__aeabi_d2iz>
 800a230:	4605      	mov	r5, r0
 800a232:	f7f6 f99f 	bl	8000574 <__aeabi_i2d>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a23e:	f7f6 f84b 	bl	80002d8 <__aeabi_dsub>
 800a242:	3530      	adds	r5, #48	@ 0x30
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a24c:	f806 5b01 	strb.w	r5, [r6], #1
 800a250:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a254:	f7f6 fc6a 	bl	8000b2c <__aeabi_dcmplt>
 800a258:	2800      	cmp	r0, #0
 800a25a:	d172      	bne.n	800a342 <_dtoa_r+0x622>
 800a25c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a260:	4911      	ldr	r1, [pc, #68]	@ (800a2a8 <_dtoa_r+0x588>)
 800a262:	2000      	movs	r0, #0
 800a264:	f7f6 f838 	bl	80002d8 <__aeabi_dsub>
 800a268:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a26c:	f7f6 fc5e 	bl	8000b2c <__aeabi_dcmplt>
 800a270:	2800      	cmp	r0, #0
 800a272:	f040 80b4 	bne.w	800a3de <_dtoa_r+0x6be>
 800a276:	42a6      	cmp	r6, r4
 800a278:	f43f af70 	beq.w	800a15c <_dtoa_r+0x43c>
 800a27c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a280:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ac <_dtoa_r+0x58c>)
 800a282:	2200      	movs	r2, #0
 800a284:	f7f6 f9e0 	bl	8000648 <__aeabi_dmul>
 800a288:	4b08      	ldr	r3, [pc, #32]	@ (800a2ac <_dtoa_r+0x58c>)
 800a28a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a28e:	2200      	movs	r2, #0
 800a290:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a294:	f7f6 f9d8 	bl	8000648 <__aeabi_dmul>
 800a298:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a29c:	e7c4      	b.n	800a228 <_dtoa_r+0x508>
 800a29e:	bf00      	nop
 800a2a0:	0800c2e8 	.word	0x0800c2e8
 800a2a4:	0800c2c0 	.word	0x0800c2c0
 800a2a8:	3ff00000 	.word	0x3ff00000
 800a2ac:	40240000 	.word	0x40240000
 800a2b0:	401c0000 	.word	0x401c0000
 800a2b4:	40140000 	.word	0x40140000
 800a2b8:	3fe00000 	.word	0x3fe00000
 800a2bc:	4631      	mov	r1, r6
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f7f6 f9c2 	bl	8000648 <__aeabi_dmul>
 800a2c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a2c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a2ca:	4656      	mov	r6, sl
 800a2cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2d0:	f7f6 fc6a 	bl	8000ba8 <__aeabi_d2iz>
 800a2d4:	4605      	mov	r5, r0
 800a2d6:	f7f6 f94d 	bl	8000574 <__aeabi_i2d>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	460b      	mov	r3, r1
 800a2de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2e2:	f7f5 fff9 	bl	80002d8 <__aeabi_dsub>
 800a2e6:	3530      	adds	r5, #48	@ 0x30
 800a2e8:	f806 5b01 	strb.w	r5, [r6], #1
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	42a6      	cmp	r6, r4
 800a2f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a2f6:	f04f 0200 	mov.w	r2, #0
 800a2fa:	d124      	bne.n	800a346 <_dtoa_r+0x626>
 800a2fc:	4baf      	ldr	r3, [pc, #700]	@ (800a5bc <_dtoa_r+0x89c>)
 800a2fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a302:	f7f5 ffeb 	bl	80002dc <__adddf3>
 800a306:	4602      	mov	r2, r0
 800a308:	460b      	mov	r3, r1
 800a30a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a30e:	f7f6 fc2b 	bl	8000b68 <__aeabi_dcmpgt>
 800a312:	2800      	cmp	r0, #0
 800a314:	d163      	bne.n	800a3de <_dtoa_r+0x6be>
 800a316:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a31a:	49a8      	ldr	r1, [pc, #672]	@ (800a5bc <_dtoa_r+0x89c>)
 800a31c:	2000      	movs	r0, #0
 800a31e:	f7f5 ffdb 	bl	80002d8 <__aeabi_dsub>
 800a322:	4602      	mov	r2, r0
 800a324:	460b      	mov	r3, r1
 800a326:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a32a:	f7f6 fbff 	bl	8000b2c <__aeabi_dcmplt>
 800a32e:	2800      	cmp	r0, #0
 800a330:	f43f af14 	beq.w	800a15c <_dtoa_r+0x43c>
 800a334:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a336:	1e73      	subs	r3, r6, #1
 800a338:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a33a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a33e:	2b30      	cmp	r3, #48	@ 0x30
 800a340:	d0f8      	beq.n	800a334 <_dtoa_r+0x614>
 800a342:	4647      	mov	r7, r8
 800a344:	e03b      	b.n	800a3be <_dtoa_r+0x69e>
 800a346:	4b9e      	ldr	r3, [pc, #632]	@ (800a5c0 <_dtoa_r+0x8a0>)
 800a348:	f7f6 f97e 	bl	8000648 <__aeabi_dmul>
 800a34c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a350:	e7bc      	b.n	800a2cc <_dtoa_r+0x5ac>
 800a352:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a356:	4656      	mov	r6, sl
 800a358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a35c:	4620      	mov	r0, r4
 800a35e:	4629      	mov	r1, r5
 800a360:	f7f6 fa9c 	bl	800089c <__aeabi_ddiv>
 800a364:	f7f6 fc20 	bl	8000ba8 <__aeabi_d2iz>
 800a368:	4680      	mov	r8, r0
 800a36a:	f7f6 f903 	bl	8000574 <__aeabi_i2d>
 800a36e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a372:	f7f6 f969 	bl	8000648 <__aeabi_dmul>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4620      	mov	r0, r4
 800a37c:	4629      	mov	r1, r5
 800a37e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a382:	f7f5 ffa9 	bl	80002d8 <__aeabi_dsub>
 800a386:	f806 4b01 	strb.w	r4, [r6], #1
 800a38a:	9d03      	ldr	r5, [sp, #12]
 800a38c:	eba6 040a 	sub.w	r4, r6, sl
 800a390:	42a5      	cmp	r5, r4
 800a392:	4602      	mov	r2, r0
 800a394:	460b      	mov	r3, r1
 800a396:	d133      	bne.n	800a400 <_dtoa_r+0x6e0>
 800a398:	f7f5 ffa0 	bl	80002dc <__adddf3>
 800a39c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	460d      	mov	r5, r1
 800a3a4:	f7f6 fbe0 	bl	8000b68 <__aeabi_dcmpgt>
 800a3a8:	b9c0      	cbnz	r0, 800a3dc <_dtoa_r+0x6bc>
 800a3aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	f7f6 fbb1 	bl	8000b18 <__aeabi_dcmpeq>
 800a3b6:	b110      	cbz	r0, 800a3be <_dtoa_r+0x69e>
 800a3b8:	f018 0f01 	tst.w	r8, #1
 800a3bc:	d10e      	bne.n	800a3dc <_dtoa_r+0x6bc>
 800a3be:	9902      	ldr	r1, [sp, #8]
 800a3c0:	4648      	mov	r0, r9
 800a3c2:	f000 fbbd 	bl	800ab40 <_Bfree>
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	7033      	strb	r3, [r6, #0]
 800a3ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3cc:	3701      	adds	r7, #1
 800a3ce:	601f      	str	r7, [r3, #0]
 800a3d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	f000 824b 	beq.w	800a86e <_dtoa_r+0xb4e>
 800a3d8:	601e      	str	r6, [r3, #0]
 800a3da:	e248      	b.n	800a86e <_dtoa_r+0xb4e>
 800a3dc:	46b8      	mov	r8, r7
 800a3de:	4633      	mov	r3, r6
 800a3e0:	461e      	mov	r6, r3
 800a3e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3e6:	2a39      	cmp	r2, #57	@ 0x39
 800a3e8:	d106      	bne.n	800a3f8 <_dtoa_r+0x6d8>
 800a3ea:	459a      	cmp	sl, r3
 800a3ec:	d1f8      	bne.n	800a3e0 <_dtoa_r+0x6c0>
 800a3ee:	2230      	movs	r2, #48	@ 0x30
 800a3f0:	f108 0801 	add.w	r8, r8, #1
 800a3f4:	f88a 2000 	strb.w	r2, [sl]
 800a3f8:	781a      	ldrb	r2, [r3, #0]
 800a3fa:	3201      	adds	r2, #1
 800a3fc:	701a      	strb	r2, [r3, #0]
 800a3fe:	e7a0      	b.n	800a342 <_dtoa_r+0x622>
 800a400:	4b6f      	ldr	r3, [pc, #444]	@ (800a5c0 <_dtoa_r+0x8a0>)
 800a402:	2200      	movs	r2, #0
 800a404:	f7f6 f920 	bl	8000648 <__aeabi_dmul>
 800a408:	2200      	movs	r2, #0
 800a40a:	2300      	movs	r3, #0
 800a40c:	4604      	mov	r4, r0
 800a40e:	460d      	mov	r5, r1
 800a410:	f7f6 fb82 	bl	8000b18 <__aeabi_dcmpeq>
 800a414:	2800      	cmp	r0, #0
 800a416:	d09f      	beq.n	800a358 <_dtoa_r+0x638>
 800a418:	e7d1      	b.n	800a3be <_dtoa_r+0x69e>
 800a41a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a41c:	2a00      	cmp	r2, #0
 800a41e:	f000 80ea 	beq.w	800a5f6 <_dtoa_r+0x8d6>
 800a422:	9a07      	ldr	r2, [sp, #28]
 800a424:	2a01      	cmp	r2, #1
 800a426:	f300 80cd 	bgt.w	800a5c4 <_dtoa_r+0x8a4>
 800a42a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a42c:	2a00      	cmp	r2, #0
 800a42e:	f000 80c1 	beq.w	800a5b4 <_dtoa_r+0x894>
 800a432:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a436:	9c08      	ldr	r4, [sp, #32]
 800a438:	9e00      	ldr	r6, [sp, #0]
 800a43a:	9a00      	ldr	r2, [sp, #0]
 800a43c:	441a      	add	r2, r3
 800a43e:	9200      	str	r2, [sp, #0]
 800a440:	9a06      	ldr	r2, [sp, #24]
 800a442:	2101      	movs	r1, #1
 800a444:	441a      	add	r2, r3
 800a446:	4648      	mov	r0, r9
 800a448:	9206      	str	r2, [sp, #24]
 800a44a:	f000 fc2d 	bl	800aca8 <__i2b>
 800a44e:	4605      	mov	r5, r0
 800a450:	b166      	cbz	r6, 800a46c <_dtoa_r+0x74c>
 800a452:	9b06      	ldr	r3, [sp, #24]
 800a454:	2b00      	cmp	r3, #0
 800a456:	dd09      	ble.n	800a46c <_dtoa_r+0x74c>
 800a458:	42b3      	cmp	r3, r6
 800a45a:	9a00      	ldr	r2, [sp, #0]
 800a45c:	bfa8      	it	ge
 800a45e:	4633      	movge	r3, r6
 800a460:	1ad2      	subs	r2, r2, r3
 800a462:	9200      	str	r2, [sp, #0]
 800a464:	9a06      	ldr	r2, [sp, #24]
 800a466:	1af6      	subs	r6, r6, r3
 800a468:	1ad3      	subs	r3, r2, r3
 800a46a:	9306      	str	r3, [sp, #24]
 800a46c:	9b08      	ldr	r3, [sp, #32]
 800a46e:	b30b      	cbz	r3, 800a4b4 <_dtoa_r+0x794>
 800a470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a472:	2b00      	cmp	r3, #0
 800a474:	f000 80c6 	beq.w	800a604 <_dtoa_r+0x8e4>
 800a478:	2c00      	cmp	r4, #0
 800a47a:	f000 80c0 	beq.w	800a5fe <_dtoa_r+0x8de>
 800a47e:	4629      	mov	r1, r5
 800a480:	4622      	mov	r2, r4
 800a482:	4648      	mov	r0, r9
 800a484:	f000 fcc8 	bl	800ae18 <__pow5mult>
 800a488:	9a02      	ldr	r2, [sp, #8]
 800a48a:	4601      	mov	r1, r0
 800a48c:	4605      	mov	r5, r0
 800a48e:	4648      	mov	r0, r9
 800a490:	f000 fc20 	bl	800acd4 <__multiply>
 800a494:	9902      	ldr	r1, [sp, #8]
 800a496:	4680      	mov	r8, r0
 800a498:	4648      	mov	r0, r9
 800a49a:	f000 fb51 	bl	800ab40 <_Bfree>
 800a49e:	9b08      	ldr	r3, [sp, #32]
 800a4a0:	1b1b      	subs	r3, r3, r4
 800a4a2:	9308      	str	r3, [sp, #32]
 800a4a4:	f000 80b1 	beq.w	800a60a <_dtoa_r+0x8ea>
 800a4a8:	9a08      	ldr	r2, [sp, #32]
 800a4aa:	4641      	mov	r1, r8
 800a4ac:	4648      	mov	r0, r9
 800a4ae:	f000 fcb3 	bl	800ae18 <__pow5mult>
 800a4b2:	9002      	str	r0, [sp, #8]
 800a4b4:	2101      	movs	r1, #1
 800a4b6:	4648      	mov	r0, r9
 800a4b8:	f000 fbf6 	bl	800aca8 <__i2b>
 800a4bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a4be:	4604      	mov	r4, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f000 81d8 	beq.w	800a876 <_dtoa_r+0xb56>
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	4601      	mov	r1, r0
 800a4ca:	4648      	mov	r0, r9
 800a4cc:	f000 fca4 	bl	800ae18 <__pow5mult>
 800a4d0:	9b07      	ldr	r3, [sp, #28]
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	f300 809f 	bgt.w	800a618 <_dtoa_r+0x8f8>
 800a4da:	9b04      	ldr	r3, [sp, #16]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f040 8097 	bne.w	800a610 <_dtoa_r+0x8f0>
 800a4e2:	9b05      	ldr	r3, [sp, #20]
 800a4e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f040 8093 	bne.w	800a614 <_dtoa_r+0x8f4>
 800a4ee:	9b05      	ldr	r3, [sp, #20]
 800a4f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4f4:	0d1b      	lsrs	r3, r3, #20
 800a4f6:	051b      	lsls	r3, r3, #20
 800a4f8:	b133      	cbz	r3, 800a508 <_dtoa_r+0x7e8>
 800a4fa:	9b00      	ldr	r3, [sp, #0]
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	9300      	str	r3, [sp, #0]
 800a500:	9b06      	ldr	r3, [sp, #24]
 800a502:	3301      	adds	r3, #1
 800a504:	9306      	str	r3, [sp, #24]
 800a506:	2301      	movs	r3, #1
 800a508:	9308      	str	r3, [sp, #32]
 800a50a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f000 81b8 	beq.w	800a882 <_dtoa_r+0xb62>
 800a512:	6923      	ldr	r3, [r4, #16]
 800a514:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a518:	6918      	ldr	r0, [r3, #16]
 800a51a:	f000 fb79 	bl	800ac10 <__hi0bits>
 800a51e:	f1c0 0020 	rsb	r0, r0, #32
 800a522:	9b06      	ldr	r3, [sp, #24]
 800a524:	4418      	add	r0, r3
 800a526:	f010 001f 	ands.w	r0, r0, #31
 800a52a:	f000 8082 	beq.w	800a632 <_dtoa_r+0x912>
 800a52e:	f1c0 0320 	rsb	r3, r0, #32
 800a532:	2b04      	cmp	r3, #4
 800a534:	dd73      	ble.n	800a61e <_dtoa_r+0x8fe>
 800a536:	9b00      	ldr	r3, [sp, #0]
 800a538:	f1c0 001c 	rsb	r0, r0, #28
 800a53c:	4403      	add	r3, r0
 800a53e:	9300      	str	r3, [sp, #0]
 800a540:	9b06      	ldr	r3, [sp, #24]
 800a542:	4403      	add	r3, r0
 800a544:	4406      	add	r6, r0
 800a546:	9306      	str	r3, [sp, #24]
 800a548:	9b00      	ldr	r3, [sp, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	dd05      	ble.n	800a55a <_dtoa_r+0x83a>
 800a54e:	9902      	ldr	r1, [sp, #8]
 800a550:	461a      	mov	r2, r3
 800a552:	4648      	mov	r0, r9
 800a554:	f000 fcba 	bl	800aecc <__lshift>
 800a558:	9002      	str	r0, [sp, #8]
 800a55a:	9b06      	ldr	r3, [sp, #24]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	dd05      	ble.n	800a56c <_dtoa_r+0x84c>
 800a560:	4621      	mov	r1, r4
 800a562:	461a      	mov	r2, r3
 800a564:	4648      	mov	r0, r9
 800a566:	f000 fcb1 	bl	800aecc <__lshift>
 800a56a:	4604      	mov	r4, r0
 800a56c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d061      	beq.n	800a636 <_dtoa_r+0x916>
 800a572:	9802      	ldr	r0, [sp, #8]
 800a574:	4621      	mov	r1, r4
 800a576:	f000 fd15 	bl	800afa4 <__mcmp>
 800a57a:	2800      	cmp	r0, #0
 800a57c:	da5b      	bge.n	800a636 <_dtoa_r+0x916>
 800a57e:	2300      	movs	r3, #0
 800a580:	9902      	ldr	r1, [sp, #8]
 800a582:	220a      	movs	r2, #10
 800a584:	4648      	mov	r0, r9
 800a586:	f000 fafd 	bl	800ab84 <__multadd>
 800a58a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a58c:	9002      	str	r0, [sp, #8]
 800a58e:	f107 38ff 	add.w	r8, r7, #4294967295
 800a592:	2b00      	cmp	r3, #0
 800a594:	f000 8177 	beq.w	800a886 <_dtoa_r+0xb66>
 800a598:	4629      	mov	r1, r5
 800a59a:	2300      	movs	r3, #0
 800a59c:	220a      	movs	r2, #10
 800a59e:	4648      	mov	r0, r9
 800a5a0:	f000 faf0 	bl	800ab84 <__multadd>
 800a5a4:	f1bb 0f00 	cmp.w	fp, #0
 800a5a8:	4605      	mov	r5, r0
 800a5aa:	dc6f      	bgt.n	800a68c <_dtoa_r+0x96c>
 800a5ac:	9b07      	ldr	r3, [sp, #28]
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	dc49      	bgt.n	800a646 <_dtoa_r+0x926>
 800a5b2:	e06b      	b.n	800a68c <_dtoa_r+0x96c>
 800a5b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a5b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a5ba:	e73c      	b.n	800a436 <_dtoa_r+0x716>
 800a5bc:	3fe00000 	.word	0x3fe00000
 800a5c0:	40240000 	.word	0x40240000
 800a5c4:	9b03      	ldr	r3, [sp, #12]
 800a5c6:	1e5c      	subs	r4, r3, #1
 800a5c8:	9b08      	ldr	r3, [sp, #32]
 800a5ca:	42a3      	cmp	r3, r4
 800a5cc:	db09      	blt.n	800a5e2 <_dtoa_r+0x8c2>
 800a5ce:	1b1c      	subs	r4, r3, r4
 800a5d0:	9b03      	ldr	r3, [sp, #12]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	f6bf af30 	bge.w	800a438 <_dtoa_r+0x718>
 800a5d8:	9b00      	ldr	r3, [sp, #0]
 800a5da:	9a03      	ldr	r2, [sp, #12]
 800a5dc:	1a9e      	subs	r6, r3, r2
 800a5de:	2300      	movs	r3, #0
 800a5e0:	e72b      	b.n	800a43a <_dtoa_r+0x71a>
 800a5e2:	9b08      	ldr	r3, [sp, #32]
 800a5e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a5e6:	9408      	str	r4, [sp, #32]
 800a5e8:	1ae3      	subs	r3, r4, r3
 800a5ea:	441a      	add	r2, r3
 800a5ec:	9e00      	ldr	r6, [sp, #0]
 800a5ee:	9b03      	ldr	r3, [sp, #12]
 800a5f0:	920d      	str	r2, [sp, #52]	@ 0x34
 800a5f2:	2400      	movs	r4, #0
 800a5f4:	e721      	b.n	800a43a <_dtoa_r+0x71a>
 800a5f6:	9c08      	ldr	r4, [sp, #32]
 800a5f8:	9e00      	ldr	r6, [sp, #0]
 800a5fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a5fc:	e728      	b.n	800a450 <_dtoa_r+0x730>
 800a5fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a602:	e751      	b.n	800a4a8 <_dtoa_r+0x788>
 800a604:	9a08      	ldr	r2, [sp, #32]
 800a606:	9902      	ldr	r1, [sp, #8]
 800a608:	e750      	b.n	800a4ac <_dtoa_r+0x78c>
 800a60a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a60e:	e751      	b.n	800a4b4 <_dtoa_r+0x794>
 800a610:	2300      	movs	r3, #0
 800a612:	e779      	b.n	800a508 <_dtoa_r+0x7e8>
 800a614:	9b04      	ldr	r3, [sp, #16]
 800a616:	e777      	b.n	800a508 <_dtoa_r+0x7e8>
 800a618:	2300      	movs	r3, #0
 800a61a:	9308      	str	r3, [sp, #32]
 800a61c:	e779      	b.n	800a512 <_dtoa_r+0x7f2>
 800a61e:	d093      	beq.n	800a548 <_dtoa_r+0x828>
 800a620:	9a00      	ldr	r2, [sp, #0]
 800a622:	331c      	adds	r3, #28
 800a624:	441a      	add	r2, r3
 800a626:	9200      	str	r2, [sp, #0]
 800a628:	9a06      	ldr	r2, [sp, #24]
 800a62a:	441a      	add	r2, r3
 800a62c:	441e      	add	r6, r3
 800a62e:	9206      	str	r2, [sp, #24]
 800a630:	e78a      	b.n	800a548 <_dtoa_r+0x828>
 800a632:	4603      	mov	r3, r0
 800a634:	e7f4      	b.n	800a620 <_dtoa_r+0x900>
 800a636:	9b03      	ldr	r3, [sp, #12]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	46b8      	mov	r8, r7
 800a63c:	dc20      	bgt.n	800a680 <_dtoa_r+0x960>
 800a63e:	469b      	mov	fp, r3
 800a640:	9b07      	ldr	r3, [sp, #28]
 800a642:	2b02      	cmp	r3, #2
 800a644:	dd1e      	ble.n	800a684 <_dtoa_r+0x964>
 800a646:	f1bb 0f00 	cmp.w	fp, #0
 800a64a:	f47f adb1 	bne.w	800a1b0 <_dtoa_r+0x490>
 800a64e:	4621      	mov	r1, r4
 800a650:	465b      	mov	r3, fp
 800a652:	2205      	movs	r2, #5
 800a654:	4648      	mov	r0, r9
 800a656:	f000 fa95 	bl	800ab84 <__multadd>
 800a65a:	4601      	mov	r1, r0
 800a65c:	4604      	mov	r4, r0
 800a65e:	9802      	ldr	r0, [sp, #8]
 800a660:	f000 fca0 	bl	800afa4 <__mcmp>
 800a664:	2800      	cmp	r0, #0
 800a666:	f77f ada3 	ble.w	800a1b0 <_dtoa_r+0x490>
 800a66a:	4656      	mov	r6, sl
 800a66c:	2331      	movs	r3, #49	@ 0x31
 800a66e:	f806 3b01 	strb.w	r3, [r6], #1
 800a672:	f108 0801 	add.w	r8, r8, #1
 800a676:	e59f      	b.n	800a1b8 <_dtoa_r+0x498>
 800a678:	9c03      	ldr	r4, [sp, #12]
 800a67a:	46b8      	mov	r8, r7
 800a67c:	4625      	mov	r5, r4
 800a67e:	e7f4      	b.n	800a66a <_dtoa_r+0x94a>
 800a680:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a686:	2b00      	cmp	r3, #0
 800a688:	f000 8101 	beq.w	800a88e <_dtoa_r+0xb6e>
 800a68c:	2e00      	cmp	r6, #0
 800a68e:	dd05      	ble.n	800a69c <_dtoa_r+0x97c>
 800a690:	4629      	mov	r1, r5
 800a692:	4632      	mov	r2, r6
 800a694:	4648      	mov	r0, r9
 800a696:	f000 fc19 	bl	800aecc <__lshift>
 800a69a:	4605      	mov	r5, r0
 800a69c:	9b08      	ldr	r3, [sp, #32]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d05c      	beq.n	800a75c <_dtoa_r+0xa3c>
 800a6a2:	6869      	ldr	r1, [r5, #4]
 800a6a4:	4648      	mov	r0, r9
 800a6a6:	f000 fa0b 	bl	800aac0 <_Balloc>
 800a6aa:	4606      	mov	r6, r0
 800a6ac:	b928      	cbnz	r0, 800a6ba <_dtoa_r+0x99a>
 800a6ae:	4b82      	ldr	r3, [pc, #520]	@ (800a8b8 <_dtoa_r+0xb98>)
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a6b6:	f7ff bb4a 	b.w	8009d4e <_dtoa_r+0x2e>
 800a6ba:	692a      	ldr	r2, [r5, #16]
 800a6bc:	3202      	adds	r2, #2
 800a6be:	0092      	lsls	r2, r2, #2
 800a6c0:	f105 010c 	add.w	r1, r5, #12
 800a6c4:	300c      	adds	r0, #12
 800a6c6:	f7ff fa92 	bl	8009bee <memcpy>
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	4631      	mov	r1, r6
 800a6ce:	4648      	mov	r0, r9
 800a6d0:	f000 fbfc 	bl	800aecc <__lshift>
 800a6d4:	f10a 0301 	add.w	r3, sl, #1
 800a6d8:	9300      	str	r3, [sp, #0]
 800a6da:	eb0a 030b 	add.w	r3, sl, fp
 800a6de:	9308      	str	r3, [sp, #32]
 800a6e0:	9b04      	ldr	r3, [sp, #16]
 800a6e2:	f003 0301 	and.w	r3, r3, #1
 800a6e6:	462f      	mov	r7, r5
 800a6e8:	9306      	str	r3, [sp, #24]
 800a6ea:	4605      	mov	r5, r0
 800a6ec:	9b00      	ldr	r3, [sp, #0]
 800a6ee:	9802      	ldr	r0, [sp, #8]
 800a6f0:	4621      	mov	r1, r4
 800a6f2:	f103 3bff 	add.w	fp, r3, #4294967295
 800a6f6:	f7ff fa88 	bl	8009c0a <quorem>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	3330      	adds	r3, #48	@ 0x30
 800a6fe:	9003      	str	r0, [sp, #12]
 800a700:	4639      	mov	r1, r7
 800a702:	9802      	ldr	r0, [sp, #8]
 800a704:	9309      	str	r3, [sp, #36]	@ 0x24
 800a706:	f000 fc4d 	bl	800afa4 <__mcmp>
 800a70a:	462a      	mov	r2, r5
 800a70c:	9004      	str	r0, [sp, #16]
 800a70e:	4621      	mov	r1, r4
 800a710:	4648      	mov	r0, r9
 800a712:	f000 fc63 	bl	800afdc <__mdiff>
 800a716:	68c2      	ldr	r2, [r0, #12]
 800a718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a71a:	4606      	mov	r6, r0
 800a71c:	bb02      	cbnz	r2, 800a760 <_dtoa_r+0xa40>
 800a71e:	4601      	mov	r1, r0
 800a720:	9802      	ldr	r0, [sp, #8]
 800a722:	f000 fc3f 	bl	800afa4 <__mcmp>
 800a726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a728:	4602      	mov	r2, r0
 800a72a:	4631      	mov	r1, r6
 800a72c:	4648      	mov	r0, r9
 800a72e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a730:	9309      	str	r3, [sp, #36]	@ 0x24
 800a732:	f000 fa05 	bl	800ab40 <_Bfree>
 800a736:	9b07      	ldr	r3, [sp, #28]
 800a738:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a73a:	9e00      	ldr	r6, [sp, #0]
 800a73c:	ea42 0103 	orr.w	r1, r2, r3
 800a740:	9b06      	ldr	r3, [sp, #24]
 800a742:	4319      	orrs	r1, r3
 800a744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a746:	d10d      	bne.n	800a764 <_dtoa_r+0xa44>
 800a748:	2b39      	cmp	r3, #57	@ 0x39
 800a74a:	d027      	beq.n	800a79c <_dtoa_r+0xa7c>
 800a74c:	9a04      	ldr	r2, [sp, #16]
 800a74e:	2a00      	cmp	r2, #0
 800a750:	dd01      	ble.n	800a756 <_dtoa_r+0xa36>
 800a752:	9b03      	ldr	r3, [sp, #12]
 800a754:	3331      	adds	r3, #49	@ 0x31
 800a756:	f88b 3000 	strb.w	r3, [fp]
 800a75a:	e52e      	b.n	800a1ba <_dtoa_r+0x49a>
 800a75c:	4628      	mov	r0, r5
 800a75e:	e7b9      	b.n	800a6d4 <_dtoa_r+0x9b4>
 800a760:	2201      	movs	r2, #1
 800a762:	e7e2      	b.n	800a72a <_dtoa_r+0xa0a>
 800a764:	9904      	ldr	r1, [sp, #16]
 800a766:	2900      	cmp	r1, #0
 800a768:	db04      	blt.n	800a774 <_dtoa_r+0xa54>
 800a76a:	9807      	ldr	r0, [sp, #28]
 800a76c:	4301      	orrs	r1, r0
 800a76e:	9806      	ldr	r0, [sp, #24]
 800a770:	4301      	orrs	r1, r0
 800a772:	d120      	bne.n	800a7b6 <_dtoa_r+0xa96>
 800a774:	2a00      	cmp	r2, #0
 800a776:	ddee      	ble.n	800a756 <_dtoa_r+0xa36>
 800a778:	9902      	ldr	r1, [sp, #8]
 800a77a:	9300      	str	r3, [sp, #0]
 800a77c:	2201      	movs	r2, #1
 800a77e:	4648      	mov	r0, r9
 800a780:	f000 fba4 	bl	800aecc <__lshift>
 800a784:	4621      	mov	r1, r4
 800a786:	9002      	str	r0, [sp, #8]
 800a788:	f000 fc0c 	bl	800afa4 <__mcmp>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	9b00      	ldr	r3, [sp, #0]
 800a790:	dc02      	bgt.n	800a798 <_dtoa_r+0xa78>
 800a792:	d1e0      	bne.n	800a756 <_dtoa_r+0xa36>
 800a794:	07da      	lsls	r2, r3, #31
 800a796:	d5de      	bpl.n	800a756 <_dtoa_r+0xa36>
 800a798:	2b39      	cmp	r3, #57	@ 0x39
 800a79a:	d1da      	bne.n	800a752 <_dtoa_r+0xa32>
 800a79c:	2339      	movs	r3, #57	@ 0x39
 800a79e:	f88b 3000 	strb.w	r3, [fp]
 800a7a2:	4633      	mov	r3, r6
 800a7a4:	461e      	mov	r6, r3
 800a7a6:	3b01      	subs	r3, #1
 800a7a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a7ac:	2a39      	cmp	r2, #57	@ 0x39
 800a7ae:	d04e      	beq.n	800a84e <_dtoa_r+0xb2e>
 800a7b0:	3201      	adds	r2, #1
 800a7b2:	701a      	strb	r2, [r3, #0]
 800a7b4:	e501      	b.n	800a1ba <_dtoa_r+0x49a>
 800a7b6:	2a00      	cmp	r2, #0
 800a7b8:	dd03      	ble.n	800a7c2 <_dtoa_r+0xaa2>
 800a7ba:	2b39      	cmp	r3, #57	@ 0x39
 800a7bc:	d0ee      	beq.n	800a79c <_dtoa_r+0xa7c>
 800a7be:	3301      	adds	r3, #1
 800a7c0:	e7c9      	b.n	800a756 <_dtoa_r+0xa36>
 800a7c2:	9a00      	ldr	r2, [sp, #0]
 800a7c4:	9908      	ldr	r1, [sp, #32]
 800a7c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a7ca:	428a      	cmp	r2, r1
 800a7cc:	d028      	beq.n	800a820 <_dtoa_r+0xb00>
 800a7ce:	9902      	ldr	r1, [sp, #8]
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	220a      	movs	r2, #10
 800a7d4:	4648      	mov	r0, r9
 800a7d6:	f000 f9d5 	bl	800ab84 <__multadd>
 800a7da:	42af      	cmp	r7, r5
 800a7dc:	9002      	str	r0, [sp, #8]
 800a7de:	f04f 0300 	mov.w	r3, #0
 800a7e2:	f04f 020a 	mov.w	r2, #10
 800a7e6:	4639      	mov	r1, r7
 800a7e8:	4648      	mov	r0, r9
 800a7ea:	d107      	bne.n	800a7fc <_dtoa_r+0xadc>
 800a7ec:	f000 f9ca 	bl	800ab84 <__multadd>
 800a7f0:	4607      	mov	r7, r0
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	9b00      	ldr	r3, [sp, #0]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	9300      	str	r3, [sp, #0]
 800a7fa:	e777      	b.n	800a6ec <_dtoa_r+0x9cc>
 800a7fc:	f000 f9c2 	bl	800ab84 <__multadd>
 800a800:	4629      	mov	r1, r5
 800a802:	4607      	mov	r7, r0
 800a804:	2300      	movs	r3, #0
 800a806:	220a      	movs	r2, #10
 800a808:	4648      	mov	r0, r9
 800a80a:	f000 f9bb 	bl	800ab84 <__multadd>
 800a80e:	4605      	mov	r5, r0
 800a810:	e7f0      	b.n	800a7f4 <_dtoa_r+0xad4>
 800a812:	f1bb 0f00 	cmp.w	fp, #0
 800a816:	bfcc      	ite	gt
 800a818:	465e      	movgt	r6, fp
 800a81a:	2601      	movle	r6, #1
 800a81c:	4456      	add	r6, sl
 800a81e:	2700      	movs	r7, #0
 800a820:	9902      	ldr	r1, [sp, #8]
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	2201      	movs	r2, #1
 800a826:	4648      	mov	r0, r9
 800a828:	f000 fb50 	bl	800aecc <__lshift>
 800a82c:	4621      	mov	r1, r4
 800a82e:	9002      	str	r0, [sp, #8]
 800a830:	f000 fbb8 	bl	800afa4 <__mcmp>
 800a834:	2800      	cmp	r0, #0
 800a836:	dcb4      	bgt.n	800a7a2 <_dtoa_r+0xa82>
 800a838:	d102      	bne.n	800a840 <_dtoa_r+0xb20>
 800a83a:	9b00      	ldr	r3, [sp, #0]
 800a83c:	07db      	lsls	r3, r3, #31
 800a83e:	d4b0      	bmi.n	800a7a2 <_dtoa_r+0xa82>
 800a840:	4633      	mov	r3, r6
 800a842:	461e      	mov	r6, r3
 800a844:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a848:	2a30      	cmp	r2, #48	@ 0x30
 800a84a:	d0fa      	beq.n	800a842 <_dtoa_r+0xb22>
 800a84c:	e4b5      	b.n	800a1ba <_dtoa_r+0x49a>
 800a84e:	459a      	cmp	sl, r3
 800a850:	d1a8      	bne.n	800a7a4 <_dtoa_r+0xa84>
 800a852:	2331      	movs	r3, #49	@ 0x31
 800a854:	f108 0801 	add.w	r8, r8, #1
 800a858:	f88a 3000 	strb.w	r3, [sl]
 800a85c:	e4ad      	b.n	800a1ba <_dtoa_r+0x49a>
 800a85e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a860:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a8bc <_dtoa_r+0xb9c>
 800a864:	b11b      	cbz	r3, 800a86e <_dtoa_r+0xb4e>
 800a866:	f10a 0308 	add.w	r3, sl, #8
 800a86a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a86c:	6013      	str	r3, [r2, #0]
 800a86e:	4650      	mov	r0, sl
 800a870:	b017      	add	sp, #92	@ 0x5c
 800a872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a876:	9b07      	ldr	r3, [sp, #28]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	f77f ae2e 	ble.w	800a4da <_dtoa_r+0x7ba>
 800a87e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a880:	9308      	str	r3, [sp, #32]
 800a882:	2001      	movs	r0, #1
 800a884:	e64d      	b.n	800a522 <_dtoa_r+0x802>
 800a886:	f1bb 0f00 	cmp.w	fp, #0
 800a88a:	f77f aed9 	ble.w	800a640 <_dtoa_r+0x920>
 800a88e:	4656      	mov	r6, sl
 800a890:	9802      	ldr	r0, [sp, #8]
 800a892:	4621      	mov	r1, r4
 800a894:	f7ff f9b9 	bl	8009c0a <quorem>
 800a898:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a89c:	f806 3b01 	strb.w	r3, [r6], #1
 800a8a0:	eba6 020a 	sub.w	r2, r6, sl
 800a8a4:	4593      	cmp	fp, r2
 800a8a6:	ddb4      	ble.n	800a812 <_dtoa_r+0xaf2>
 800a8a8:	9902      	ldr	r1, [sp, #8]
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	220a      	movs	r2, #10
 800a8ae:	4648      	mov	r0, r9
 800a8b0:	f000 f968 	bl	800ab84 <__multadd>
 800a8b4:	9002      	str	r0, [sp, #8]
 800a8b6:	e7eb      	b.n	800a890 <_dtoa_r+0xb70>
 800a8b8:	0800c1f0 	.word	0x0800c1f0
 800a8bc:	0800c174 	.word	0x0800c174

0800a8c0 <_free_r>:
 800a8c0:	b538      	push	{r3, r4, r5, lr}
 800a8c2:	4605      	mov	r5, r0
 800a8c4:	2900      	cmp	r1, #0
 800a8c6:	d041      	beq.n	800a94c <_free_r+0x8c>
 800a8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8cc:	1f0c      	subs	r4, r1, #4
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	bfb8      	it	lt
 800a8d2:	18e4      	addlt	r4, r4, r3
 800a8d4:	f000 f8e8 	bl	800aaa8 <__malloc_lock>
 800a8d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a950 <_free_r+0x90>)
 800a8da:	6813      	ldr	r3, [r2, #0]
 800a8dc:	b933      	cbnz	r3, 800a8ec <_free_r+0x2c>
 800a8de:	6063      	str	r3, [r4, #4]
 800a8e0:	6014      	str	r4, [r2, #0]
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8e8:	f000 b8e4 	b.w	800aab4 <__malloc_unlock>
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	d908      	bls.n	800a902 <_free_r+0x42>
 800a8f0:	6820      	ldr	r0, [r4, #0]
 800a8f2:	1821      	adds	r1, r4, r0
 800a8f4:	428b      	cmp	r3, r1
 800a8f6:	bf01      	itttt	eq
 800a8f8:	6819      	ldreq	r1, [r3, #0]
 800a8fa:	685b      	ldreq	r3, [r3, #4]
 800a8fc:	1809      	addeq	r1, r1, r0
 800a8fe:	6021      	streq	r1, [r4, #0]
 800a900:	e7ed      	b.n	800a8de <_free_r+0x1e>
 800a902:	461a      	mov	r2, r3
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	b10b      	cbz	r3, 800a90c <_free_r+0x4c>
 800a908:	42a3      	cmp	r3, r4
 800a90a:	d9fa      	bls.n	800a902 <_free_r+0x42>
 800a90c:	6811      	ldr	r1, [r2, #0]
 800a90e:	1850      	adds	r0, r2, r1
 800a910:	42a0      	cmp	r0, r4
 800a912:	d10b      	bne.n	800a92c <_free_r+0x6c>
 800a914:	6820      	ldr	r0, [r4, #0]
 800a916:	4401      	add	r1, r0
 800a918:	1850      	adds	r0, r2, r1
 800a91a:	4283      	cmp	r3, r0
 800a91c:	6011      	str	r1, [r2, #0]
 800a91e:	d1e0      	bne.n	800a8e2 <_free_r+0x22>
 800a920:	6818      	ldr	r0, [r3, #0]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	6053      	str	r3, [r2, #4]
 800a926:	4408      	add	r0, r1
 800a928:	6010      	str	r0, [r2, #0]
 800a92a:	e7da      	b.n	800a8e2 <_free_r+0x22>
 800a92c:	d902      	bls.n	800a934 <_free_r+0x74>
 800a92e:	230c      	movs	r3, #12
 800a930:	602b      	str	r3, [r5, #0]
 800a932:	e7d6      	b.n	800a8e2 <_free_r+0x22>
 800a934:	6820      	ldr	r0, [r4, #0]
 800a936:	1821      	adds	r1, r4, r0
 800a938:	428b      	cmp	r3, r1
 800a93a:	bf04      	itt	eq
 800a93c:	6819      	ldreq	r1, [r3, #0]
 800a93e:	685b      	ldreq	r3, [r3, #4]
 800a940:	6063      	str	r3, [r4, #4]
 800a942:	bf04      	itt	eq
 800a944:	1809      	addeq	r1, r1, r0
 800a946:	6021      	streq	r1, [r4, #0]
 800a948:	6054      	str	r4, [r2, #4]
 800a94a:	e7ca      	b.n	800a8e2 <_free_r+0x22>
 800a94c:	bd38      	pop	{r3, r4, r5, pc}
 800a94e:	bf00      	nop
 800a950:	200006b4 	.word	0x200006b4

0800a954 <malloc>:
 800a954:	4b02      	ldr	r3, [pc, #8]	@ (800a960 <malloc+0xc>)
 800a956:	4601      	mov	r1, r0
 800a958:	6818      	ldr	r0, [r3, #0]
 800a95a:	f000 b825 	b.w	800a9a8 <_malloc_r>
 800a95e:	bf00      	nop
 800a960:	2000001c 	.word	0x2000001c

0800a964 <sbrk_aligned>:
 800a964:	b570      	push	{r4, r5, r6, lr}
 800a966:	4e0f      	ldr	r6, [pc, #60]	@ (800a9a4 <sbrk_aligned+0x40>)
 800a968:	460c      	mov	r4, r1
 800a96a:	6831      	ldr	r1, [r6, #0]
 800a96c:	4605      	mov	r5, r0
 800a96e:	b911      	cbnz	r1, 800a976 <sbrk_aligned+0x12>
 800a970:	f001 f804 	bl	800b97c <_sbrk_r>
 800a974:	6030      	str	r0, [r6, #0]
 800a976:	4621      	mov	r1, r4
 800a978:	4628      	mov	r0, r5
 800a97a:	f000 ffff 	bl	800b97c <_sbrk_r>
 800a97e:	1c43      	adds	r3, r0, #1
 800a980:	d103      	bne.n	800a98a <sbrk_aligned+0x26>
 800a982:	f04f 34ff 	mov.w	r4, #4294967295
 800a986:	4620      	mov	r0, r4
 800a988:	bd70      	pop	{r4, r5, r6, pc}
 800a98a:	1cc4      	adds	r4, r0, #3
 800a98c:	f024 0403 	bic.w	r4, r4, #3
 800a990:	42a0      	cmp	r0, r4
 800a992:	d0f8      	beq.n	800a986 <sbrk_aligned+0x22>
 800a994:	1a21      	subs	r1, r4, r0
 800a996:	4628      	mov	r0, r5
 800a998:	f000 fff0 	bl	800b97c <_sbrk_r>
 800a99c:	3001      	adds	r0, #1
 800a99e:	d1f2      	bne.n	800a986 <sbrk_aligned+0x22>
 800a9a0:	e7ef      	b.n	800a982 <sbrk_aligned+0x1e>
 800a9a2:	bf00      	nop
 800a9a4:	200006b0 	.word	0x200006b0

0800a9a8 <_malloc_r>:
 800a9a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9ac:	1ccd      	adds	r5, r1, #3
 800a9ae:	f025 0503 	bic.w	r5, r5, #3
 800a9b2:	3508      	adds	r5, #8
 800a9b4:	2d0c      	cmp	r5, #12
 800a9b6:	bf38      	it	cc
 800a9b8:	250c      	movcc	r5, #12
 800a9ba:	2d00      	cmp	r5, #0
 800a9bc:	4606      	mov	r6, r0
 800a9be:	db01      	blt.n	800a9c4 <_malloc_r+0x1c>
 800a9c0:	42a9      	cmp	r1, r5
 800a9c2:	d904      	bls.n	800a9ce <_malloc_r+0x26>
 800a9c4:	230c      	movs	r3, #12
 800a9c6:	6033      	str	r3, [r6, #0]
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aaa4 <_malloc_r+0xfc>
 800a9d2:	f000 f869 	bl	800aaa8 <__malloc_lock>
 800a9d6:	f8d8 3000 	ldr.w	r3, [r8]
 800a9da:	461c      	mov	r4, r3
 800a9dc:	bb44      	cbnz	r4, 800aa30 <_malloc_r+0x88>
 800a9de:	4629      	mov	r1, r5
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f7ff ffbf 	bl	800a964 <sbrk_aligned>
 800a9e6:	1c43      	adds	r3, r0, #1
 800a9e8:	4604      	mov	r4, r0
 800a9ea:	d158      	bne.n	800aa9e <_malloc_r+0xf6>
 800a9ec:	f8d8 4000 	ldr.w	r4, [r8]
 800a9f0:	4627      	mov	r7, r4
 800a9f2:	2f00      	cmp	r7, #0
 800a9f4:	d143      	bne.n	800aa7e <_malloc_r+0xd6>
 800a9f6:	2c00      	cmp	r4, #0
 800a9f8:	d04b      	beq.n	800aa92 <_malloc_r+0xea>
 800a9fa:	6823      	ldr	r3, [r4, #0]
 800a9fc:	4639      	mov	r1, r7
 800a9fe:	4630      	mov	r0, r6
 800aa00:	eb04 0903 	add.w	r9, r4, r3
 800aa04:	f000 ffba 	bl	800b97c <_sbrk_r>
 800aa08:	4581      	cmp	r9, r0
 800aa0a:	d142      	bne.n	800aa92 <_malloc_r+0xea>
 800aa0c:	6821      	ldr	r1, [r4, #0]
 800aa0e:	1a6d      	subs	r5, r5, r1
 800aa10:	4629      	mov	r1, r5
 800aa12:	4630      	mov	r0, r6
 800aa14:	f7ff ffa6 	bl	800a964 <sbrk_aligned>
 800aa18:	3001      	adds	r0, #1
 800aa1a:	d03a      	beq.n	800aa92 <_malloc_r+0xea>
 800aa1c:	6823      	ldr	r3, [r4, #0]
 800aa1e:	442b      	add	r3, r5
 800aa20:	6023      	str	r3, [r4, #0]
 800aa22:	f8d8 3000 	ldr.w	r3, [r8]
 800aa26:	685a      	ldr	r2, [r3, #4]
 800aa28:	bb62      	cbnz	r2, 800aa84 <_malloc_r+0xdc>
 800aa2a:	f8c8 7000 	str.w	r7, [r8]
 800aa2e:	e00f      	b.n	800aa50 <_malloc_r+0xa8>
 800aa30:	6822      	ldr	r2, [r4, #0]
 800aa32:	1b52      	subs	r2, r2, r5
 800aa34:	d420      	bmi.n	800aa78 <_malloc_r+0xd0>
 800aa36:	2a0b      	cmp	r2, #11
 800aa38:	d917      	bls.n	800aa6a <_malloc_r+0xc2>
 800aa3a:	1961      	adds	r1, r4, r5
 800aa3c:	42a3      	cmp	r3, r4
 800aa3e:	6025      	str	r5, [r4, #0]
 800aa40:	bf18      	it	ne
 800aa42:	6059      	strne	r1, [r3, #4]
 800aa44:	6863      	ldr	r3, [r4, #4]
 800aa46:	bf08      	it	eq
 800aa48:	f8c8 1000 	streq.w	r1, [r8]
 800aa4c:	5162      	str	r2, [r4, r5]
 800aa4e:	604b      	str	r3, [r1, #4]
 800aa50:	4630      	mov	r0, r6
 800aa52:	f000 f82f 	bl	800aab4 <__malloc_unlock>
 800aa56:	f104 000b 	add.w	r0, r4, #11
 800aa5a:	1d23      	adds	r3, r4, #4
 800aa5c:	f020 0007 	bic.w	r0, r0, #7
 800aa60:	1ac2      	subs	r2, r0, r3
 800aa62:	bf1c      	itt	ne
 800aa64:	1a1b      	subne	r3, r3, r0
 800aa66:	50a3      	strne	r3, [r4, r2]
 800aa68:	e7af      	b.n	800a9ca <_malloc_r+0x22>
 800aa6a:	6862      	ldr	r2, [r4, #4]
 800aa6c:	42a3      	cmp	r3, r4
 800aa6e:	bf0c      	ite	eq
 800aa70:	f8c8 2000 	streq.w	r2, [r8]
 800aa74:	605a      	strne	r2, [r3, #4]
 800aa76:	e7eb      	b.n	800aa50 <_malloc_r+0xa8>
 800aa78:	4623      	mov	r3, r4
 800aa7a:	6864      	ldr	r4, [r4, #4]
 800aa7c:	e7ae      	b.n	800a9dc <_malloc_r+0x34>
 800aa7e:	463c      	mov	r4, r7
 800aa80:	687f      	ldr	r7, [r7, #4]
 800aa82:	e7b6      	b.n	800a9f2 <_malloc_r+0x4a>
 800aa84:	461a      	mov	r2, r3
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	42a3      	cmp	r3, r4
 800aa8a:	d1fb      	bne.n	800aa84 <_malloc_r+0xdc>
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	6053      	str	r3, [r2, #4]
 800aa90:	e7de      	b.n	800aa50 <_malloc_r+0xa8>
 800aa92:	230c      	movs	r3, #12
 800aa94:	6033      	str	r3, [r6, #0]
 800aa96:	4630      	mov	r0, r6
 800aa98:	f000 f80c 	bl	800aab4 <__malloc_unlock>
 800aa9c:	e794      	b.n	800a9c8 <_malloc_r+0x20>
 800aa9e:	6005      	str	r5, [r0, #0]
 800aaa0:	e7d6      	b.n	800aa50 <_malloc_r+0xa8>
 800aaa2:	bf00      	nop
 800aaa4:	200006b4 	.word	0x200006b4

0800aaa8 <__malloc_lock>:
 800aaa8:	4801      	ldr	r0, [pc, #4]	@ (800aab0 <__malloc_lock+0x8>)
 800aaaa:	f7ff b89e 	b.w	8009bea <__retarget_lock_acquire_recursive>
 800aaae:	bf00      	nop
 800aab0:	200006ac 	.word	0x200006ac

0800aab4 <__malloc_unlock>:
 800aab4:	4801      	ldr	r0, [pc, #4]	@ (800aabc <__malloc_unlock+0x8>)
 800aab6:	f7ff b899 	b.w	8009bec <__retarget_lock_release_recursive>
 800aaba:	bf00      	nop
 800aabc:	200006ac 	.word	0x200006ac

0800aac0 <_Balloc>:
 800aac0:	b570      	push	{r4, r5, r6, lr}
 800aac2:	69c6      	ldr	r6, [r0, #28]
 800aac4:	4604      	mov	r4, r0
 800aac6:	460d      	mov	r5, r1
 800aac8:	b976      	cbnz	r6, 800aae8 <_Balloc+0x28>
 800aaca:	2010      	movs	r0, #16
 800aacc:	f7ff ff42 	bl	800a954 <malloc>
 800aad0:	4602      	mov	r2, r0
 800aad2:	61e0      	str	r0, [r4, #28]
 800aad4:	b920      	cbnz	r0, 800aae0 <_Balloc+0x20>
 800aad6:	4b18      	ldr	r3, [pc, #96]	@ (800ab38 <_Balloc+0x78>)
 800aad8:	4818      	ldr	r0, [pc, #96]	@ (800ab3c <_Balloc+0x7c>)
 800aada:	216b      	movs	r1, #107	@ 0x6b
 800aadc:	f000 ff5e 	bl	800b99c <__assert_func>
 800aae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aae4:	6006      	str	r6, [r0, #0]
 800aae6:	60c6      	str	r6, [r0, #12]
 800aae8:	69e6      	ldr	r6, [r4, #28]
 800aaea:	68f3      	ldr	r3, [r6, #12]
 800aaec:	b183      	cbz	r3, 800ab10 <_Balloc+0x50>
 800aaee:	69e3      	ldr	r3, [r4, #28]
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aaf6:	b9b8      	cbnz	r0, 800ab28 <_Balloc+0x68>
 800aaf8:	2101      	movs	r1, #1
 800aafa:	fa01 f605 	lsl.w	r6, r1, r5
 800aafe:	1d72      	adds	r2, r6, #5
 800ab00:	0092      	lsls	r2, r2, #2
 800ab02:	4620      	mov	r0, r4
 800ab04:	f000 ff68 	bl	800b9d8 <_calloc_r>
 800ab08:	b160      	cbz	r0, 800ab24 <_Balloc+0x64>
 800ab0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ab0e:	e00e      	b.n	800ab2e <_Balloc+0x6e>
 800ab10:	2221      	movs	r2, #33	@ 0x21
 800ab12:	2104      	movs	r1, #4
 800ab14:	4620      	mov	r0, r4
 800ab16:	f000 ff5f 	bl	800b9d8 <_calloc_r>
 800ab1a:	69e3      	ldr	r3, [r4, #28]
 800ab1c:	60f0      	str	r0, [r6, #12]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d1e4      	bne.n	800aaee <_Balloc+0x2e>
 800ab24:	2000      	movs	r0, #0
 800ab26:	bd70      	pop	{r4, r5, r6, pc}
 800ab28:	6802      	ldr	r2, [r0, #0]
 800ab2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab34:	e7f7      	b.n	800ab26 <_Balloc+0x66>
 800ab36:	bf00      	nop
 800ab38:	0800c181 	.word	0x0800c181
 800ab3c:	0800c201 	.word	0x0800c201

0800ab40 <_Bfree>:
 800ab40:	b570      	push	{r4, r5, r6, lr}
 800ab42:	69c6      	ldr	r6, [r0, #28]
 800ab44:	4605      	mov	r5, r0
 800ab46:	460c      	mov	r4, r1
 800ab48:	b976      	cbnz	r6, 800ab68 <_Bfree+0x28>
 800ab4a:	2010      	movs	r0, #16
 800ab4c:	f7ff ff02 	bl	800a954 <malloc>
 800ab50:	4602      	mov	r2, r0
 800ab52:	61e8      	str	r0, [r5, #28]
 800ab54:	b920      	cbnz	r0, 800ab60 <_Bfree+0x20>
 800ab56:	4b09      	ldr	r3, [pc, #36]	@ (800ab7c <_Bfree+0x3c>)
 800ab58:	4809      	ldr	r0, [pc, #36]	@ (800ab80 <_Bfree+0x40>)
 800ab5a:	218f      	movs	r1, #143	@ 0x8f
 800ab5c:	f000 ff1e 	bl	800b99c <__assert_func>
 800ab60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab64:	6006      	str	r6, [r0, #0]
 800ab66:	60c6      	str	r6, [r0, #12]
 800ab68:	b13c      	cbz	r4, 800ab7a <_Bfree+0x3a>
 800ab6a:	69eb      	ldr	r3, [r5, #28]
 800ab6c:	6862      	ldr	r2, [r4, #4]
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab74:	6021      	str	r1, [r4, #0]
 800ab76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab7a:	bd70      	pop	{r4, r5, r6, pc}
 800ab7c:	0800c181 	.word	0x0800c181
 800ab80:	0800c201 	.word	0x0800c201

0800ab84 <__multadd>:
 800ab84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab88:	690d      	ldr	r5, [r1, #16]
 800ab8a:	4607      	mov	r7, r0
 800ab8c:	460c      	mov	r4, r1
 800ab8e:	461e      	mov	r6, r3
 800ab90:	f101 0c14 	add.w	ip, r1, #20
 800ab94:	2000      	movs	r0, #0
 800ab96:	f8dc 3000 	ldr.w	r3, [ip]
 800ab9a:	b299      	uxth	r1, r3
 800ab9c:	fb02 6101 	mla	r1, r2, r1, r6
 800aba0:	0c1e      	lsrs	r6, r3, #16
 800aba2:	0c0b      	lsrs	r3, r1, #16
 800aba4:	fb02 3306 	mla	r3, r2, r6, r3
 800aba8:	b289      	uxth	r1, r1
 800abaa:	3001      	adds	r0, #1
 800abac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800abb0:	4285      	cmp	r5, r0
 800abb2:	f84c 1b04 	str.w	r1, [ip], #4
 800abb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800abba:	dcec      	bgt.n	800ab96 <__multadd+0x12>
 800abbc:	b30e      	cbz	r6, 800ac02 <__multadd+0x7e>
 800abbe:	68a3      	ldr	r3, [r4, #8]
 800abc0:	42ab      	cmp	r3, r5
 800abc2:	dc19      	bgt.n	800abf8 <__multadd+0x74>
 800abc4:	6861      	ldr	r1, [r4, #4]
 800abc6:	4638      	mov	r0, r7
 800abc8:	3101      	adds	r1, #1
 800abca:	f7ff ff79 	bl	800aac0 <_Balloc>
 800abce:	4680      	mov	r8, r0
 800abd0:	b928      	cbnz	r0, 800abde <__multadd+0x5a>
 800abd2:	4602      	mov	r2, r0
 800abd4:	4b0c      	ldr	r3, [pc, #48]	@ (800ac08 <__multadd+0x84>)
 800abd6:	480d      	ldr	r0, [pc, #52]	@ (800ac0c <__multadd+0x88>)
 800abd8:	21ba      	movs	r1, #186	@ 0xba
 800abda:	f000 fedf 	bl	800b99c <__assert_func>
 800abde:	6922      	ldr	r2, [r4, #16]
 800abe0:	3202      	adds	r2, #2
 800abe2:	f104 010c 	add.w	r1, r4, #12
 800abe6:	0092      	lsls	r2, r2, #2
 800abe8:	300c      	adds	r0, #12
 800abea:	f7ff f800 	bl	8009bee <memcpy>
 800abee:	4621      	mov	r1, r4
 800abf0:	4638      	mov	r0, r7
 800abf2:	f7ff ffa5 	bl	800ab40 <_Bfree>
 800abf6:	4644      	mov	r4, r8
 800abf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800abfc:	3501      	adds	r5, #1
 800abfe:	615e      	str	r6, [r3, #20]
 800ac00:	6125      	str	r5, [r4, #16]
 800ac02:	4620      	mov	r0, r4
 800ac04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac08:	0800c1f0 	.word	0x0800c1f0
 800ac0c:	0800c201 	.word	0x0800c201

0800ac10 <__hi0bits>:
 800ac10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ac14:	4603      	mov	r3, r0
 800ac16:	bf36      	itet	cc
 800ac18:	0403      	lslcc	r3, r0, #16
 800ac1a:	2000      	movcs	r0, #0
 800ac1c:	2010      	movcc	r0, #16
 800ac1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac22:	bf3c      	itt	cc
 800ac24:	021b      	lslcc	r3, r3, #8
 800ac26:	3008      	addcc	r0, #8
 800ac28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac2c:	bf3c      	itt	cc
 800ac2e:	011b      	lslcc	r3, r3, #4
 800ac30:	3004      	addcc	r0, #4
 800ac32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac36:	bf3c      	itt	cc
 800ac38:	009b      	lslcc	r3, r3, #2
 800ac3a:	3002      	addcc	r0, #2
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	db05      	blt.n	800ac4c <__hi0bits+0x3c>
 800ac40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ac44:	f100 0001 	add.w	r0, r0, #1
 800ac48:	bf08      	it	eq
 800ac4a:	2020      	moveq	r0, #32
 800ac4c:	4770      	bx	lr

0800ac4e <__lo0bits>:
 800ac4e:	6803      	ldr	r3, [r0, #0]
 800ac50:	4602      	mov	r2, r0
 800ac52:	f013 0007 	ands.w	r0, r3, #7
 800ac56:	d00b      	beq.n	800ac70 <__lo0bits+0x22>
 800ac58:	07d9      	lsls	r1, r3, #31
 800ac5a:	d421      	bmi.n	800aca0 <__lo0bits+0x52>
 800ac5c:	0798      	lsls	r0, r3, #30
 800ac5e:	bf49      	itett	mi
 800ac60:	085b      	lsrmi	r3, r3, #1
 800ac62:	089b      	lsrpl	r3, r3, #2
 800ac64:	2001      	movmi	r0, #1
 800ac66:	6013      	strmi	r3, [r2, #0]
 800ac68:	bf5c      	itt	pl
 800ac6a:	6013      	strpl	r3, [r2, #0]
 800ac6c:	2002      	movpl	r0, #2
 800ac6e:	4770      	bx	lr
 800ac70:	b299      	uxth	r1, r3
 800ac72:	b909      	cbnz	r1, 800ac78 <__lo0bits+0x2a>
 800ac74:	0c1b      	lsrs	r3, r3, #16
 800ac76:	2010      	movs	r0, #16
 800ac78:	b2d9      	uxtb	r1, r3
 800ac7a:	b909      	cbnz	r1, 800ac80 <__lo0bits+0x32>
 800ac7c:	3008      	adds	r0, #8
 800ac7e:	0a1b      	lsrs	r3, r3, #8
 800ac80:	0719      	lsls	r1, r3, #28
 800ac82:	bf04      	itt	eq
 800ac84:	091b      	lsreq	r3, r3, #4
 800ac86:	3004      	addeq	r0, #4
 800ac88:	0799      	lsls	r1, r3, #30
 800ac8a:	bf04      	itt	eq
 800ac8c:	089b      	lsreq	r3, r3, #2
 800ac8e:	3002      	addeq	r0, #2
 800ac90:	07d9      	lsls	r1, r3, #31
 800ac92:	d403      	bmi.n	800ac9c <__lo0bits+0x4e>
 800ac94:	085b      	lsrs	r3, r3, #1
 800ac96:	f100 0001 	add.w	r0, r0, #1
 800ac9a:	d003      	beq.n	800aca4 <__lo0bits+0x56>
 800ac9c:	6013      	str	r3, [r2, #0]
 800ac9e:	4770      	bx	lr
 800aca0:	2000      	movs	r0, #0
 800aca2:	4770      	bx	lr
 800aca4:	2020      	movs	r0, #32
 800aca6:	4770      	bx	lr

0800aca8 <__i2b>:
 800aca8:	b510      	push	{r4, lr}
 800acaa:	460c      	mov	r4, r1
 800acac:	2101      	movs	r1, #1
 800acae:	f7ff ff07 	bl	800aac0 <_Balloc>
 800acb2:	4602      	mov	r2, r0
 800acb4:	b928      	cbnz	r0, 800acc2 <__i2b+0x1a>
 800acb6:	4b05      	ldr	r3, [pc, #20]	@ (800accc <__i2b+0x24>)
 800acb8:	4805      	ldr	r0, [pc, #20]	@ (800acd0 <__i2b+0x28>)
 800acba:	f240 1145 	movw	r1, #325	@ 0x145
 800acbe:	f000 fe6d 	bl	800b99c <__assert_func>
 800acc2:	2301      	movs	r3, #1
 800acc4:	6144      	str	r4, [r0, #20]
 800acc6:	6103      	str	r3, [r0, #16]
 800acc8:	bd10      	pop	{r4, pc}
 800acca:	bf00      	nop
 800accc:	0800c1f0 	.word	0x0800c1f0
 800acd0:	0800c201 	.word	0x0800c201

0800acd4 <__multiply>:
 800acd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd8:	4617      	mov	r7, r2
 800acda:	690a      	ldr	r2, [r1, #16]
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	429a      	cmp	r2, r3
 800ace0:	bfa8      	it	ge
 800ace2:	463b      	movge	r3, r7
 800ace4:	4689      	mov	r9, r1
 800ace6:	bfa4      	itt	ge
 800ace8:	460f      	movge	r7, r1
 800acea:	4699      	movge	r9, r3
 800acec:	693d      	ldr	r5, [r7, #16]
 800acee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	6879      	ldr	r1, [r7, #4]
 800acf6:	eb05 060a 	add.w	r6, r5, sl
 800acfa:	42b3      	cmp	r3, r6
 800acfc:	b085      	sub	sp, #20
 800acfe:	bfb8      	it	lt
 800ad00:	3101      	addlt	r1, #1
 800ad02:	f7ff fedd 	bl	800aac0 <_Balloc>
 800ad06:	b930      	cbnz	r0, 800ad16 <__multiply+0x42>
 800ad08:	4602      	mov	r2, r0
 800ad0a:	4b41      	ldr	r3, [pc, #260]	@ (800ae10 <__multiply+0x13c>)
 800ad0c:	4841      	ldr	r0, [pc, #260]	@ (800ae14 <__multiply+0x140>)
 800ad0e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ad12:	f000 fe43 	bl	800b99c <__assert_func>
 800ad16:	f100 0414 	add.w	r4, r0, #20
 800ad1a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ad1e:	4623      	mov	r3, r4
 800ad20:	2200      	movs	r2, #0
 800ad22:	4573      	cmp	r3, lr
 800ad24:	d320      	bcc.n	800ad68 <__multiply+0x94>
 800ad26:	f107 0814 	add.w	r8, r7, #20
 800ad2a:	f109 0114 	add.w	r1, r9, #20
 800ad2e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ad32:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ad36:	9302      	str	r3, [sp, #8]
 800ad38:	1beb      	subs	r3, r5, r7
 800ad3a:	3b15      	subs	r3, #21
 800ad3c:	f023 0303 	bic.w	r3, r3, #3
 800ad40:	3304      	adds	r3, #4
 800ad42:	3715      	adds	r7, #21
 800ad44:	42bd      	cmp	r5, r7
 800ad46:	bf38      	it	cc
 800ad48:	2304      	movcc	r3, #4
 800ad4a:	9301      	str	r3, [sp, #4]
 800ad4c:	9b02      	ldr	r3, [sp, #8]
 800ad4e:	9103      	str	r1, [sp, #12]
 800ad50:	428b      	cmp	r3, r1
 800ad52:	d80c      	bhi.n	800ad6e <__multiply+0x9a>
 800ad54:	2e00      	cmp	r6, #0
 800ad56:	dd03      	ble.n	800ad60 <__multiply+0x8c>
 800ad58:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d055      	beq.n	800ae0c <__multiply+0x138>
 800ad60:	6106      	str	r6, [r0, #16]
 800ad62:	b005      	add	sp, #20
 800ad64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad68:	f843 2b04 	str.w	r2, [r3], #4
 800ad6c:	e7d9      	b.n	800ad22 <__multiply+0x4e>
 800ad6e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ad72:	f1ba 0f00 	cmp.w	sl, #0
 800ad76:	d01f      	beq.n	800adb8 <__multiply+0xe4>
 800ad78:	46c4      	mov	ip, r8
 800ad7a:	46a1      	mov	r9, r4
 800ad7c:	2700      	movs	r7, #0
 800ad7e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ad82:	f8d9 3000 	ldr.w	r3, [r9]
 800ad86:	fa1f fb82 	uxth.w	fp, r2
 800ad8a:	b29b      	uxth	r3, r3
 800ad8c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ad90:	443b      	add	r3, r7
 800ad92:	f8d9 7000 	ldr.w	r7, [r9]
 800ad96:	0c12      	lsrs	r2, r2, #16
 800ad98:	0c3f      	lsrs	r7, r7, #16
 800ad9a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ad9e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ada2:	b29b      	uxth	r3, r3
 800ada4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ada8:	4565      	cmp	r5, ip
 800adaa:	f849 3b04 	str.w	r3, [r9], #4
 800adae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800adb2:	d8e4      	bhi.n	800ad7e <__multiply+0xaa>
 800adb4:	9b01      	ldr	r3, [sp, #4]
 800adb6:	50e7      	str	r7, [r4, r3]
 800adb8:	9b03      	ldr	r3, [sp, #12]
 800adba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800adbe:	3104      	adds	r1, #4
 800adc0:	f1b9 0f00 	cmp.w	r9, #0
 800adc4:	d020      	beq.n	800ae08 <__multiply+0x134>
 800adc6:	6823      	ldr	r3, [r4, #0]
 800adc8:	4647      	mov	r7, r8
 800adca:	46a4      	mov	ip, r4
 800adcc:	f04f 0a00 	mov.w	sl, #0
 800add0:	f8b7 b000 	ldrh.w	fp, [r7]
 800add4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800add8:	fb09 220b 	mla	r2, r9, fp, r2
 800addc:	4452      	add	r2, sl
 800adde:	b29b      	uxth	r3, r3
 800ade0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ade4:	f84c 3b04 	str.w	r3, [ip], #4
 800ade8:	f857 3b04 	ldr.w	r3, [r7], #4
 800adec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800adf0:	f8bc 3000 	ldrh.w	r3, [ip]
 800adf4:	fb09 330a 	mla	r3, r9, sl, r3
 800adf8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800adfc:	42bd      	cmp	r5, r7
 800adfe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae02:	d8e5      	bhi.n	800add0 <__multiply+0xfc>
 800ae04:	9a01      	ldr	r2, [sp, #4]
 800ae06:	50a3      	str	r3, [r4, r2]
 800ae08:	3404      	adds	r4, #4
 800ae0a:	e79f      	b.n	800ad4c <__multiply+0x78>
 800ae0c:	3e01      	subs	r6, #1
 800ae0e:	e7a1      	b.n	800ad54 <__multiply+0x80>
 800ae10:	0800c1f0 	.word	0x0800c1f0
 800ae14:	0800c201 	.word	0x0800c201

0800ae18 <__pow5mult>:
 800ae18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae1c:	4615      	mov	r5, r2
 800ae1e:	f012 0203 	ands.w	r2, r2, #3
 800ae22:	4607      	mov	r7, r0
 800ae24:	460e      	mov	r6, r1
 800ae26:	d007      	beq.n	800ae38 <__pow5mult+0x20>
 800ae28:	4c25      	ldr	r4, [pc, #148]	@ (800aec0 <__pow5mult+0xa8>)
 800ae2a:	3a01      	subs	r2, #1
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae32:	f7ff fea7 	bl	800ab84 <__multadd>
 800ae36:	4606      	mov	r6, r0
 800ae38:	10ad      	asrs	r5, r5, #2
 800ae3a:	d03d      	beq.n	800aeb8 <__pow5mult+0xa0>
 800ae3c:	69fc      	ldr	r4, [r7, #28]
 800ae3e:	b97c      	cbnz	r4, 800ae60 <__pow5mult+0x48>
 800ae40:	2010      	movs	r0, #16
 800ae42:	f7ff fd87 	bl	800a954 <malloc>
 800ae46:	4602      	mov	r2, r0
 800ae48:	61f8      	str	r0, [r7, #28]
 800ae4a:	b928      	cbnz	r0, 800ae58 <__pow5mult+0x40>
 800ae4c:	4b1d      	ldr	r3, [pc, #116]	@ (800aec4 <__pow5mult+0xac>)
 800ae4e:	481e      	ldr	r0, [pc, #120]	@ (800aec8 <__pow5mult+0xb0>)
 800ae50:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ae54:	f000 fda2 	bl	800b99c <__assert_func>
 800ae58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae5c:	6004      	str	r4, [r0, #0]
 800ae5e:	60c4      	str	r4, [r0, #12]
 800ae60:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ae64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae68:	b94c      	cbnz	r4, 800ae7e <__pow5mult+0x66>
 800ae6a:	f240 2171 	movw	r1, #625	@ 0x271
 800ae6e:	4638      	mov	r0, r7
 800ae70:	f7ff ff1a 	bl	800aca8 <__i2b>
 800ae74:	2300      	movs	r3, #0
 800ae76:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae7a:	4604      	mov	r4, r0
 800ae7c:	6003      	str	r3, [r0, #0]
 800ae7e:	f04f 0900 	mov.w	r9, #0
 800ae82:	07eb      	lsls	r3, r5, #31
 800ae84:	d50a      	bpl.n	800ae9c <__pow5mult+0x84>
 800ae86:	4631      	mov	r1, r6
 800ae88:	4622      	mov	r2, r4
 800ae8a:	4638      	mov	r0, r7
 800ae8c:	f7ff ff22 	bl	800acd4 <__multiply>
 800ae90:	4631      	mov	r1, r6
 800ae92:	4680      	mov	r8, r0
 800ae94:	4638      	mov	r0, r7
 800ae96:	f7ff fe53 	bl	800ab40 <_Bfree>
 800ae9a:	4646      	mov	r6, r8
 800ae9c:	106d      	asrs	r5, r5, #1
 800ae9e:	d00b      	beq.n	800aeb8 <__pow5mult+0xa0>
 800aea0:	6820      	ldr	r0, [r4, #0]
 800aea2:	b938      	cbnz	r0, 800aeb4 <__pow5mult+0x9c>
 800aea4:	4622      	mov	r2, r4
 800aea6:	4621      	mov	r1, r4
 800aea8:	4638      	mov	r0, r7
 800aeaa:	f7ff ff13 	bl	800acd4 <__multiply>
 800aeae:	6020      	str	r0, [r4, #0]
 800aeb0:	f8c0 9000 	str.w	r9, [r0]
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	e7e4      	b.n	800ae82 <__pow5mult+0x6a>
 800aeb8:	4630      	mov	r0, r6
 800aeba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aebe:	bf00      	nop
 800aec0:	0800c2b4 	.word	0x0800c2b4
 800aec4:	0800c181 	.word	0x0800c181
 800aec8:	0800c201 	.word	0x0800c201

0800aecc <__lshift>:
 800aecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aed0:	460c      	mov	r4, r1
 800aed2:	6849      	ldr	r1, [r1, #4]
 800aed4:	6923      	ldr	r3, [r4, #16]
 800aed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aeda:	68a3      	ldr	r3, [r4, #8]
 800aedc:	4607      	mov	r7, r0
 800aede:	4691      	mov	r9, r2
 800aee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aee4:	f108 0601 	add.w	r6, r8, #1
 800aee8:	42b3      	cmp	r3, r6
 800aeea:	db0b      	blt.n	800af04 <__lshift+0x38>
 800aeec:	4638      	mov	r0, r7
 800aeee:	f7ff fde7 	bl	800aac0 <_Balloc>
 800aef2:	4605      	mov	r5, r0
 800aef4:	b948      	cbnz	r0, 800af0a <__lshift+0x3e>
 800aef6:	4602      	mov	r2, r0
 800aef8:	4b28      	ldr	r3, [pc, #160]	@ (800af9c <__lshift+0xd0>)
 800aefa:	4829      	ldr	r0, [pc, #164]	@ (800afa0 <__lshift+0xd4>)
 800aefc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800af00:	f000 fd4c 	bl	800b99c <__assert_func>
 800af04:	3101      	adds	r1, #1
 800af06:	005b      	lsls	r3, r3, #1
 800af08:	e7ee      	b.n	800aee8 <__lshift+0x1c>
 800af0a:	2300      	movs	r3, #0
 800af0c:	f100 0114 	add.w	r1, r0, #20
 800af10:	f100 0210 	add.w	r2, r0, #16
 800af14:	4618      	mov	r0, r3
 800af16:	4553      	cmp	r3, sl
 800af18:	db33      	blt.n	800af82 <__lshift+0xb6>
 800af1a:	6920      	ldr	r0, [r4, #16]
 800af1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af20:	f104 0314 	add.w	r3, r4, #20
 800af24:	f019 091f 	ands.w	r9, r9, #31
 800af28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af30:	d02b      	beq.n	800af8a <__lshift+0xbe>
 800af32:	f1c9 0e20 	rsb	lr, r9, #32
 800af36:	468a      	mov	sl, r1
 800af38:	2200      	movs	r2, #0
 800af3a:	6818      	ldr	r0, [r3, #0]
 800af3c:	fa00 f009 	lsl.w	r0, r0, r9
 800af40:	4310      	orrs	r0, r2
 800af42:	f84a 0b04 	str.w	r0, [sl], #4
 800af46:	f853 2b04 	ldr.w	r2, [r3], #4
 800af4a:	459c      	cmp	ip, r3
 800af4c:	fa22 f20e 	lsr.w	r2, r2, lr
 800af50:	d8f3      	bhi.n	800af3a <__lshift+0x6e>
 800af52:	ebac 0304 	sub.w	r3, ip, r4
 800af56:	3b15      	subs	r3, #21
 800af58:	f023 0303 	bic.w	r3, r3, #3
 800af5c:	3304      	adds	r3, #4
 800af5e:	f104 0015 	add.w	r0, r4, #21
 800af62:	4560      	cmp	r0, ip
 800af64:	bf88      	it	hi
 800af66:	2304      	movhi	r3, #4
 800af68:	50ca      	str	r2, [r1, r3]
 800af6a:	b10a      	cbz	r2, 800af70 <__lshift+0xa4>
 800af6c:	f108 0602 	add.w	r6, r8, #2
 800af70:	3e01      	subs	r6, #1
 800af72:	4638      	mov	r0, r7
 800af74:	612e      	str	r6, [r5, #16]
 800af76:	4621      	mov	r1, r4
 800af78:	f7ff fde2 	bl	800ab40 <_Bfree>
 800af7c:	4628      	mov	r0, r5
 800af7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af82:	f842 0f04 	str.w	r0, [r2, #4]!
 800af86:	3301      	adds	r3, #1
 800af88:	e7c5      	b.n	800af16 <__lshift+0x4a>
 800af8a:	3904      	subs	r1, #4
 800af8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800af90:	f841 2f04 	str.w	r2, [r1, #4]!
 800af94:	459c      	cmp	ip, r3
 800af96:	d8f9      	bhi.n	800af8c <__lshift+0xc0>
 800af98:	e7ea      	b.n	800af70 <__lshift+0xa4>
 800af9a:	bf00      	nop
 800af9c:	0800c1f0 	.word	0x0800c1f0
 800afa0:	0800c201 	.word	0x0800c201

0800afa4 <__mcmp>:
 800afa4:	690a      	ldr	r2, [r1, #16]
 800afa6:	4603      	mov	r3, r0
 800afa8:	6900      	ldr	r0, [r0, #16]
 800afaa:	1a80      	subs	r0, r0, r2
 800afac:	b530      	push	{r4, r5, lr}
 800afae:	d10e      	bne.n	800afce <__mcmp+0x2a>
 800afb0:	3314      	adds	r3, #20
 800afb2:	3114      	adds	r1, #20
 800afb4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800afb8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800afbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800afc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800afc4:	4295      	cmp	r5, r2
 800afc6:	d003      	beq.n	800afd0 <__mcmp+0x2c>
 800afc8:	d205      	bcs.n	800afd6 <__mcmp+0x32>
 800afca:	f04f 30ff 	mov.w	r0, #4294967295
 800afce:	bd30      	pop	{r4, r5, pc}
 800afd0:	42a3      	cmp	r3, r4
 800afd2:	d3f3      	bcc.n	800afbc <__mcmp+0x18>
 800afd4:	e7fb      	b.n	800afce <__mcmp+0x2a>
 800afd6:	2001      	movs	r0, #1
 800afd8:	e7f9      	b.n	800afce <__mcmp+0x2a>
	...

0800afdc <__mdiff>:
 800afdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe0:	4689      	mov	r9, r1
 800afe2:	4606      	mov	r6, r0
 800afe4:	4611      	mov	r1, r2
 800afe6:	4648      	mov	r0, r9
 800afe8:	4614      	mov	r4, r2
 800afea:	f7ff ffdb 	bl	800afa4 <__mcmp>
 800afee:	1e05      	subs	r5, r0, #0
 800aff0:	d112      	bne.n	800b018 <__mdiff+0x3c>
 800aff2:	4629      	mov	r1, r5
 800aff4:	4630      	mov	r0, r6
 800aff6:	f7ff fd63 	bl	800aac0 <_Balloc>
 800affa:	4602      	mov	r2, r0
 800affc:	b928      	cbnz	r0, 800b00a <__mdiff+0x2e>
 800affe:	4b3f      	ldr	r3, [pc, #252]	@ (800b0fc <__mdiff+0x120>)
 800b000:	f240 2137 	movw	r1, #567	@ 0x237
 800b004:	483e      	ldr	r0, [pc, #248]	@ (800b100 <__mdiff+0x124>)
 800b006:	f000 fcc9 	bl	800b99c <__assert_func>
 800b00a:	2301      	movs	r3, #1
 800b00c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b010:	4610      	mov	r0, r2
 800b012:	b003      	add	sp, #12
 800b014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b018:	bfbc      	itt	lt
 800b01a:	464b      	movlt	r3, r9
 800b01c:	46a1      	movlt	r9, r4
 800b01e:	4630      	mov	r0, r6
 800b020:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b024:	bfba      	itte	lt
 800b026:	461c      	movlt	r4, r3
 800b028:	2501      	movlt	r5, #1
 800b02a:	2500      	movge	r5, #0
 800b02c:	f7ff fd48 	bl	800aac0 <_Balloc>
 800b030:	4602      	mov	r2, r0
 800b032:	b918      	cbnz	r0, 800b03c <__mdiff+0x60>
 800b034:	4b31      	ldr	r3, [pc, #196]	@ (800b0fc <__mdiff+0x120>)
 800b036:	f240 2145 	movw	r1, #581	@ 0x245
 800b03a:	e7e3      	b.n	800b004 <__mdiff+0x28>
 800b03c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b040:	6926      	ldr	r6, [r4, #16]
 800b042:	60c5      	str	r5, [r0, #12]
 800b044:	f109 0310 	add.w	r3, r9, #16
 800b048:	f109 0514 	add.w	r5, r9, #20
 800b04c:	f104 0e14 	add.w	lr, r4, #20
 800b050:	f100 0b14 	add.w	fp, r0, #20
 800b054:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b058:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b05c:	9301      	str	r3, [sp, #4]
 800b05e:	46d9      	mov	r9, fp
 800b060:	f04f 0c00 	mov.w	ip, #0
 800b064:	9b01      	ldr	r3, [sp, #4]
 800b066:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b06a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b06e:	9301      	str	r3, [sp, #4]
 800b070:	fa1f f38a 	uxth.w	r3, sl
 800b074:	4619      	mov	r1, r3
 800b076:	b283      	uxth	r3, r0
 800b078:	1acb      	subs	r3, r1, r3
 800b07a:	0c00      	lsrs	r0, r0, #16
 800b07c:	4463      	add	r3, ip
 800b07e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b082:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b086:	b29b      	uxth	r3, r3
 800b088:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b08c:	4576      	cmp	r6, lr
 800b08e:	f849 3b04 	str.w	r3, [r9], #4
 800b092:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b096:	d8e5      	bhi.n	800b064 <__mdiff+0x88>
 800b098:	1b33      	subs	r3, r6, r4
 800b09a:	3b15      	subs	r3, #21
 800b09c:	f023 0303 	bic.w	r3, r3, #3
 800b0a0:	3415      	adds	r4, #21
 800b0a2:	3304      	adds	r3, #4
 800b0a4:	42a6      	cmp	r6, r4
 800b0a6:	bf38      	it	cc
 800b0a8:	2304      	movcc	r3, #4
 800b0aa:	441d      	add	r5, r3
 800b0ac:	445b      	add	r3, fp
 800b0ae:	461e      	mov	r6, r3
 800b0b0:	462c      	mov	r4, r5
 800b0b2:	4544      	cmp	r4, r8
 800b0b4:	d30e      	bcc.n	800b0d4 <__mdiff+0xf8>
 800b0b6:	f108 0103 	add.w	r1, r8, #3
 800b0ba:	1b49      	subs	r1, r1, r5
 800b0bc:	f021 0103 	bic.w	r1, r1, #3
 800b0c0:	3d03      	subs	r5, #3
 800b0c2:	45a8      	cmp	r8, r5
 800b0c4:	bf38      	it	cc
 800b0c6:	2100      	movcc	r1, #0
 800b0c8:	440b      	add	r3, r1
 800b0ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0ce:	b191      	cbz	r1, 800b0f6 <__mdiff+0x11a>
 800b0d0:	6117      	str	r7, [r2, #16]
 800b0d2:	e79d      	b.n	800b010 <__mdiff+0x34>
 800b0d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800b0d8:	46e6      	mov	lr, ip
 800b0da:	0c08      	lsrs	r0, r1, #16
 800b0dc:	fa1c fc81 	uxtah	ip, ip, r1
 800b0e0:	4471      	add	r1, lr
 800b0e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b0e6:	b289      	uxth	r1, r1
 800b0e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b0ec:	f846 1b04 	str.w	r1, [r6], #4
 800b0f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b0f4:	e7dd      	b.n	800b0b2 <__mdiff+0xd6>
 800b0f6:	3f01      	subs	r7, #1
 800b0f8:	e7e7      	b.n	800b0ca <__mdiff+0xee>
 800b0fa:	bf00      	nop
 800b0fc:	0800c1f0 	.word	0x0800c1f0
 800b100:	0800c201 	.word	0x0800c201

0800b104 <__d2b>:
 800b104:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b108:	460f      	mov	r7, r1
 800b10a:	2101      	movs	r1, #1
 800b10c:	ec59 8b10 	vmov	r8, r9, d0
 800b110:	4616      	mov	r6, r2
 800b112:	f7ff fcd5 	bl	800aac0 <_Balloc>
 800b116:	4604      	mov	r4, r0
 800b118:	b930      	cbnz	r0, 800b128 <__d2b+0x24>
 800b11a:	4602      	mov	r2, r0
 800b11c:	4b23      	ldr	r3, [pc, #140]	@ (800b1ac <__d2b+0xa8>)
 800b11e:	4824      	ldr	r0, [pc, #144]	@ (800b1b0 <__d2b+0xac>)
 800b120:	f240 310f 	movw	r1, #783	@ 0x30f
 800b124:	f000 fc3a 	bl	800b99c <__assert_func>
 800b128:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b12c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b130:	b10d      	cbz	r5, 800b136 <__d2b+0x32>
 800b132:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b136:	9301      	str	r3, [sp, #4]
 800b138:	f1b8 0300 	subs.w	r3, r8, #0
 800b13c:	d023      	beq.n	800b186 <__d2b+0x82>
 800b13e:	4668      	mov	r0, sp
 800b140:	9300      	str	r3, [sp, #0]
 800b142:	f7ff fd84 	bl	800ac4e <__lo0bits>
 800b146:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b14a:	b1d0      	cbz	r0, 800b182 <__d2b+0x7e>
 800b14c:	f1c0 0320 	rsb	r3, r0, #32
 800b150:	fa02 f303 	lsl.w	r3, r2, r3
 800b154:	430b      	orrs	r3, r1
 800b156:	40c2      	lsrs	r2, r0
 800b158:	6163      	str	r3, [r4, #20]
 800b15a:	9201      	str	r2, [sp, #4]
 800b15c:	9b01      	ldr	r3, [sp, #4]
 800b15e:	61a3      	str	r3, [r4, #24]
 800b160:	2b00      	cmp	r3, #0
 800b162:	bf0c      	ite	eq
 800b164:	2201      	moveq	r2, #1
 800b166:	2202      	movne	r2, #2
 800b168:	6122      	str	r2, [r4, #16]
 800b16a:	b1a5      	cbz	r5, 800b196 <__d2b+0x92>
 800b16c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b170:	4405      	add	r5, r0
 800b172:	603d      	str	r5, [r7, #0]
 800b174:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b178:	6030      	str	r0, [r6, #0]
 800b17a:	4620      	mov	r0, r4
 800b17c:	b003      	add	sp, #12
 800b17e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b182:	6161      	str	r1, [r4, #20]
 800b184:	e7ea      	b.n	800b15c <__d2b+0x58>
 800b186:	a801      	add	r0, sp, #4
 800b188:	f7ff fd61 	bl	800ac4e <__lo0bits>
 800b18c:	9b01      	ldr	r3, [sp, #4]
 800b18e:	6163      	str	r3, [r4, #20]
 800b190:	3020      	adds	r0, #32
 800b192:	2201      	movs	r2, #1
 800b194:	e7e8      	b.n	800b168 <__d2b+0x64>
 800b196:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b19a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b19e:	6038      	str	r0, [r7, #0]
 800b1a0:	6918      	ldr	r0, [r3, #16]
 800b1a2:	f7ff fd35 	bl	800ac10 <__hi0bits>
 800b1a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b1aa:	e7e5      	b.n	800b178 <__d2b+0x74>
 800b1ac:	0800c1f0 	.word	0x0800c1f0
 800b1b0:	0800c201 	.word	0x0800c201

0800b1b4 <__ssputs_r>:
 800b1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b8:	688e      	ldr	r6, [r1, #8]
 800b1ba:	461f      	mov	r7, r3
 800b1bc:	42be      	cmp	r6, r7
 800b1be:	680b      	ldr	r3, [r1, #0]
 800b1c0:	4682      	mov	sl, r0
 800b1c2:	460c      	mov	r4, r1
 800b1c4:	4690      	mov	r8, r2
 800b1c6:	d82d      	bhi.n	800b224 <__ssputs_r+0x70>
 800b1c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b1d0:	d026      	beq.n	800b220 <__ssputs_r+0x6c>
 800b1d2:	6965      	ldr	r5, [r4, #20]
 800b1d4:	6909      	ldr	r1, [r1, #16]
 800b1d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1da:	eba3 0901 	sub.w	r9, r3, r1
 800b1de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1e2:	1c7b      	adds	r3, r7, #1
 800b1e4:	444b      	add	r3, r9
 800b1e6:	106d      	asrs	r5, r5, #1
 800b1e8:	429d      	cmp	r5, r3
 800b1ea:	bf38      	it	cc
 800b1ec:	461d      	movcc	r5, r3
 800b1ee:	0553      	lsls	r3, r2, #21
 800b1f0:	d527      	bpl.n	800b242 <__ssputs_r+0x8e>
 800b1f2:	4629      	mov	r1, r5
 800b1f4:	f7ff fbd8 	bl	800a9a8 <_malloc_r>
 800b1f8:	4606      	mov	r6, r0
 800b1fa:	b360      	cbz	r0, 800b256 <__ssputs_r+0xa2>
 800b1fc:	6921      	ldr	r1, [r4, #16]
 800b1fe:	464a      	mov	r2, r9
 800b200:	f7fe fcf5 	bl	8009bee <memcpy>
 800b204:	89a3      	ldrh	r3, [r4, #12]
 800b206:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b20a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b20e:	81a3      	strh	r3, [r4, #12]
 800b210:	6126      	str	r6, [r4, #16]
 800b212:	6165      	str	r5, [r4, #20]
 800b214:	444e      	add	r6, r9
 800b216:	eba5 0509 	sub.w	r5, r5, r9
 800b21a:	6026      	str	r6, [r4, #0]
 800b21c:	60a5      	str	r5, [r4, #8]
 800b21e:	463e      	mov	r6, r7
 800b220:	42be      	cmp	r6, r7
 800b222:	d900      	bls.n	800b226 <__ssputs_r+0x72>
 800b224:	463e      	mov	r6, r7
 800b226:	6820      	ldr	r0, [r4, #0]
 800b228:	4632      	mov	r2, r6
 800b22a:	4641      	mov	r1, r8
 800b22c:	f000 fb6a 	bl	800b904 <memmove>
 800b230:	68a3      	ldr	r3, [r4, #8]
 800b232:	1b9b      	subs	r3, r3, r6
 800b234:	60a3      	str	r3, [r4, #8]
 800b236:	6823      	ldr	r3, [r4, #0]
 800b238:	4433      	add	r3, r6
 800b23a:	6023      	str	r3, [r4, #0]
 800b23c:	2000      	movs	r0, #0
 800b23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b242:	462a      	mov	r2, r5
 800b244:	f000 fbee 	bl	800ba24 <_realloc_r>
 800b248:	4606      	mov	r6, r0
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d1e0      	bne.n	800b210 <__ssputs_r+0x5c>
 800b24e:	6921      	ldr	r1, [r4, #16]
 800b250:	4650      	mov	r0, sl
 800b252:	f7ff fb35 	bl	800a8c0 <_free_r>
 800b256:	230c      	movs	r3, #12
 800b258:	f8ca 3000 	str.w	r3, [sl]
 800b25c:	89a3      	ldrh	r3, [r4, #12]
 800b25e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b262:	81a3      	strh	r3, [r4, #12]
 800b264:	f04f 30ff 	mov.w	r0, #4294967295
 800b268:	e7e9      	b.n	800b23e <__ssputs_r+0x8a>
	...

0800b26c <_svfiprintf_r>:
 800b26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b270:	4698      	mov	r8, r3
 800b272:	898b      	ldrh	r3, [r1, #12]
 800b274:	061b      	lsls	r3, r3, #24
 800b276:	b09d      	sub	sp, #116	@ 0x74
 800b278:	4607      	mov	r7, r0
 800b27a:	460d      	mov	r5, r1
 800b27c:	4614      	mov	r4, r2
 800b27e:	d510      	bpl.n	800b2a2 <_svfiprintf_r+0x36>
 800b280:	690b      	ldr	r3, [r1, #16]
 800b282:	b973      	cbnz	r3, 800b2a2 <_svfiprintf_r+0x36>
 800b284:	2140      	movs	r1, #64	@ 0x40
 800b286:	f7ff fb8f 	bl	800a9a8 <_malloc_r>
 800b28a:	6028      	str	r0, [r5, #0]
 800b28c:	6128      	str	r0, [r5, #16]
 800b28e:	b930      	cbnz	r0, 800b29e <_svfiprintf_r+0x32>
 800b290:	230c      	movs	r3, #12
 800b292:	603b      	str	r3, [r7, #0]
 800b294:	f04f 30ff 	mov.w	r0, #4294967295
 800b298:	b01d      	add	sp, #116	@ 0x74
 800b29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b29e:	2340      	movs	r3, #64	@ 0x40
 800b2a0:	616b      	str	r3, [r5, #20]
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a6:	2320      	movs	r3, #32
 800b2a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2b0:	2330      	movs	r3, #48	@ 0x30
 800b2b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b450 <_svfiprintf_r+0x1e4>
 800b2b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2ba:	f04f 0901 	mov.w	r9, #1
 800b2be:	4623      	mov	r3, r4
 800b2c0:	469a      	mov	sl, r3
 800b2c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2c6:	b10a      	cbz	r2, 800b2cc <_svfiprintf_r+0x60>
 800b2c8:	2a25      	cmp	r2, #37	@ 0x25
 800b2ca:	d1f9      	bne.n	800b2c0 <_svfiprintf_r+0x54>
 800b2cc:	ebba 0b04 	subs.w	fp, sl, r4
 800b2d0:	d00b      	beq.n	800b2ea <_svfiprintf_r+0x7e>
 800b2d2:	465b      	mov	r3, fp
 800b2d4:	4622      	mov	r2, r4
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	4638      	mov	r0, r7
 800b2da:	f7ff ff6b 	bl	800b1b4 <__ssputs_r>
 800b2de:	3001      	adds	r0, #1
 800b2e0:	f000 80a7 	beq.w	800b432 <_svfiprintf_r+0x1c6>
 800b2e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2e6:	445a      	add	r2, fp
 800b2e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	f000 809f 	beq.w	800b432 <_svfiprintf_r+0x1c6>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2fe:	f10a 0a01 	add.w	sl, sl, #1
 800b302:	9304      	str	r3, [sp, #16]
 800b304:	9307      	str	r3, [sp, #28]
 800b306:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b30a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b30c:	4654      	mov	r4, sl
 800b30e:	2205      	movs	r2, #5
 800b310:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b314:	484e      	ldr	r0, [pc, #312]	@ (800b450 <_svfiprintf_r+0x1e4>)
 800b316:	f7f4 ff83 	bl	8000220 <memchr>
 800b31a:	9a04      	ldr	r2, [sp, #16]
 800b31c:	b9d8      	cbnz	r0, 800b356 <_svfiprintf_r+0xea>
 800b31e:	06d0      	lsls	r0, r2, #27
 800b320:	bf44      	itt	mi
 800b322:	2320      	movmi	r3, #32
 800b324:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b328:	0711      	lsls	r1, r2, #28
 800b32a:	bf44      	itt	mi
 800b32c:	232b      	movmi	r3, #43	@ 0x2b
 800b32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b332:	f89a 3000 	ldrb.w	r3, [sl]
 800b336:	2b2a      	cmp	r3, #42	@ 0x2a
 800b338:	d015      	beq.n	800b366 <_svfiprintf_r+0xfa>
 800b33a:	9a07      	ldr	r2, [sp, #28]
 800b33c:	4654      	mov	r4, sl
 800b33e:	2000      	movs	r0, #0
 800b340:	f04f 0c0a 	mov.w	ip, #10
 800b344:	4621      	mov	r1, r4
 800b346:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b34a:	3b30      	subs	r3, #48	@ 0x30
 800b34c:	2b09      	cmp	r3, #9
 800b34e:	d94b      	bls.n	800b3e8 <_svfiprintf_r+0x17c>
 800b350:	b1b0      	cbz	r0, 800b380 <_svfiprintf_r+0x114>
 800b352:	9207      	str	r2, [sp, #28]
 800b354:	e014      	b.n	800b380 <_svfiprintf_r+0x114>
 800b356:	eba0 0308 	sub.w	r3, r0, r8
 800b35a:	fa09 f303 	lsl.w	r3, r9, r3
 800b35e:	4313      	orrs	r3, r2
 800b360:	9304      	str	r3, [sp, #16]
 800b362:	46a2      	mov	sl, r4
 800b364:	e7d2      	b.n	800b30c <_svfiprintf_r+0xa0>
 800b366:	9b03      	ldr	r3, [sp, #12]
 800b368:	1d19      	adds	r1, r3, #4
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	9103      	str	r1, [sp, #12]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	bfbb      	ittet	lt
 800b372:	425b      	neglt	r3, r3
 800b374:	f042 0202 	orrlt.w	r2, r2, #2
 800b378:	9307      	strge	r3, [sp, #28]
 800b37a:	9307      	strlt	r3, [sp, #28]
 800b37c:	bfb8      	it	lt
 800b37e:	9204      	strlt	r2, [sp, #16]
 800b380:	7823      	ldrb	r3, [r4, #0]
 800b382:	2b2e      	cmp	r3, #46	@ 0x2e
 800b384:	d10a      	bne.n	800b39c <_svfiprintf_r+0x130>
 800b386:	7863      	ldrb	r3, [r4, #1]
 800b388:	2b2a      	cmp	r3, #42	@ 0x2a
 800b38a:	d132      	bne.n	800b3f2 <_svfiprintf_r+0x186>
 800b38c:	9b03      	ldr	r3, [sp, #12]
 800b38e:	1d1a      	adds	r2, r3, #4
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	9203      	str	r2, [sp, #12]
 800b394:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b398:	3402      	adds	r4, #2
 800b39a:	9305      	str	r3, [sp, #20]
 800b39c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b460 <_svfiprintf_r+0x1f4>
 800b3a0:	7821      	ldrb	r1, [r4, #0]
 800b3a2:	2203      	movs	r2, #3
 800b3a4:	4650      	mov	r0, sl
 800b3a6:	f7f4 ff3b 	bl	8000220 <memchr>
 800b3aa:	b138      	cbz	r0, 800b3bc <_svfiprintf_r+0x150>
 800b3ac:	9b04      	ldr	r3, [sp, #16]
 800b3ae:	eba0 000a 	sub.w	r0, r0, sl
 800b3b2:	2240      	movs	r2, #64	@ 0x40
 800b3b4:	4082      	lsls	r2, r0
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	3401      	adds	r4, #1
 800b3ba:	9304      	str	r3, [sp, #16]
 800b3bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c0:	4824      	ldr	r0, [pc, #144]	@ (800b454 <_svfiprintf_r+0x1e8>)
 800b3c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3c6:	2206      	movs	r2, #6
 800b3c8:	f7f4 ff2a 	bl	8000220 <memchr>
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	d036      	beq.n	800b43e <_svfiprintf_r+0x1d2>
 800b3d0:	4b21      	ldr	r3, [pc, #132]	@ (800b458 <_svfiprintf_r+0x1ec>)
 800b3d2:	bb1b      	cbnz	r3, 800b41c <_svfiprintf_r+0x1b0>
 800b3d4:	9b03      	ldr	r3, [sp, #12]
 800b3d6:	3307      	adds	r3, #7
 800b3d8:	f023 0307 	bic.w	r3, r3, #7
 800b3dc:	3308      	adds	r3, #8
 800b3de:	9303      	str	r3, [sp, #12]
 800b3e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3e2:	4433      	add	r3, r6
 800b3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3e6:	e76a      	b.n	800b2be <_svfiprintf_r+0x52>
 800b3e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3ec:	460c      	mov	r4, r1
 800b3ee:	2001      	movs	r0, #1
 800b3f0:	e7a8      	b.n	800b344 <_svfiprintf_r+0xd8>
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	3401      	adds	r4, #1
 800b3f6:	9305      	str	r3, [sp, #20]
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	f04f 0c0a 	mov.w	ip, #10
 800b3fe:	4620      	mov	r0, r4
 800b400:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b404:	3a30      	subs	r2, #48	@ 0x30
 800b406:	2a09      	cmp	r2, #9
 800b408:	d903      	bls.n	800b412 <_svfiprintf_r+0x1a6>
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d0c6      	beq.n	800b39c <_svfiprintf_r+0x130>
 800b40e:	9105      	str	r1, [sp, #20]
 800b410:	e7c4      	b.n	800b39c <_svfiprintf_r+0x130>
 800b412:	fb0c 2101 	mla	r1, ip, r1, r2
 800b416:	4604      	mov	r4, r0
 800b418:	2301      	movs	r3, #1
 800b41a:	e7f0      	b.n	800b3fe <_svfiprintf_r+0x192>
 800b41c:	ab03      	add	r3, sp, #12
 800b41e:	9300      	str	r3, [sp, #0]
 800b420:	462a      	mov	r2, r5
 800b422:	4b0e      	ldr	r3, [pc, #56]	@ (800b45c <_svfiprintf_r+0x1f0>)
 800b424:	a904      	add	r1, sp, #16
 800b426:	4638      	mov	r0, r7
 800b428:	f7fd fd80 	bl	8008f2c <_printf_float>
 800b42c:	1c42      	adds	r2, r0, #1
 800b42e:	4606      	mov	r6, r0
 800b430:	d1d6      	bne.n	800b3e0 <_svfiprintf_r+0x174>
 800b432:	89ab      	ldrh	r3, [r5, #12]
 800b434:	065b      	lsls	r3, r3, #25
 800b436:	f53f af2d 	bmi.w	800b294 <_svfiprintf_r+0x28>
 800b43a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b43c:	e72c      	b.n	800b298 <_svfiprintf_r+0x2c>
 800b43e:	ab03      	add	r3, sp, #12
 800b440:	9300      	str	r3, [sp, #0]
 800b442:	462a      	mov	r2, r5
 800b444:	4b05      	ldr	r3, [pc, #20]	@ (800b45c <_svfiprintf_r+0x1f0>)
 800b446:	a904      	add	r1, sp, #16
 800b448:	4638      	mov	r0, r7
 800b44a:	f7fe f807 	bl	800945c <_printf_i>
 800b44e:	e7ed      	b.n	800b42c <_svfiprintf_r+0x1c0>
 800b450:	0800c25a 	.word	0x0800c25a
 800b454:	0800c264 	.word	0x0800c264
 800b458:	08008f2d 	.word	0x08008f2d
 800b45c:	0800b1b5 	.word	0x0800b1b5
 800b460:	0800c260 	.word	0x0800c260

0800b464 <__sfputc_r>:
 800b464:	6893      	ldr	r3, [r2, #8]
 800b466:	3b01      	subs	r3, #1
 800b468:	2b00      	cmp	r3, #0
 800b46a:	b410      	push	{r4}
 800b46c:	6093      	str	r3, [r2, #8]
 800b46e:	da08      	bge.n	800b482 <__sfputc_r+0x1e>
 800b470:	6994      	ldr	r4, [r2, #24]
 800b472:	42a3      	cmp	r3, r4
 800b474:	db01      	blt.n	800b47a <__sfputc_r+0x16>
 800b476:	290a      	cmp	r1, #10
 800b478:	d103      	bne.n	800b482 <__sfputc_r+0x1e>
 800b47a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b47e:	f7fe baa2 	b.w	80099c6 <__swbuf_r>
 800b482:	6813      	ldr	r3, [r2, #0]
 800b484:	1c58      	adds	r0, r3, #1
 800b486:	6010      	str	r0, [r2, #0]
 800b488:	7019      	strb	r1, [r3, #0]
 800b48a:	4608      	mov	r0, r1
 800b48c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b490:	4770      	bx	lr

0800b492 <__sfputs_r>:
 800b492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b494:	4606      	mov	r6, r0
 800b496:	460f      	mov	r7, r1
 800b498:	4614      	mov	r4, r2
 800b49a:	18d5      	adds	r5, r2, r3
 800b49c:	42ac      	cmp	r4, r5
 800b49e:	d101      	bne.n	800b4a4 <__sfputs_r+0x12>
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	e007      	b.n	800b4b4 <__sfputs_r+0x22>
 800b4a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a8:	463a      	mov	r2, r7
 800b4aa:	4630      	mov	r0, r6
 800b4ac:	f7ff ffda 	bl	800b464 <__sfputc_r>
 800b4b0:	1c43      	adds	r3, r0, #1
 800b4b2:	d1f3      	bne.n	800b49c <__sfputs_r+0xa>
 800b4b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b4b8 <_vfiprintf_r>:
 800b4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4bc:	460d      	mov	r5, r1
 800b4be:	b09d      	sub	sp, #116	@ 0x74
 800b4c0:	4614      	mov	r4, r2
 800b4c2:	4698      	mov	r8, r3
 800b4c4:	4606      	mov	r6, r0
 800b4c6:	b118      	cbz	r0, 800b4d0 <_vfiprintf_r+0x18>
 800b4c8:	6a03      	ldr	r3, [r0, #32]
 800b4ca:	b90b      	cbnz	r3, 800b4d0 <_vfiprintf_r+0x18>
 800b4cc:	f7fe f970 	bl	80097b0 <__sinit>
 800b4d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4d2:	07d9      	lsls	r1, r3, #31
 800b4d4:	d405      	bmi.n	800b4e2 <_vfiprintf_r+0x2a>
 800b4d6:	89ab      	ldrh	r3, [r5, #12]
 800b4d8:	059a      	lsls	r2, r3, #22
 800b4da:	d402      	bmi.n	800b4e2 <_vfiprintf_r+0x2a>
 800b4dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4de:	f7fe fb84 	bl	8009bea <__retarget_lock_acquire_recursive>
 800b4e2:	89ab      	ldrh	r3, [r5, #12]
 800b4e4:	071b      	lsls	r3, r3, #28
 800b4e6:	d501      	bpl.n	800b4ec <_vfiprintf_r+0x34>
 800b4e8:	692b      	ldr	r3, [r5, #16]
 800b4ea:	b99b      	cbnz	r3, 800b514 <_vfiprintf_r+0x5c>
 800b4ec:	4629      	mov	r1, r5
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	f7fe faa8 	bl	8009a44 <__swsetup_r>
 800b4f4:	b170      	cbz	r0, 800b514 <_vfiprintf_r+0x5c>
 800b4f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4f8:	07dc      	lsls	r4, r3, #31
 800b4fa:	d504      	bpl.n	800b506 <_vfiprintf_r+0x4e>
 800b4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b500:	b01d      	add	sp, #116	@ 0x74
 800b502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b506:	89ab      	ldrh	r3, [r5, #12]
 800b508:	0598      	lsls	r0, r3, #22
 800b50a:	d4f7      	bmi.n	800b4fc <_vfiprintf_r+0x44>
 800b50c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b50e:	f7fe fb6d 	bl	8009bec <__retarget_lock_release_recursive>
 800b512:	e7f3      	b.n	800b4fc <_vfiprintf_r+0x44>
 800b514:	2300      	movs	r3, #0
 800b516:	9309      	str	r3, [sp, #36]	@ 0x24
 800b518:	2320      	movs	r3, #32
 800b51a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b51e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b522:	2330      	movs	r3, #48	@ 0x30
 800b524:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6d4 <_vfiprintf_r+0x21c>
 800b528:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b52c:	f04f 0901 	mov.w	r9, #1
 800b530:	4623      	mov	r3, r4
 800b532:	469a      	mov	sl, r3
 800b534:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b538:	b10a      	cbz	r2, 800b53e <_vfiprintf_r+0x86>
 800b53a:	2a25      	cmp	r2, #37	@ 0x25
 800b53c:	d1f9      	bne.n	800b532 <_vfiprintf_r+0x7a>
 800b53e:	ebba 0b04 	subs.w	fp, sl, r4
 800b542:	d00b      	beq.n	800b55c <_vfiprintf_r+0xa4>
 800b544:	465b      	mov	r3, fp
 800b546:	4622      	mov	r2, r4
 800b548:	4629      	mov	r1, r5
 800b54a:	4630      	mov	r0, r6
 800b54c:	f7ff ffa1 	bl	800b492 <__sfputs_r>
 800b550:	3001      	adds	r0, #1
 800b552:	f000 80a7 	beq.w	800b6a4 <_vfiprintf_r+0x1ec>
 800b556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b558:	445a      	add	r2, fp
 800b55a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b55c:	f89a 3000 	ldrb.w	r3, [sl]
 800b560:	2b00      	cmp	r3, #0
 800b562:	f000 809f 	beq.w	800b6a4 <_vfiprintf_r+0x1ec>
 800b566:	2300      	movs	r3, #0
 800b568:	f04f 32ff 	mov.w	r2, #4294967295
 800b56c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b570:	f10a 0a01 	add.w	sl, sl, #1
 800b574:	9304      	str	r3, [sp, #16]
 800b576:	9307      	str	r3, [sp, #28]
 800b578:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b57c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b57e:	4654      	mov	r4, sl
 800b580:	2205      	movs	r2, #5
 800b582:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b586:	4853      	ldr	r0, [pc, #332]	@ (800b6d4 <_vfiprintf_r+0x21c>)
 800b588:	f7f4 fe4a 	bl	8000220 <memchr>
 800b58c:	9a04      	ldr	r2, [sp, #16]
 800b58e:	b9d8      	cbnz	r0, 800b5c8 <_vfiprintf_r+0x110>
 800b590:	06d1      	lsls	r1, r2, #27
 800b592:	bf44      	itt	mi
 800b594:	2320      	movmi	r3, #32
 800b596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b59a:	0713      	lsls	r3, r2, #28
 800b59c:	bf44      	itt	mi
 800b59e:	232b      	movmi	r3, #43	@ 0x2b
 800b5a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b5a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5aa:	d015      	beq.n	800b5d8 <_vfiprintf_r+0x120>
 800b5ac:	9a07      	ldr	r2, [sp, #28]
 800b5ae:	4654      	mov	r4, sl
 800b5b0:	2000      	movs	r0, #0
 800b5b2:	f04f 0c0a 	mov.w	ip, #10
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5bc:	3b30      	subs	r3, #48	@ 0x30
 800b5be:	2b09      	cmp	r3, #9
 800b5c0:	d94b      	bls.n	800b65a <_vfiprintf_r+0x1a2>
 800b5c2:	b1b0      	cbz	r0, 800b5f2 <_vfiprintf_r+0x13a>
 800b5c4:	9207      	str	r2, [sp, #28]
 800b5c6:	e014      	b.n	800b5f2 <_vfiprintf_r+0x13a>
 800b5c8:	eba0 0308 	sub.w	r3, r0, r8
 800b5cc:	fa09 f303 	lsl.w	r3, r9, r3
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	9304      	str	r3, [sp, #16]
 800b5d4:	46a2      	mov	sl, r4
 800b5d6:	e7d2      	b.n	800b57e <_vfiprintf_r+0xc6>
 800b5d8:	9b03      	ldr	r3, [sp, #12]
 800b5da:	1d19      	adds	r1, r3, #4
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	9103      	str	r1, [sp, #12]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	bfbb      	ittet	lt
 800b5e4:	425b      	neglt	r3, r3
 800b5e6:	f042 0202 	orrlt.w	r2, r2, #2
 800b5ea:	9307      	strge	r3, [sp, #28]
 800b5ec:	9307      	strlt	r3, [sp, #28]
 800b5ee:	bfb8      	it	lt
 800b5f0:	9204      	strlt	r2, [sp, #16]
 800b5f2:	7823      	ldrb	r3, [r4, #0]
 800b5f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5f6:	d10a      	bne.n	800b60e <_vfiprintf_r+0x156>
 800b5f8:	7863      	ldrb	r3, [r4, #1]
 800b5fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5fc:	d132      	bne.n	800b664 <_vfiprintf_r+0x1ac>
 800b5fe:	9b03      	ldr	r3, [sp, #12]
 800b600:	1d1a      	adds	r2, r3, #4
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	9203      	str	r2, [sp, #12]
 800b606:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b60a:	3402      	adds	r4, #2
 800b60c:	9305      	str	r3, [sp, #20]
 800b60e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b6e4 <_vfiprintf_r+0x22c>
 800b612:	7821      	ldrb	r1, [r4, #0]
 800b614:	2203      	movs	r2, #3
 800b616:	4650      	mov	r0, sl
 800b618:	f7f4 fe02 	bl	8000220 <memchr>
 800b61c:	b138      	cbz	r0, 800b62e <_vfiprintf_r+0x176>
 800b61e:	9b04      	ldr	r3, [sp, #16]
 800b620:	eba0 000a 	sub.w	r0, r0, sl
 800b624:	2240      	movs	r2, #64	@ 0x40
 800b626:	4082      	lsls	r2, r0
 800b628:	4313      	orrs	r3, r2
 800b62a:	3401      	adds	r4, #1
 800b62c:	9304      	str	r3, [sp, #16]
 800b62e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b632:	4829      	ldr	r0, [pc, #164]	@ (800b6d8 <_vfiprintf_r+0x220>)
 800b634:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b638:	2206      	movs	r2, #6
 800b63a:	f7f4 fdf1 	bl	8000220 <memchr>
 800b63e:	2800      	cmp	r0, #0
 800b640:	d03f      	beq.n	800b6c2 <_vfiprintf_r+0x20a>
 800b642:	4b26      	ldr	r3, [pc, #152]	@ (800b6dc <_vfiprintf_r+0x224>)
 800b644:	bb1b      	cbnz	r3, 800b68e <_vfiprintf_r+0x1d6>
 800b646:	9b03      	ldr	r3, [sp, #12]
 800b648:	3307      	adds	r3, #7
 800b64a:	f023 0307 	bic.w	r3, r3, #7
 800b64e:	3308      	adds	r3, #8
 800b650:	9303      	str	r3, [sp, #12]
 800b652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b654:	443b      	add	r3, r7
 800b656:	9309      	str	r3, [sp, #36]	@ 0x24
 800b658:	e76a      	b.n	800b530 <_vfiprintf_r+0x78>
 800b65a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b65e:	460c      	mov	r4, r1
 800b660:	2001      	movs	r0, #1
 800b662:	e7a8      	b.n	800b5b6 <_vfiprintf_r+0xfe>
 800b664:	2300      	movs	r3, #0
 800b666:	3401      	adds	r4, #1
 800b668:	9305      	str	r3, [sp, #20]
 800b66a:	4619      	mov	r1, r3
 800b66c:	f04f 0c0a 	mov.w	ip, #10
 800b670:	4620      	mov	r0, r4
 800b672:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b676:	3a30      	subs	r2, #48	@ 0x30
 800b678:	2a09      	cmp	r2, #9
 800b67a:	d903      	bls.n	800b684 <_vfiprintf_r+0x1cc>
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d0c6      	beq.n	800b60e <_vfiprintf_r+0x156>
 800b680:	9105      	str	r1, [sp, #20]
 800b682:	e7c4      	b.n	800b60e <_vfiprintf_r+0x156>
 800b684:	fb0c 2101 	mla	r1, ip, r1, r2
 800b688:	4604      	mov	r4, r0
 800b68a:	2301      	movs	r3, #1
 800b68c:	e7f0      	b.n	800b670 <_vfiprintf_r+0x1b8>
 800b68e:	ab03      	add	r3, sp, #12
 800b690:	9300      	str	r3, [sp, #0]
 800b692:	462a      	mov	r2, r5
 800b694:	4b12      	ldr	r3, [pc, #72]	@ (800b6e0 <_vfiprintf_r+0x228>)
 800b696:	a904      	add	r1, sp, #16
 800b698:	4630      	mov	r0, r6
 800b69a:	f7fd fc47 	bl	8008f2c <_printf_float>
 800b69e:	4607      	mov	r7, r0
 800b6a0:	1c78      	adds	r0, r7, #1
 800b6a2:	d1d6      	bne.n	800b652 <_vfiprintf_r+0x19a>
 800b6a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6a6:	07d9      	lsls	r1, r3, #31
 800b6a8:	d405      	bmi.n	800b6b6 <_vfiprintf_r+0x1fe>
 800b6aa:	89ab      	ldrh	r3, [r5, #12]
 800b6ac:	059a      	lsls	r2, r3, #22
 800b6ae:	d402      	bmi.n	800b6b6 <_vfiprintf_r+0x1fe>
 800b6b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6b2:	f7fe fa9b 	bl	8009bec <__retarget_lock_release_recursive>
 800b6b6:	89ab      	ldrh	r3, [r5, #12]
 800b6b8:	065b      	lsls	r3, r3, #25
 800b6ba:	f53f af1f 	bmi.w	800b4fc <_vfiprintf_r+0x44>
 800b6be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6c0:	e71e      	b.n	800b500 <_vfiprintf_r+0x48>
 800b6c2:	ab03      	add	r3, sp, #12
 800b6c4:	9300      	str	r3, [sp, #0]
 800b6c6:	462a      	mov	r2, r5
 800b6c8:	4b05      	ldr	r3, [pc, #20]	@ (800b6e0 <_vfiprintf_r+0x228>)
 800b6ca:	a904      	add	r1, sp, #16
 800b6cc:	4630      	mov	r0, r6
 800b6ce:	f7fd fec5 	bl	800945c <_printf_i>
 800b6d2:	e7e4      	b.n	800b69e <_vfiprintf_r+0x1e6>
 800b6d4:	0800c25a 	.word	0x0800c25a
 800b6d8:	0800c264 	.word	0x0800c264
 800b6dc:	08008f2d 	.word	0x08008f2d
 800b6e0:	0800b493 	.word	0x0800b493
 800b6e4:	0800c260 	.word	0x0800c260

0800b6e8 <__sflush_r>:
 800b6e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6f0:	0716      	lsls	r6, r2, #28
 800b6f2:	4605      	mov	r5, r0
 800b6f4:	460c      	mov	r4, r1
 800b6f6:	d454      	bmi.n	800b7a2 <__sflush_r+0xba>
 800b6f8:	684b      	ldr	r3, [r1, #4]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	dc02      	bgt.n	800b704 <__sflush_r+0x1c>
 800b6fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b700:	2b00      	cmp	r3, #0
 800b702:	dd48      	ble.n	800b796 <__sflush_r+0xae>
 800b704:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b706:	2e00      	cmp	r6, #0
 800b708:	d045      	beq.n	800b796 <__sflush_r+0xae>
 800b70a:	2300      	movs	r3, #0
 800b70c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b710:	682f      	ldr	r7, [r5, #0]
 800b712:	6a21      	ldr	r1, [r4, #32]
 800b714:	602b      	str	r3, [r5, #0]
 800b716:	d030      	beq.n	800b77a <__sflush_r+0x92>
 800b718:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b71a:	89a3      	ldrh	r3, [r4, #12]
 800b71c:	0759      	lsls	r1, r3, #29
 800b71e:	d505      	bpl.n	800b72c <__sflush_r+0x44>
 800b720:	6863      	ldr	r3, [r4, #4]
 800b722:	1ad2      	subs	r2, r2, r3
 800b724:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b726:	b10b      	cbz	r3, 800b72c <__sflush_r+0x44>
 800b728:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b72a:	1ad2      	subs	r2, r2, r3
 800b72c:	2300      	movs	r3, #0
 800b72e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b730:	6a21      	ldr	r1, [r4, #32]
 800b732:	4628      	mov	r0, r5
 800b734:	47b0      	blx	r6
 800b736:	1c43      	adds	r3, r0, #1
 800b738:	89a3      	ldrh	r3, [r4, #12]
 800b73a:	d106      	bne.n	800b74a <__sflush_r+0x62>
 800b73c:	6829      	ldr	r1, [r5, #0]
 800b73e:	291d      	cmp	r1, #29
 800b740:	d82b      	bhi.n	800b79a <__sflush_r+0xb2>
 800b742:	4a2a      	ldr	r2, [pc, #168]	@ (800b7ec <__sflush_r+0x104>)
 800b744:	40ca      	lsrs	r2, r1
 800b746:	07d6      	lsls	r6, r2, #31
 800b748:	d527      	bpl.n	800b79a <__sflush_r+0xb2>
 800b74a:	2200      	movs	r2, #0
 800b74c:	6062      	str	r2, [r4, #4]
 800b74e:	04d9      	lsls	r1, r3, #19
 800b750:	6922      	ldr	r2, [r4, #16]
 800b752:	6022      	str	r2, [r4, #0]
 800b754:	d504      	bpl.n	800b760 <__sflush_r+0x78>
 800b756:	1c42      	adds	r2, r0, #1
 800b758:	d101      	bne.n	800b75e <__sflush_r+0x76>
 800b75a:	682b      	ldr	r3, [r5, #0]
 800b75c:	b903      	cbnz	r3, 800b760 <__sflush_r+0x78>
 800b75e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b760:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b762:	602f      	str	r7, [r5, #0]
 800b764:	b1b9      	cbz	r1, 800b796 <__sflush_r+0xae>
 800b766:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b76a:	4299      	cmp	r1, r3
 800b76c:	d002      	beq.n	800b774 <__sflush_r+0x8c>
 800b76e:	4628      	mov	r0, r5
 800b770:	f7ff f8a6 	bl	800a8c0 <_free_r>
 800b774:	2300      	movs	r3, #0
 800b776:	6363      	str	r3, [r4, #52]	@ 0x34
 800b778:	e00d      	b.n	800b796 <__sflush_r+0xae>
 800b77a:	2301      	movs	r3, #1
 800b77c:	4628      	mov	r0, r5
 800b77e:	47b0      	blx	r6
 800b780:	4602      	mov	r2, r0
 800b782:	1c50      	adds	r0, r2, #1
 800b784:	d1c9      	bne.n	800b71a <__sflush_r+0x32>
 800b786:	682b      	ldr	r3, [r5, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d0c6      	beq.n	800b71a <__sflush_r+0x32>
 800b78c:	2b1d      	cmp	r3, #29
 800b78e:	d001      	beq.n	800b794 <__sflush_r+0xac>
 800b790:	2b16      	cmp	r3, #22
 800b792:	d11e      	bne.n	800b7d2 <__sflush_r+0xea>
 800b794:	602f      	str	r7, [r5, #0]
 800b796:	2000      	movs	r0, #0
 800b798:	e022      	b.n	800b7e0 <__sflush_r+0xf8>
 800b79a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b79e:	b21b      	sxth	r3, r3
 800b7a0:	e01b      	b.n	800b7da <__sflush_r+0xf2>
 800b7a2:	690f      	ldr	r7, [r1, #16]
 800b7a4:	2f00      	cmp	r7, #0
 800b7a6:	d0f6      	beq.n	800b796 <__sflush_r+0xae>
 800b7a8:	0793      	lsls	r3, r2, #30
 800b7aa:	680e      	ldr	r6, [r1, #0]
 800b7ac:	bf08      	it	eq
 800b7ae:	694b      	ldreq	r3, [r1, #20]
 800b7b0:	600f      	str	r7, [r1, #0]
 800b7b2:	bf18      	it	ne
 800b7b4:	2300      	movne	r3, #0
 800b7b6:	eba6 0807 	sub.w	r8, r6, r7
 800b7ba:	608b      	str	r3, [r1, #8]
 800b7bc:	f1b8 0f00 	cmp.w	r8, #0
 800b7c0:	dde9      	ble.n	800b796 <__sflush_r+0xae>
 800b7c2:	6a21      	ldr	r1, [r4, #32]
 800b7c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7c6:	4643      	mov	r3, r8
 800b7c8:	463a      	mov	r2, r7
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	47b0      	blx	r6
 800b7ce:	2800      	cmp	r0, #0
 800b7d0:	dc08      	bgt.n	800b7e4 <__sflush_r+0xfc>
 800b7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7da:	81a3      	strh	r3, [r4, #12]
 800b7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7e4:	4407      	add	r7, r0
 800b7e6:	eba8 0800 	sub.w	r8, r8, r0
 800b7ea:	e7e7      	b.n	800b7bc <__sflush_r+0xd4>
 800b7ec:	20400001 	.word	0x20400001

0800b7f0 <_fflush_r>:
 800b7f0:	b538      	push	{r3, r4, r5, lr}
 800b7f2:	690b      	ldr	r3, [r1, #16]
 800b7f4:	4605      	mov	r5, r0
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	b913      	cbnz	r3, 800b800 <_fflush_r+0x10>
 800b7fa:	2500      	movs	r5, #0
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	bd38      	pop	{r3, r4, r5, pc}
 800b800:	b118      	cbz	r0, 800b80a <_fflush_r+0x1a>
 800b802:	6a03      	ldr	r3, [r0, #32]
 800b804:	b90b      	cbnz	r3, 800b80a <_fflush_r+0x1a>
 800b806:	f7fd ffd3 	bl	80097b0 <__sinit>
 800b80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d0f3      	beq.n	800b7fa <_fflush_r+0xa>
 800b812:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b814:	07d0      	lsls	r0, r2, #31
 800b816:	d404      	bmi.n	800b822 <_fflush_r+0x32>
 800b818:	0599      	lsls	r1, r3, #22
 800b81a:	d402      	bmi.n	800b822 <_fflush_r+0x32>
 800b81c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b81e:	f7fe f9e4 	bl	8009bea <__retarget_lock_acquire_recursive>
 800b822:	4628      	mov	r0, r5
 800b824:	4621      	mov	r1, r4
 800b826:	f7ff ff5f 	bl	800b6e8 <__sflush_r>
 800b82a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b82c:	07da      	lsls	r2, r3, #31
 800b82e:	4605      	mov	r5, r0
 800b830:	d4e4      	bmi.n	800b7fc <_fflush_r+0xc>
 800b832:	89a3      	ldrh	r3, [r4, #12]
 800b834:	059b      	lsls	r3, r3, #22
 800b836:	d4e1      	bmi.n	800b7fc <_fflush_r+0xc>
 800b838:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b83a:	f7fe f9d7 	bl	8009bec <__retarget_lock_release_recursive>
 800b83e:	e7dd      	b.n	800b7fc <_fflush_r+0xc>

0800b840 <__swhatbuf_r>:
 800b840:	b570      	push	{r4, r5, r6, lr}
 800b842:	460c      	mov	r4, r1
 800b844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b848:	2900      	cmp	r1, #0
 800b84a:	b096      	sub	sp, #88	@ 0x58
 800b84c:	4615      	mov	r5, r2
 800b84e:	461e      	mov	r6, r3
 800b850:	da0d      	bge.n	800b86e <__swhatbuf_r+0x2e>
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b858:	f04f 0100 	mov.w	r1, #0
 800b85c:	bf14      	ite	ne
 800b85e:	2340      	movne	r3, #64	@ 0x40
 800b860:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b864:	2000      	movs	r0, #0
 800b866:	6031      	str	r1, [r6, #0]
 800b868:	602b      	str	r3, [r5, #0]
 800b86a:	b016      	add	sp, #88	@ 0x58
 800b86c:	bd70      	pop	{r4, r5, r6, pc}
 800b86e:	466a      	mov	r2, sp
 800b870:	f000 f862 	bl	800b938 <_fstat_r>
 800b874:	2800      	cmp	r0, #0
 800b876:	dbec      	blt.n	800b852 <__swhatbuf_r+0x12>
 800b878:	9901      	ldr	r1, [sp, #4]
 800b87a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b87e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b882:	4259      	negs	r1, r3
 800b884:	4159      	adcs	r1, r3
 800b886:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b88a:	e7eb      	b.n	800b864 <__swhatbuf_r+0x24>

0800b88c <__smakebuf_r>:
 800b88c:	898b      	ldrh	r3, [r1, #12]
 800b88e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b890:	079d      	lsls	r5, r3, #30
 800b892:	4606      	mov	r6, r0
 800b894:	460c      	mov	r4, r1
 800b896:	d507      	bpl.n	800b8a8 <__smakebuf_r+0x1c>
 800b898:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b89c:	6023      	str	r3, [r4, #0]
 800b89e:	6123      	str	r3, [r4, #16]
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	6163      	str	r3, [r4, #20]
 800b8a4:	b003      	add	sp, #12
 800b8a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8a8:	ab01      	add	r3, sp, #4
 800b8aa:	466a      	mov	r2, sp
 800b8ac:	f7ff ffc8 	bl	800b840 <__swhatbuf_r>
 800b8b0:	9f00      	ldr	r7, [sp, #0]
 800b8b2:	4605      	mov	r5, r0
 800b8b4:	4639      	mov	r1, r7
 800b8b6:	4630      	mov	r0, r6
 800b8b8:	f7ff f876 	bl	800a9a8 <_malloc_r>
 800b8bc:	b948      	cbnz	r0, 800b8d2 <__smakebuf_r+0x46>
 800b8be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8c2:	059a      	lsls	r2, r3, #22
 800b8c4:	d4ee      	bmi.n	800b8a4 <__smakebuf_r+0x18>
 800b8c6:	f023 0303 	bic.w	r3, r3, #3
 800b8ca:	f043 0302 	orr.w	r3, r3, #2
 800b8ce:	81a3      	strh	r3, [r4, #12]
 800b8d0:	e7e2      	b.n	800b898 <__smakebuf_r+0xc>
 800b8d2:	89a3      	ldrh	r3, [r4, #12]
 800b8d4:	6020      	str	r0, [r4, #0]
 800b8d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8da:	81a3      	strh	r3, [r4, #12]
 800b8dc:	9b01      	ldr	r3, [sp, #4]
 800b8de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b8e2:	b15b      	cbz	r3, 800b8fc <__smakebuf_r+0x70>
 800b8e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	f000 f837 	bl	800b95c <_isatty_r>
 800b8ee:	b128      	cbz	r0, 800b8fc <__smakebuf_r+0x70>
 800b8f0:	89a3      	ldrh	r3, [r4, #12]
 800b8f2:	f023 0303 	bic.w	r3, r3, #3
 800b8f6:	f043 0301 	orr.w	r3, r3, #1
 800b8fa:	81a3      	strh	r3, [r4, #12]
 800b8fc:	89a3      	ldrh	r3, [r4, #12]
 800b8fe:	431d      	orrs	r5, r3
 800b900:	81a5      	strh	r5, [r4, #12]
 800b902:	e7cf      	b.n	800b8a4 <__smakebuf_r+0x18>

0800b904 <memmove>:
 800b904:	4288      	cmp	r0, r1
 800b906:	b510      	push	{r4, lr}
 800b908:	eb01 0402 	add.w	r4, r1, r2
 800b90c:	d902      	bls.n	800b914 <memmove+0x10>
 800b90e:	4284      	cmp	r4, r0
 800b910:	4623      	mov	r3, r4
 800b912:	d807      	bhi.n	800b924 <memmove+0x20>
 800b914:	1e43      	subs	r3, r0, #1
 800b916:	42a1      	cmp	r1, r4
 800b918:	d008      	beq.n	800b92c <memmove+0x28>
 800b91a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b91e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b922:	e7f8      	b.n	800b916 <memmove+0x12>
 800b924:	4402      	add	r2, r0
 800b926:	4601      	mov	r1, r0
 800b928:	428a      	cmp	r2, r1
 800b92a:	d100      	bne.n	800b92e <memmove+0x2a>
 800b92c:	bd10      	pop	{r4, pc}
 800b92e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b932:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b936:	e7f7      	b.n	800b928 <memmove+0x24>

0800b938 <_fstat_r>:
 800b938:	b538      	push	{r3, r4, r5, lr}
 800b93a:	4d07      	ldr	r5, [pc, #28]	@ (800b958 <_fstat_r+0x20>)
 800b93c:	2300      	movs	r3, #0
 800b93e:	4604      	mov	r4, r0
 800b940:	4608      	mov	r0, r1
 800b942:	4611      	mov	r1, r2
 800b944:	602b      	str	r3, [r5, #0]
 800b946:	f7f7 f9c7 	bl	8002cd8 <_fstat>
 800b94a:	1c43      	adds	r3, r0, #1
 800b94c:	d102      	bne.n	800b954 <_fstat_r+0x1c>
 800b94e:	682b      	ldr	r3, [r5, #0]
 800b950:	b103      	cbz	r3, 800b954 <_fstat_r+0x1c>
 800b952:	6023      	str	r3, [r4, #0]
 800b954:	bd38      	pop	{r3, r4, r5, pc}
 800b956:	bf00      	nop
 800b958:	200006a8 	.word	0x200006a8

0800b95c <_isatty_r>:
 800b95c:	b538      	push	{r3, r4, r5, lr}
 800b95e:	4d06      	ldr	r5, [pc, #24]	@ (800b978 <_isatty_r+0x1c>)
 800b960:	2300      	movs	r3, #0
 800b962:	4604      	mov	r4, r0
 800b964:	4608      	mov	r0, r1
 800b966:	602b      	str	r3, [r5, #0]
 800b968:	f7f7 f9c6 	bl	8002cf8 <_isatty>
 800b96c:	1c43      	adds	r3, r0, #1
 800b96e:	d102      	bne.n	800b976 <_isatty_r+0x1a>
 800b970:	682b      	ldr	r3, [r5, #0]
 800b972:	b103      	cbz	r3, 800b976 <_isatty_r+0x1a>
 800b974:	6023      	str	r3, [r4, #0]
 800b976:	bd38      	pop	{r3, r4, r5, pc}
 800b978:	200006a8 	.word	0x200006a8

0800b97c <_sbrk_r>:
 800b97c:	b538      	push	{r3, r4, r5, lr}
 800b97e:	4d06      	ldr	r5, [pc, #24]	@ (800b998 <_sbrk_r+0x1c>)
 800b980:	2300      	movs	r3, #0
 800b982:	4604      	mov	r4, r0
 800b984:	4608      	mov	r0, r1
 800b986:	602b      	str	r3, [r5, #0]
 800b988:	f7f7 f9ce 	bl	8002d28 <_sbrk>
 800b98c:	1c43      	adds	r3, r0, #1
 800b98e:	d102      	bne.n	800b996 <_sbrk_r+0x1a>
 800b990:	682b      	ldr	r3, [r5, #0]
 800b992:	b103      	cbz	r3, 800b996 <_sbrk_r+0x1a>
 800b994:	6023      	str	r3, [r4, #0]
 800b996:	bd38      	pop	{r3, r4, r5, pc}
 800b998:	200006a8 	.word	0x200006a8

0800b99c <__assert_func>:
 800b99c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b99e:	4614      	mov	r4, r2
 800b9a0:	461a      	mov	r2, r3
 800b9a2:	4b09      	ldr	r3, [pc, #36]	@ (800b9c8 <__assert_func+0x2c>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	68d8      	ldr	r0, [r3, #12]
 800b9aa:	b14c      	cbz	r4, 800b9c0 <__assert_func+0x24>
 800b9ac:	4b07      	ldr	r3, [pc, #28]	@ (800b9cc <__assert_func+0x30>)
 800b9ae:	9100      	str	r1, [sp, #0]
 800b9b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9b4:	4906      	ldr	r1, [pc, #24]	@ (800b9d0 <__assert_func+0x34>)
 800b9b6:	462b      	mov	r3, r5
 800b9b8:	f000 f870 	bl	800ba9c <fiprintf>
 800b9bc:	f000 f880 	bl	800bac0 <abort>
 800b9c0:	4b04      	ldr	r3, [pc, #16]	@ (800b9d4 <__assert_func+0x38>)
 800b9c2:	461c      	mov	r4, r3
 800b9c4:	e7f3      	b.n	800b9ae <__assert_func+0x12>
 800b9c6:	bf00      	nop
 800b9c8:	2000001c 	.word	0x2000001c
 800b9cc:	0800c275 	.word	0x0800c275
 800b9d0:	0800c282 	.word	0x0800c282
 800b9d4:	0800c2b0 	.word	0x0800c2b0

0800b9d8 <_calloc_r>:
 800b9d8:	b570      	push	{r4, r5, r6, lr}
 800b9da:	fba1 5402 	umull	r5, r4, r1, r2
 800b9de:	b934      	cbnz	r4, 800b9ee <_calloc_r+0x16>
 800b9e0:	4629      	mov	r1, r5
 800b9e2:	f7fe ffe1 	bl	800a9a8 <_malloc_r>
 800b9e6:	4606      	mov	r6, r0
 800b9e8:	b928      	cbnz	r0, 800b9f6 <_calloc_r+0x1e>
 800b9ea:	4630      	mov	r0, r6
 800b9ec:	bd70      	pop	{r4, r5, r6, pc}
 800b9ee:	220c      	movs	r2, #12
 800b9f0:	6002      	str	r2, [r0, #0]
 800b9f2:	2600      	movs	r6, #0
 800b9f4:	e7f9      	b.n	800b9ea <_calloc_r+0x12>
 800b9f6:	462a      	mov	r2, r5
 800b9f8:	4621      	mov	r1, r4
 800b9fa:	f7fe f879 	bl	8009af0 <memset>
 800b9fe:	e7f4      	b.n	800b9ea <_calloc_r+0x12>

0800ba00 <__ascii_mbtowc>:
 800ba00:	b082      	sub	sp, #8
 800ba02:	b901      	cbnz	r1, 800ba06 <__ascii_mbtowc+0x6>
 800ba04:	a901      	add	r1, sp, #4
 800ba06:	b142      	cbz	r2, 800ba1a <__ascii_mbtowc+0x1a>
 800ba08:	b14b      	cbz	r3, 800ba1e <__ascii_mbtowc+0x1e>
 800ba0a:	7813      	ldrb	r3, [r2, #0]
 800ba0c:	600b      	str	r3, [r1, #0]
 800ba0e:	7812      	ldrb	r2, [r2, #0]
 800ba10:	1e10      	subs	r0, r2, #0
 800ba12:	bf18      	it	ne
 800ba14:	2001      	movne	r0, #1
 800ba16:	b002      	add	sp, #8
 800ba18:	4770      	bx	lr
 800ba1a:	4610      	mov	r0, r2
 800ba1c:	e7fb      	b.n	800ba16 <__ascii_mbtowc+0x16>
 800ba1e:	f06f 0001 	mvn.w	r0, #1
 800ba22:	e7f8      	b.n	800ba16 <__ascii_mbtowc+0x16>

0800ba24 <_realloc_r>:
 800ba24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba28:	4607      	mov	r7, r0
 800ba2a:	4614      	mov	r4, r2
 800ba2c:	460d      	mov	r5, r1
 800ba2e:	b921      	cbnz	r1, 800ba3a <_realloc_r+0x16>
 800ba30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba34:	4611      	mov	r1, r2
 800ba36:	f7fe bfb7 	b.w	800a9a8 <_malloc_r>
 800ba3a:	b92a      	cbnz	r2, 800ba48 <_realloc_r+0x24>
 800ba3c:	f7fe ff40 	bl	800a8c0 <_free_r>
 800ba40:	4625      	mov	r5, r4
 800ba42:	4628      	mov	r0, r5
 800ba44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba48:	f000 f841 	bl	800bace <_malloc_usable_size_r>
 800ba4c:	4284      	cmp	r4, r0
 800ba4e:	4606      	mov	r6, r0
 800ba50:	d802      	bhi.n	800ba58 <_realloc_r+0x34>
 800ba52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba56:	d8f4      	bhi.n	800ba42 <_realloc_r+0x1e>
 800ba58:	4621      	mov	r1, r4
 800ba5a:	4638      	mov	r0, r7
 800ba5c:	f7fe ffa4 	bl	800a9a8 <_malloc_r>
 800ba60:	4680      	mov	r8, r0
 800ba62:	b908      	cbnz	r0, 800ba68 <_realloc_r+0x44>
 800ba64:	4645      	mov	r5, r8
 800ba66:	e7ec      	b.n	800ba42 <_realloc_r+0x1e>
 800ba68:	42b4      	cmp	r4, r6
 800ba6a:	4622      	mov	r2, r4
 800ba6c:	4629      	mov	r1, r5
 800ba6e:	bf28      	it	cs
 800ba70:	4632      	movcs	r2, r6
 800ba72:	f7fe f8bc 	bl	8009bee <memcpy>
 800ba76:	4629      	mov	r1, r5
 800ba78:	4638      	mov	r0, r7
 800ba7a:	f7fe ff21 	bl	800a8c0 <_free_r>
 800ba7e:	e7f1      	b.n	800ba64 <_realloc_r+0x40>

0800ba80 <__ascii_wctomb>:
 800ba80:	4603      	mov	r3, r0
 800ba82:	4608      	mov	r0, r1
 800ba84:	b141      	cbz	r1, 800ba98 <__ascii_wctomb+0x18>
 800ba86:	2aff      	cmp	r2, #255	@ 0xff
 800ba88:	d904      	bls.n	800ba94 <__ascii_wctomb+0x14>
 800ba8a:	228a      	movs	r2, #138	@ 0x8a
 800ba8c:	601a      	str	r2, [r3, #0]
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	4770      	bx	lr
 800ba94:	700a      	strb	r2, [r1, #0]
 800ba96:	2001      	movs	r0, #1
 800ba98:	4770      	bx	lr
	...

0800ba9c <fiprintf>:
 800ba9c:	b40e      	push	{r1, r2, r3}
 800ba9e:	b503      	push	{r0, r1, lr}
 800baa0:	4601      	mov	r1, r0
 800baa2:	ab03      	add	r3, sp, #12
 800baa4:	4805      	ldr	r0, [pc, #20]	@ (800babc <fiprintf+0x20>)
 800baa6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baaa:	6800      	ldr	r0, [r0, #0]
 800baac:	9301      	str	r3, [sp, #4]
 800baae:	f7ff fd03 	bl	800b4b8 <_vfiprintf_r>
 800bab2:	b002      	add	sp, #8
 800bab4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bab8:	b003      	add	sp, #12
 800baba:	4770      	bx	lr
 800babc:	2000001c 	.word	0x2000001c

0800bac0 <abort>:
 800bac0:	b508      	push	{r3, lr}
 800bac2:	2006      	movs	r0, #6
 800bac4:	f000 f834 	bl	800bb30 <raise>
 800bac8:	2001      	movs	r0, #1
 800baca:	f7f7 f8b5 	bl	8002c38 <_exit>

0800bace <_malloc_usable_size_r>:
 800bace:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bad2:	1f18      	subs	r0, r3, #4
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	bfbc      	itt	lt
 800bad8:	580b      	ldrlt	r3, [r1, r0]
 800bada:	18c0      	addlt	r0, r0, r3
 800badc:	4770      	bx	lr

0800bade <_raise_r>:
 800bade:	291f      	cmp	r1, #31
 800bae0:	b538      	push	{r3, r4, r5, lr}
 800bae2:	4605      	mov	r5, r0
 800bae4:	460c      	mov	r4, r1
 800bae6:	d904      	bls.n	800baf2 <_raise_r+0x14>
 800bae8:	2316      	movs	r3, #22
 800baea:	6003      	str	r3, [r0, #0]
 800baec:	f04f 30ff 	mov.w	r0, #4294967295
 800baf0:	bd38      	pop	{r3, r4, r5, pc}
 800baf2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800baf4:	b112      	cbz	r2, 800bafc <_raise_r+0x1e>
 800baf6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bafa:	b94b      	cbnz	r3, 800bb10 <_raise_r+0x32>
 800bafc:	4628      	mov	r0, r5
 800bafe:	f000 f831 	bl	800bb64 <_getpid_r>
 800bb02:	4622      	mov	r2, r4
 800bb04:	4601      	mov	r1, r0
 800bb06:	4628      	mov	r0, r5
 800bb08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb0c:	f000 b818 	b.w	800bb40 <_kill_r>
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	d00a      	beq.n	800bb2a <_raise_r+0x4c>
 800bb14:	1c59      	adds	r1, r3, #1
 800bb16:	d103      	bne.n	800bb20 <_raise_r+0x42>
 800bb18:	2316      	movs	r3, #22
 800bb1a:	6003      	str	r3, [r0, #0]
 800bb1c:	2001      	movs	r0, #1
 800bb1e:	e7e7      	b.n	800baf0 <_raise_r+0x12>
 800bb20:	2100      	movs	r1, #0
 800bb22:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bb26:	4620      	mov	r0, r4
 800bb28:	4798      	blx	r3
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	e7e0      	b.n	800baf0 <_raise_r+0x12>
	...

0800bb30 <raise>:
 800bb30:	4b02      	ldr	r3, [pc, #8]	@ (800bb3c <raise+0xc>)
 800bb32:	4601      	mov	r1, r0
 800bb34:	6818      	ldr	r0, [r3, #0]
 800bb36:	f7ff bfd2 	b.w	800bade <_raise_r>
 800bb3a:	bf00      	nop
 800bb3c:	2000001c 	.word	0x2000001c

0800bb40 <_kill_r>:
 800bb40:	b538      	push	{r3, r4, r5, lr}
 800bb42:	4d07      	ldr	r5, [pc, #28]	@ (800bb60 <_kill_r+0x20>)
 800bb44:	2300      	movs	r3, #0
 800bb46:	4604      	mov	r4, r0
 800bb48:	4608      	mov	r0, r1
 800bb4a:	4611      	mov	r1, r2
 800bb4c:	602b      	str	r3, [r5, #0]
 800bb4e:	f7f7 f863 	bl	8002c18 <_kill>
 800bb52:	1c43      	adds	r3, r0, #1
 800bb54:	d102      	bne.n	800bb5c <_kill_r+0x1c>
 800bb56:	682b      	ldr	r3, [r5, #0]
 800bb58:	b103      	cbz	r3, 800bb5c <_kill_r+0x1c>
 800bb5a:	6023      	str	r3, [r4, #0]
 800bb5c:	bd38      	pop	{r3, r4, r5, pc}
 800bb5e:	bf00      	nop
 800bb60:	200006a8 	.word	0x200006a8

0800bb64 <_getpid_r>:
 800bb64:	f7f7 b850 	b.w	8002c08 <_getpid>

0800bb68 <_init>:
 800bb68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb6a:	bf00      	nop
 800bb6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb6e:	bc08      	pop	{r3}
 800bb70:	469e      	mov	lr, r3
 800bb72:	4770      	bx	lr

0800bb74 <_fini>:
 800bb74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb76:	bf00      	nop
 800bb78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb7a:	bc08      	pop	{r3}
 800bb7c:	469e      	mov	lr, r3
 800bb7e:	4770      	bx	lr
