Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed May  8 17:23:02 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counterClock_timing_summary_routed.rpt -pb counterClock_timing_summary_routed.pb -rpx counterClock_timing_summary_routed.rpx -warn_on_violation
| Design       : counterClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/clk_bit_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 4.504ns (52.841%)  route 4.020ns (47.159%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[3]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/tmp_reg[3]/Q
                         net (fo=8, routed)           1.098     1.517    U3/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.322     1.839 r  U3/clk_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.922     4.761    clk_seg_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.525 r  clk_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.525    clk_seg[6]
    R10                                                               r  clk_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 4.525ns (55.814%)  route 3.582ns (44.186%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[3]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/tmp_reg[3]/Q
                         net (fo=8, routed)           0.842     1.261    U3/Q[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.326     1.587 r  U3/clk_seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.740     4.327    clk_seg_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.780     8.107 r  clk_seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.107    clk_seg[7]
    T10                                                               r  clk_seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 4.265ns (52.882%)  route 3.800ns (47.118%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[3]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/tmp_reg[3]/Q
                         net (fo=8, routed)           1.098     1.517    U3/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.296     1.813 r  U3/clk_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.702     4.515    clk_seg_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.066 r  clk_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.066    clk_seg[4]
    K13                                                               r  clk_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 4.208ns (53.856%)  route 3.605ns (46.144%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[3]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/tmp_reg[3]/Q
                         net (fo=8, routed)           1.323     1.742    U3/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.296     2.038 r  U3/clk_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.282     4.320    clk_seg_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.814 r  clk_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.814    clk_seg[5]
    K16                                                               r  clk_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 4.141ns (54.139%)  route 3.508ns (45.861%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/tmp_reg[0]/Q
                         net (fo=11, routed)          1.139     1.595    U3/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     1.719 r  U3/clk_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.368     4.088    clk_seg_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.648 r  clk_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.648    clk_seg[2]
    T11                                                               r  clk_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 4.347ns (57.544%)  route 3.207ns (42.456%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/tmp_reg[0]/Q
                         net (fo=11, routed)          1.139     1.595    U3/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.152     1.747 r  U3/clk_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.068     3.815    clk_seg_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.555 r  clk_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.555    clk_seg[1]
    L18                                                               r  clk_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.249ns (60.765%)  route 2.743ns (39.235%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[3]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U2/tmp_reg[3]/Q
                         net (fo=8, routed)           0.842     1.261    U3/Q[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.296     1.557 r  U3/clk_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.901     3.458    clk_seg_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.992 r  clk_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.992    clk_seg[3]
    P15                                                               r  clk_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.110ns  (logic 2.264ns (44.305%)  route 2.846ns (55.695%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[8]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.003     1.459    U1/clk_cnt_reg[8]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     1.583 f  U1/clk_bit_i_8/O
                         net (fo=1, routed)           0.808     2.391    U1/clk_bit_i_8_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124     2.515 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.035     3.550    U1/load
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     3.674 r  U1/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.674    U1/clk_cnt[0]_i_6_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.206 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.206    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.320 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.320    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.434 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.434    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.548 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.662    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.776    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.110 r  U1/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.110    U1/clk_cnt_reg[24]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  U1/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.999ns  (logic 2.153ns (43.068%)  route 2.846ns (56.932%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[8]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.003     1.459    U1/clk_cnt_reg[8]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     1.583 f  U1/clk_bit_i_8/O
                         net (fo=1, routed)           0.808     2.391    U1/clk_bit_i_8_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124     2.515 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.035     3.550    U1/load
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     3.674 r  U1/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.674    U1/clk_cnt[0]_i_6_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.206 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.206    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.320 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.320    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.434 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.434    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.548 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.662    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.776    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.999 r  U1/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.999    U1/clk_cnt_reg[24]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  U1/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.996ns  (logic 2.150ns (43.034%)  route 2.846ns (56.966%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[8]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.003     1.459    U1/clk_cnt_reg[8]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     1.583 f  U1/clk_bit_i_8/O
                         net (fo=1, routed)           0.808     2.391    U1/clk_bit_i_8_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124     2.515 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.035     3.550    U1/load
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     3.674 r  U1/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.674    U1/clk_cnt[0]_i_6_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.206 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.206    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.320 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.320    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.434 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.434    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.548 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.662    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.996 r  U1/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.996    U1/clk_cnt_reg[20]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  U1/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/clk_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  U1/clk_bit_reg/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_bit_reg/Q
                         net (fo=5, routed)           0.168     0.309    U1/CLK
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  U1/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/clk_bit_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  U1/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/tmp_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    U2/Q[0]
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  U2/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    U2/plusOp[1]
    SLICE_X1Y80          FDCE                                         r  U2/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/tmp_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    U2/Q[0]
    SLICE_X1Y80          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  U2/tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U2/tmp[0]_i_1_n_0
    SLICE_X1Y80          FDCE                                         r  U2/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/tmp_reg[0]/Q
                         net (fo=11, routed)          0.181     0.322    U2/Q[0]
    SLICE_X1Y80          LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  U2/tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U2/plusOp[3]
    SLICE_X1Y80          FDCE                                         r  U2/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  U2/tmp_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/tmp_reg[0]/Q
                         net (fo=11, routed)          0.181     0.322    U2/Q[0]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     0.367 r  U2/tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    U2/plusOp[2]
    SLICE_X1Y80          FDCE                                         r  U2/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[11]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[11]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[8]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[8]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  U1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[15]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[15]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[12]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[12]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  U1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[23]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[23]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[20]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[20]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  U1/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[3]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[3]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[0]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  U1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    U1/clk_cnt_reg[19]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  U1/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    U1/clk_cnt[16]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  U1/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    U1/clk_cnt_reg[16]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  U1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





