 module mux_2x1_tb;
   reg a,b,sel;
   wire out;
   mux_2x1 uut(
     .a(a),
     .b(b),
     .sel(sel),
     .out(out)
   );
   initial begin
     $dumpfile("mux_2x1.vcd");
     $dumpvars;
   end
   initial begin
     integer i;
     for(i=0;i<8;i=i+1) begin
     {a,b,sel}=i;
     #10;
      end
   $finish;
   end
 endmodule