-- Project:   CE222221_Voice_Recorder01
-- Generated: 06/26/2023 13:25:51
-- PSoC Creator  4.4

ENTITY CE222221_Voice_Recorder01 IS
    PORT(
        PDM_DATA(0)_PAD : IN std_ulogic;
        PDM_CLK(0)_PAD : OUT std_ulogic;
        \CodecI2CM:scl(0)_PAD\ : INOUT std_ulogic;
        \CodecI2CM:sda(0)_PAD\ : INOUT std_ulogic;
        MCLK(0)_PAD : OUT std_ulogic;
        TX_SCK(0)_PAD : OUT std_ulogic;
        TX_WS(0)_PAD : OUT std_ulogic;
        TX_SDO(0)_PAD : OUT std_ulogic;
        RED_LED(0)_PAD : OUT std_ulogic;
        \SMIF_1:spi_clk(0)_PAD\ : OUT std_ulogic;
        \SMIF_1:spi_select0(0)_PAD\ : OUT std_ulogic;
        \SMIF_1:spi_data_0(0)_PAD\ : INOUT std_ulogic;
        \SMIF_1:spi_data_3(0)_PAD\ : INOUT std_ulogic;
        \SMIF_1:spi_data_2(0)_PAD\ : INOUT std_ulogic;
        \SMIF_1:spi_data_1(0)_PAD\ : INOUT std_ulogic;
        Pin_LSB(0)_PAD : INOUT std_ulogic;
        Pin_LSB(1)_PAD : INOUT std_ulogic;
        Pin_LSB(2)_PAD : INOUT std_ulogic;
        Pin_LSB(3)_PAD : INOUT std_ulogic;
        Pin_LSB(4)_PAD : INOUT std_ulogic;
        Pin_LSB(5)_PAD : INOUT std_ulogic;
        Pin_LSB(6)_PAD : INOUT std_ulogic;
        Pin_LSB(7)_PAD : INOUT std_ulogic;
        Pin_d_c(0)_PAD : OUT std_ulogic;
        Pin_ncs(0)_PAD : OUT std_ulogic;
        Pin_nwr(0)_PAD : OUT std_ulogic;
        Pin_nrd(0)_PAD : OUT std_ulogic;
        Intf_nreset(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VBACKUP OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDD_NS OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CSD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDQ OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_0_RCV OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDR_HVL_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDR_HVL_3 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_vddd OF __DEFAULT__ : ENTITY IS 3.3e0;
END CE222221_Voice_Recorder01;

ARCHITECTURE __DEFAULT__ OF CE222221_Voice_Recorder01 IS
    SIGNAL CPUSS_swj_swclk_tclk : bit;
    SIGNAL CPUSS_swj_swdio_tms : bit;
    SIGNAL CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA : bit;
    SIGNAL CY_CPUSS_SWJ_SWDIO_TMS(0)__PA : bit;
    SIGNAL CY_SRSS_ECO_IN(0)__PA : bit;
    SIGNAL CY_SRSS_ECO_OUT(0)__PA : bit;
    SIGNAL ClockBlock_AltHF : bit;
    SIGNAL ClockBlock_ECO : bit;
    SIGNAL ClockBlock_ExtClk : bit;
    SIGNAL ClockBlock_FLL : bit;
    SIGNAL ClockBlock_FastClk : bit;
    SIGNAL ClockBlock_HFClk0 : bit;
    SIGNAL ClockBlock_HFClk1 : bit;
    SIGNAL ClockBlock_HFClk2 : bit;
    SIGNAL ClockBlock_HFClk3 : bit;
    SIGNAL ClockBlock_HFClk4 : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFClk : bit;
    SIGNAL ClockBlock_PLL0 : bit;
    SIGNAL ClockBlock_PeriClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_PeriClk : SIGNAL IS true;
    SIGNAL ClockBlock_SlowClk : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL Intf_nreset(0)__PA : bit;
    SIGNAL MCLK(0)__PA : bit;
    SIGNAL Net_10 : bit;
    SIGNAL Net_106 : bit;
    SIGNAL Net_180 : bit;
    SIGNAL Net_181 : bit;
    SIGNAL Net_182 : bit;
    SIGNAL Net_184 : bit;
    SIGNAL Net_185 : bit;
    SIGNAL Net_186 : bit;
    SIGNAL Net_189 : bit;
    SIGNAL Net_190 : bit;
    SIGNAL Net_191 : bit;
    SIGNAL Net_193 : bit;
    SIGNAL Net_194 : bit;
    SIGNAL Net_202 : bit;
    SIGNAL Net_203 : bit;
    SIGNAL Net_204 : bit;
    SIGNAL Net_205 : bit;
    SIGNAL Net_206 : bit;
    SIGNAL Net_207 : bit;
    SIGNAL Net_68 : bit;
    SIGNAL Net_73 : bit;
    SIGNAL Net_77 : bit;
    SIGNAL Net_85_0 : bit;
    SIGNAL Net_85_1 : bit;
    SIGNAL Net_85_2 : bit;
    SIGNAL Net_85_3 : bit;
    SIGNAL Net_85_4 : bit;
    SIGNAL Net_85_5 : bit;
    SIGNAL Net_85_6 : bit;
    SIGNAL Net_85_7 : bit;
    SIGNAL Net_87_digital : bit;
    ATTRIBUTE udbclken_assigned OF Net_87_digital : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_87_digital : SIGNAL IS true;
    SIGNAL Net_88_0 : bit;
    SIGNAL Net_88_1 : bit;
    SIGNAL Net_88_2 : bit;
    SIGNAL Net_88_3 : bit;
    SIGNAL Net_88_4 : bit;
    SIGNAL Net_88_5 : bit;
    SIGNAL Net_88_6 : bit;
    SIGNAL Net_88_7 : bit;
    SIGNAL Net_90 : bit;
    SIGNAL Net_91 : bit;
    SIGNAL Net_92 : bit;
    SIGNAL Net_93 : bit;
    SIGNAL PDM_CLK(0)__PA : bit;
    SIGNAL PDM_DATA(0)__PA : bit;
    SIGNAL Pin_LSB(0)__PA : bit;
    SIGNAL Pin_LSB(1)__PA : bit;
    SIGNAL Pin_LSB(2)__PA : bit;
    SIGNAL Pin_LSB(3)__PA : bit;
    SIGNAL Pin_LSB(4)__PA : bit;
    SIGNAL Pin_LSB(5)__PA : bit;
    SIGNAL Pin_LSB(6)__PA : bit;
    SIGNAL Pin_LSB(7)__PA : bit;
    SIGNAL Pin_d_c(0)__PA : bit;
    SIGNAL Pin_ncs(0)__PA : bit;
    SIGNAL Pin_nrd(0)__PA : bit;
    SIGNAL Pin_nwr(0)__PA : bit;
    SIGNAL RED_LED(0)__PA : bit;
    SIGNAL TX_SCK(0)__PA : bit;
    SIGNAL TX_SDO(0)__PA : bit;
    SIGNAL TX_WS(0)__PA : bit;
    SIGNAL \\\CapSense:CintA(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:CintB(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:Cmod(0)\\__PA\ : bit;
    SIGNAL \CapSense:Net_611_ff43\ : bit;
    ATTRIBUTE global_signal OF \CapSense:Net_611_ff43\ : SIGNAL IS true;
    SIGNAL \CapSense:Net_813\ : bit;
    SIGNAL \CapSense:Net_814\ : bit;
    SIGNAL \CapSense:Net_815\ : bit;
    SIGNAL \CapSense:Net_817\ : bit;
    SIGNAL \CapSense:Net_818\ : bit;
    SIGNAL \CapSense:Net_819\ : bit;
    SIGNAL \CapSense:Net_821\ : bit;
    SIGNAL \CapSense:Net_822\ : bit;
    SIGNAL \CapSense:Net_828_0\ : bit;
    SIGNAL \CapSense:Net_828_10\ : bit;
    SIGNAL \CapSense:Net_828_11\ : bit;
    SIGNAL \CapSense:Net_828_12\ : bit;
    SIGNAL \CapSense:Net_828_13\ : bit;
    SIGNAL \CapSense:Net_828_14\ : bit;
    SIGNAL \CapSense:Net_828_15\ : bit;
    SIGNAL \CapSense:Net_828_1\ : bit;
    SIGNAL \CapSense:Net_828_2\ : bit;
    SIGNAL \CapSense:Net_828_3\ : bit;
    SIGNAL \CapSense:Net_828_4\ : bit;
    SIGNAL \CapSense:Net_828_5\ : bit;
    SIGNAL \CapSense:Net_828_6\ : bit;
    SIGNAL \CapSense:Net_828_7\ : bit;
    SIGNAL \CapSense:Net_828_8\ : bit;
    SIGNAL \CapSense:Net_828_9\ : bit;
    SIGNAL \CapSense:Net_845\ : bit;
    SIGNAL \CapSense:Net_849\ : bit;
    SIGNAL \\\CapSense:Rx(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:Rx(1)\\__PA\ : bit;
    SIGNAL \\\CapSense:Sns(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:Sns(1)\\__PA\ : bit;
    SIGNAL \\\CapSense:Sns(2)\\__PA\ : bit;
    SIGNAL \\\CapSense:Sns(3)\\__PA\ : bit;
    SIGNAL \\\CapSense:Sns(4)\\__PA\ : bit;
    SIGNAL \\\CapSense:Tx(0)\\__PA\ : bit;
    SIGNAL \CodecI2CM:Net_1053\ : bit;
    SIGNAL \CodecI2CM:Net_1062\ : bit;
    SIGNAL \CodecI2CM:Net_162\ : bit;
    SIGNAL \CodecI2CM:Net_163\ : bit;
    SIGNAL \CodecI2CM:clock_wire_ff0\ : bit;
    ATTRIBUTE global_signal OF \CodecI2CM:clock_wire_ff0\ : SIGNAL IS true;
    SIGNAL \CodecI2CM:intr_wire\ : bit;
    SIGNAL \\\CodecI2CM:scl(0)\\__PA\ : bit;
    SIGNAL \\\CodecI2CM:sda(0)\\__PA\ : bit;
    SIGNAL \GraphicLCDIntf:cmd_empty\ : bit;
    SIGNAL \GraphicLCDIntf:cmd_not_full\ : bit;
    SIGNAL \GraphicLCDIntf:data_empty\ : bit;
    SIGNAL \GraphicLCDIntf:data_not_full\ : bit;
    SIGNAL \GraphicLCDIntf:full\ : bit;
    SIGNAL \GraphicLCDIntf:state_0\ : bit;
    SIGNAL \GraphicLCDIntf:state_1\ : bit;
    SIGNAL \GraphicLCDIntf:state_2\ : bit;
    SIGNAL \GraphicLCDIntf:state_3\ : bit;
    SIGNAL \GraphicLCDIntf:status_1\ : bit;
    SIGNAL \GraphicLCDIntf:z0_detect\ : bit;
    SIGNAL \GraphicLCDIntf:z1_detect\ : bit;
    SIGNAL \SMIF_1:Net_51\ : bit;
    SIGNAL \SMIF_1:Net_52_0\ : bit;
    SIGNAL \SMIF_1:Net_52_1\ : bit;
    SIGNAL \SMIF_1:Net_52_2\ : bit;
    SIGNAL \SMIF_1:Net_52_3\ : bit;
    SIGNAL \SMIF_1:Net_5\ : bit;
    SIGNAL \SMIF_1:Net_88_0\ : bit;
    SIGNAL \SMIF_1:Net_88_1\ : bit;
    SIGNAL \SMIF_1:Net_88_2\ : bit;
    SIGNAL \SMIF_1:Net_88_3\ : bit;
    SIGNAL \SMIF_1:Net_88_4\ : bit;
    SIGNAL \SMIF_1:Net_88_5\ : bit;
    SIGNAL \SMIF_1:Net_88_6\ : bit;
    SIGNAL \SMIF_1:Net_88_7\ : bit;
    SIGNAL \\\SMIF_1:spi_clk(0)\\__PA\ : bit;
    SIGNAL \\\SMIF_1:spi_data_0(0)\\__PA\ : bit;
    SIGNAL \\\SMIF_1:spi_data_1(0)\\__PA\ : bit;
    SIGNAL \\\SMIF_1:spi_data_2(0)\\__PA\ : bit;
    SIGNAL \\\SMIF_1:spi_data_3(0)\\__PA\ : bit;
    SIGNAL \\\SMIF_1:spi_select0(0)\\__PA\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dclk_to_genclk : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL periclk_App : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF SRSS : LABEL IS "F(SRSS,0)";
    ATTRIBUTE lib_model OF CY_SRSS_ECO_IN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF CY_SRSS_ECO_IN(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF CY_SRSS_ECO_OUT(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF CY_SRSS_ECO_OUT(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF CY_CPUSS_SWJ_SWCLK_TCLK(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF CY_CPUSS_SWJ_SWCLK_TCLK(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF CY_CPUSS_SWJ_SWDIO_TMS(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CY_CPUSS_SWJ_SWDIO_TMS(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF PDM_DATA(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF PDM_DATA(0) : LABEL IS "P10[5]";
    ATTRIBUTE lib_model OF PDM_CLK(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF PDM_CLK(0) : LABEL IS "P10[4]";
    ATTRIBUTE lib_model OF \CodecI2CM:scl(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \CodecI2CM:scl(0)\ : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF \CodecI2CM:sda(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \CodecI2CM:sda(0)\ : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF MCLK(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF MCLK(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF TX_SCK(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF TX_SCK(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF TX_WS(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF TX_WS(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF TX_SDO(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF TX_SDO(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF RED_LED(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF RED_LED(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF \SMIF_1:spi_clk(0)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \SMIF_1:spi_clk(0)\ : LABEL IS "P11[7]";
    ATTRIBUTE lib_model OF \SMIF_1:spi_select0(0)\ : LABEL IS "iocell15";
    ATTRIBUTE Location OF \SMIF_1:spi_select0(0)\ : LABEL IS "P11[2]";
    ATTRIBUTE lib_model OF \SMIF_1:spi_data_0(0)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \SMIF_1:spi_data_0(0)\ : LABEL IS "P11[6]";
    ATTRIBUTE lib_model OF \SMIF_1:spi_data_3(0)\ : LABEL IS "iocell17";
    ATTRIBUTE Location OF \SMIF_1:spi_data_3(0)\ : LABEL IS "P11[3]";
    ATTRIBUTE lib_model OF \SMIF_1:spi_data_2(0)\ : LABEL IS "iocell18";
    ATTRIBUTE Location OF \SMIF_1:spi_data_2(0)\ : LABEL IS "P11[4]";
    ATTRIBUTE lib_model OF \SMIF_1:spi_data_1(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \SMIF_1:spi_data_1(0)\ : LABEL IS "P11[5]";
    ATTRIBUTE lib_model OF Pin_LSB(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Pin_LSB(0) : LABEL IS "P9[0]";
    ATTRIBUTE lib_model OF Pin_LSB(1) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Pin_LSB(1) : LABEL IS "P9[1]";
    ATTRIBUTE lib_model OF Pin_LSB(2) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Pin_LSB(2) : LABEL IS "P9[2]";
    ATTRIBUTE lib_model OF Pin_LSB(3) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Pin_LSB(3) : LABEL IS "P9[4]";
    ATTRIBUTE lib_model OF Pin_LSB(4) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Pin_LSB(4) : LABEL IS "P9[5]";
    ATTRIBUTE lib_model OF Pin_LSB(5) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Pin_LSB(5) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Pin_LSB(6) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Pin_LSB(6) : LABEL IS "P13[0]";
    ATTRIBUTE lib_model OF Pin_LSB(7) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Pin_LSB(7) : LABEL IS "P13[1]";
    ATTRIBUTE lib_model OF Pin_d_c(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Pin_d_c(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF Pin_ncs(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Pin_ncs(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Pin_nwr(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Pin_nwr(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Pin_nrd(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Pin_nrd(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Intf_nreset(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF Intf_nreset(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF \CapSense:Cmod(0)\ : LABEL IS "iocell33";
    ATTRIBUTE Location OF \CapSense:Cmod(0)\ : LABEL IS "P7[7]";
    ATTRIBUTE lib_model OF \CapSense:Rx(0)\ : LABEL IS "iocell34";
    ATTRIBUTE Location OF \CapSense:Rx(0)\ : LABEL IS "P8[1]";
    ATTRIBUTE lib_model OF \CapSense:Rx(1)\ : LABEL IS "iocell35";
    ATTRIBUTE Location OF \CapSense:Rx(1)\ : LABEL IS "P8[2]";
    ATTRIBUTE lib_model OF \CapSense:CintB(0)\ : LABEL IS "iocell36";
    ATTRIBUTE Location OF \CapSense:CintB(0)\ : LABEL IS "P7[2]";
    ATTRIBUTE lib_model OF \CapSense:CintA(0)\ : LABEL IS "iocell37";
    ATTRIBUTE Location OF \CapSense:CintA(0)\ : LABEL IS "P7[1]";
    ATTRIBUTE lib_model OF \CapSense:Sns(0)\ : LABEL IS "iocell38";
    ATTRIBUTE Location OF \CapSense:Sns(0)\ : LABEL IS "P8[3]";
    ATTRIBUTE lib_model OF \CapSense:Sns(1)\ : LABEL IS "iocell39";
    ATTRIBUTE Location OF \CapSense:Sns(1)\ : LABEL IS "P8[4]";
    ATTRIBUTE lib_model OF \CapSense:Sns(2)\ : LABEL IS "iocell40";
    ATTRIBUTE Location OF \CapSense:Sns(2)\ : LABEL IS "P8[5]";
    ATTRIBUTE lib_model OF \CapSense:Sns(3)\ : LABEL IS "iocell41";
    ATTRIBUTE Location OF \CapSense:Sns(3)\ : LABEL IS "P8[6]";
    ATTRIBUTE lib_model OF \CapSense:Sns(4)\ : LABEL IS "iocell42";
    ATTRIBUTE Location OF \CapSense:Sns(4)\ : LABEL IS "P8[7]";
    ATTRIBUTE lib_model OF \CapSense:Tx(0)\ : LABEL IS "iocell43";
    ATTRIBUTE Location OF \CapSense:Tx(0)\ : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:full\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:status_1\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \CapSense:IDACMod\ : LABEL IS "F(CSIDAC7,0)";
    ATTRIBUTE Location OF \CapSense:IDACComp\ : LABEL IS "F(CSIDAC7,1)";
    ATTRIBUTE Location OF \CapSense:CSD\ : LABEL IS "F(CSD,0)";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:StsReg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:LsbReg\ : LABEL IS "statuscell2";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:GraphLcd8:Lsb\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF Net_90 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Net_91 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_92 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_93 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_10 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:state_3\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:state_2\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:state_1\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \GraphicLCDIntf:state_0\ : LABEL IS "macrocell11";
    COMPONENT CLK_GEN
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT Clock
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            altHf : OUT std_ulogic;
            fll : OUT std_ulogic;
            pll_0 : OUT std_ulogic;
            pll_1 : OUT std_ulogic;
            pll_2 : OUT std_ulogic;
            pll_3 : OUT std_ulogic;
            pll_4 : OUT std_ulogic;
            pll_5 : OUT std_ulogic;
            pll_6 : OUT std_ulogic;
            pll_7 : OUT std_ulogic;
            pll_8 : OUT std_ulogic;
            pll_9 : OUT std_ulogic;
            pll_10 : OUT std_ulogic;
            pll_11 : OUT std_ulogic;
            pll_12 : OUT std_ulogic;
            pll_13 : OUT std_ulogic;
            pll_14 : OUT std_ulogic;
            hfclk_0 : OUT std_ulogic;
            hfclk_1 : OUT std_ulogic;
            hfclk_2 : OUT std_ulogic;
            hfclk_3 : OUT std_ulogic;
            hfclk_4 : OUT std_ulogic;
            hfclk_5 : OUT std_ulogic;
            hfclk_6 : OUT std_ulogic;
            hfclk_7 : OUT std_ulogic;
            hfclk_8 : OUT std_ulogic;
            hfclk_9 : OUT std_ulogic;
            hfclk_10 : OUT std_ulogic;
            hfclk_11 : OUT std_ulogic;
            hfclk_12 : OUT std_ulogic;
            hfclk_13 : OUT std_ulogic;
            hfclk_14 : OUT std_ulogic;
            hfclk_15 : OUT std_ulogic;
            fastclk : OUT std_ulogic;
            periclk : OUT std_ulogic;
            slowclk : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            altLf : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            ff_div_64 : OUT std_ulogic;
            ff_div_65 : OUT std_ulogic;
            ff_div_66 : OUT std_ulogic;
            ff_div_67 : OUT std_ulogic;
            ff_div_68 : OUT std_ulogic;
            ff_div_69 : OUT std_ulogic;
            ff_div_70 : OUT std_ulogic;
            ff_div_71 : OUT std_ulogic;
            ff_div_72 : OUT std_ulogic;
            ff_div_73 : OUT std_ulogic;
            ff_div_74 : OUT std_ulogic;
            ff_div_75 : OUT std_ulogic;
            ff_div_76 : OUT std_ulogic;
            ff_div_77 : OUT std_ulogic;
            ff_div_78 : OUT std_ulogic;
            ff_div_79 : OUT std_ulogic;
            ff_div_80 : OUT std_ulogic;
            ff_div_81 : OUT std_ulogic;
            ff_div_82 : OUT std_ulogic;
            ff_div_83 : OUT std_ulogic;
            ff_div_84 : OUT std_ulogic;
            ff_div_85 : OUT std_ulogic;
            ff_div_86 : OUT std_ulogic;
            ff_div_87 : OUT std_ulogic;
            ff_div_88 : OUT std_ulogic;
            ff_div_89 : OUT std_ulogic;
            ff_div_90 : OUT std_ulogic;
            ff_div_91 : OUT std_ulogic;
            ff_div_92 : OUT std_ulogic;
            ff_div_93 : OUT std_ulogic;
            ff_div_94 : OUT std_ulogic;
            ff_div_95 : OUT std_ulogic;
            ff_div_96 : OUT std_ulogic;
            ff_div_97 : OUT std_ulogic;
            ff_div_98 : OUT std_ulogic;
            ff_div_99 : OUT std_ulogic;
            ff_div_100 : OUT std_ulogic;
            ff_div_101 : OUT std_ulogic;
            ff_div_102 : OUT std_ulogic;
            ff_div_103 : OUT std_ulogic;
            ff_div_104 : OUT std_ulogic;
            ff_div_105 : OUT std_ulogic;
            ff_div_106 : OUT std_ulogic;
            ff_div_107 : OUT std_ulogic;
            ff_div_108 : OUT std_ulogic;
            ff_div_109 : OUT std_ulogic;
            ff_div_110 : OUT std_ulogic;
            ff_div_111 : OUT std_ulogic;
            ff_div_112 : OUT std_ulogic;
            ff_div_113 : OUT std_ulogic;
            ff_div_114 : OUT std_ulogic;
            ff_div_115 : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            dsi_out_4 : OUT std_ulogic;
            dsi_out_5 : OUT std_ulogic;
            dsi_out_6 : OUT std_ulogic;
            dsi_out_7 : OUT std_ulogic;
            dsi_out_8 : OUT std_ulogic;
            dsi_out_9 : OUT std_ulogic;
            dsi_out_10 : OUT std_ulogic;
            dsi_out_11 : OUT std_ulogic;
            dsi_out_12 : OUT std_ulogic;
            dsi_out_13 : OUT std_ulogic;
            dsi_out_14 : OUT std_ulogic;
            dsi_out_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic;
            dsi_in_4 : IN std_ulogic;
            dsi_in_5 : IN std_ulogic;
            dsi_in_6 : IN std_ulogic;
            dsi_in_7 : IN std_ulogic;
            dsi_in_8 : IN std_ulogic;
            dsi_in_9 : IN std_ulogic;
            dsi_in_10 : IN std_ulogic;
            dsi_in_11 : IN std_ulogic;
            dsi_in_12 : IN std_ulogic;
            dsi_in_13 : IN std_ulogic;
            dsi_in_14 : IN std_ulogic;
            dsi_in_15 : IN std_ulogic;
            periclk_App : OUT std_ulogic);
    END COMPONENT;
    COMPONENT CPUSS
        PORT (
            interrupts_dw0_0 : OUT std_ulogic;
            interrupts_dw0_1 : OUT std_ulogic;
            interrupts_dw0_2 : OUT std_ulogic;
            interrupts_dw0_3 : OUT std_ulogic;
            interrupts_dw0_4 : OUT std_ulogic;
            interrupts_dw0_5 : OUT std_ulogic;
            interrupts_dw0_6 : OUT std_ulogic;
            interrupts_dw0_7 : OUT std_ulogic;
            interrupts_dw0_8 : OUT std_ulogic;
            interrupts_dw0_9 : OUT std_ulogic;
            interrupts_dw0_10 : OUT std_ulogic;
            interrupts_dw0_11 : OUT std_ulogic;
            interrupts_dw0_12 : OUT std_ulogic;
            interrupts_dw0_13 : OUT std_ulogic;
            interrupts_dw0_14 : OUT std_ulogic;
            interrupts_dw0_15 : OUT std_ulogic;
            interrupts_dw1_0 : OUT std_ulogic;
            interrupts_dw1_1 : OUT std_ulogic;
            interrupts_dw1_2 : OUT std_ulogic;
            interrupts_dw1_3 : OUT std_ulogic;
            interrupts_dw1_4 : OUT std_ulogic;
            interrupts_dw1_5 : OUT std_ulogic;
            interrupts_dw1_6 : OUT std_ulogic;
            interrupts_dw1_7 : OUT std_ulogic;
            interrupts_dw1_8 : OUT std_ulogic;
            interrupts_dw1_9 : OUT std_ulogic;
            interrupts_dw1_10 : OUT std_ulogic;
            interrupts_dw1_11 : OUT std_ulogic;
            interrupts_dw1_12 : OUT std_ulogic;
            interrupts_dw1_13 : OUT std_ulogic;
            interrupts_dw1_14 : OUT std_ulogic;
            interrupts_dw1_15 : OUT std_ulogic;
            interrupts_fault_0 : OUT std_ulogic;
            interrupts_fault_1 : OUT std_ulogic;
            interrupt_fm : OUT std_ulogic;
            interrupts_cm0_cti_0 : OUT std_ulogic;
            interrupts_cm0_cti_1 : OUT std_ulogic;
            interrupts_cm4_cti_0 : OUT std_ulogic;
            interrupts_cm4_cti_1 : OUT std_ulogic;
            cti_tr_in_0 : IN std_ulogic;
            cti_tr_in_1 : IN std_ulogic;
            cti_tr_out_0 : OUT std_ulogic;
            cti_tr_out_1 : OUT std_ulogic;
            tr_fault_0 : OUT std_ulogic;
            tr_fault_1 : OUT std_ulogic;
            fault_out_0 : OUT std_ulogic;
            fault_out_1 : OUT std_ulogic;
            zero : OUT std_ulogic;
            swj_trstn : IN std_ulogic;
            swj_swdoe_tdi : IN std_ulogic;
            swj_swclk_tclk : IN std_ulogic;
            swj_swo_tdo : OUT std_ulogic;
            swj_swdio_tms : IN std_ulogic;
            trace_clock : OUT std_ulogic;
            trace_data_0 : OUT std_ulogic;
            trace_data_1 : OUT std_ulogic;
            trace_data_2 : OUT std_ulogic;
            trace_data_3 : OUT std_ulogic;
            clock_trace_in : IN std_ulogic);
    END COMPONENT;
    COMPONENT CSD
        PORT (
            dsi_sense_out : OUT std_ulogic;
            dsi_sample_out : OUT std_ulogic;
            dsi_sense_in : IN std_ulogic;
            dsi_sample_in : IN std_ulogic;
            irq : OUT std_ulogic;
            comp : OUT std_ulogic;
            clk : IN std_ulogic;
            dsi_csh_tank : OUT std_ulogic;
            dsi_cmod : OUT std_ulogic;
            dsi_hscmp : OUT std_ulogic;
            dsi_start : IN std_ulogic;
            dsi_sampling : OUT std_ulogic;
            dsi_adc_on : OUT std_ulogic;
            dsi_count_0 : OUT std_ulogic;
            dsi_count_1 : OUT std_ulogic;
            dsi_count_2 : OUT std_ulogic;
            dsi_count_3 : OUT std_ulogic;
            dsi_count_4 : OUT std_ulogic;
            dsi_count_5 : OUT std_ulogic;
            dsi_count_6 : OUT std_ulogic;
            dsi_count_7 : OUT std_ulogic;
            dsi_count_8 : OUT std_ulogic;
            dsi_count_9 : OUT std_ulogic;
            dsi_count_10 : OUT std_ulogic;
            dsi_count_11 : OUT std_ulogic;
            dsi_count_12 : OUT std_ulogic;
            dsi_count_13 : OUT std_ulogic;
            dsi_count_14 : OUT std_ulogic;
            dsi_count_15 : OUT std_ulogic;
            dsi_count_val_sel : IN std_ulogic;
            tr_adc_done : OUT std_ulogic;
            csd_tx : OUT std_ulogic;
            csd_tx_n : OUT std_ulogic);
    END COMPONENT;
    COMPONENT CSIDAC7
        PORT (
            dsi_idac_leg1_en : IN std_ulogic;
            dsi_idac_leg2_en : IN std_ulogic;
            dsi_idac_leg3_en : IN std_ulogic;
            dsi_idac_pol : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT I2S
        PORT (
            clock : IN std_ulogic;
            clk_i2s_if : IN std_ulogic;
            tx_sck : OUT std_ulogic;
            tx_ws : OUT std_ulogic;
            rx_sck : OUT std_ulogic;
            rx_ws : OUT std_ulogic;
            tx_sdo : OUT std_ulogic;
            rx_sdi : IN std_ulogic;
            tr_i2s_tx_req : OUT std_ulogic;
            tr_i2s_rx_req : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT PDM
        PORT (
            clock : IN std_ulogic;
            pdm_clk : OUT std_ulogic;
            pdm_data : IN std_ulogic;
            tr_pdm_rx_req : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT SCB
        PORT (
            clock : IN std_ulogic;
            uart_rx : IN std_ulogic;
            uart_tx : OUT std_ulogic;
            uart_rts : OUT std_ulogic;
            uart_cts : OUT std_ulogic;
            i2c_scl : IN std_ulogic;
            i2c_sda : IN std_ulogic;
            spi_clk : OUT std_ulogic;
            spi_select_0 : OUT std_ulogic;
            spi_select_1 : OUT std_ulogic;
            spi_select_2 : OUT std_ulogic;
            spi_select_3 : OUT std_ulogic;
            spi_mosi : OUT std_ulogic;
            spi_miso : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            tr_tx_req : OUT std_ulogic;
            tr_rx_req : OUT std_ulogic;
            tr_i2c_scl_filtered : OUT std_ulogic);
    END COMPONENT;
    COMPONENT SMIF
        PORT (
            clock : IN std_ulogic;
            spi_clk : OUT std_ulogic;
            spi_select_0 : OUT std_ulogic;
            spi_select_1 : OUT std_ulogic;
            spi_select_2 : OUT std_ulogic;
            spi_select_3 : OUT std_ulogic;
            spi_data_0 : OUT std_ulogic;
            spi_data_1 : OUT std_ulogic;
            spi_data_2 : OUT std_ulogic;
            spi_data_3 : OUT std_ulogic;
            spi_data_4 : OUT std_ulogic;
            spi_data_5 : OUT std_ulogic;
            spi_data_6 : OUT std_ulogic;
            spi_data_7 : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            tr_tx_req : OUT std_ulogic;
            tr_rx_req : OUT std_ulogic);
    END COMPONENT;
    COMPONENT SRSS
        PORT (
            clock_timer : IN std_ulogic;
            interrupt_mcwdt_0 : OUT std_ulogic;
            interrupt_mcwdt_1 : OUT std_ulogic;
            interrupt_backup : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            ext_clk : IN std_ulogic;
            clk_ext : OUT std_ulogic;
            swd_data : IN std_ulogic;
            swd_clk : IN std_ulogic;
            xres_n : IN std_ulogic;
            pmic_wakeup_in : IN std_ulogic;
            pmic_wakeup_out : OUT std_ulogic;
            hibernate_wakeup : IN std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
BEGIN

    ClockGenBlock:CLK_GEN
        PORT MAP(
            gen_clk_out_0 => Net_87_digital,
            gen_clk_in_0 => dclk_to_genclk);

    ClockBlock:Clock
        PORT MAP(
            imo => ClockBlock_IMO,
            ext => ClockBlock_ExtClk,
            altHf => ClockBlock_AltHF,
            eco => ClockBlock_ECO,
            fll => ClockBlock_FLL,
            pll_0 => ClockBlock_PLL0,
            hfclk_0 => ClockBlock_HFClk0,
            hfclk_1 => ClockBlock_HFClk1,
            hfclk_2 => ClockBlock_HFClk2,
            hfclk_3 => ClockBlock_HFClk3,
            hfclk_4 => ClockBlock_HFClk4,
            fastclk => ClockBlock_FastClk,
            periclk => ClockBlock_PeriClk,
            slowclk => ClockBlock_SlowClk,
            ilo => ClockBlock_ILO,
            wco => ClockBlock_WCO,
            lfclk => ClockBlock_LFClk,
            ff_div_43 => \CapSense:Net_611_ff43\,
            udb_div_0 => dclk_to_genclk,
            ff_div_0 => \CodecI2CM:clock_wire_ff0\,
            periclk_App => periclk_App);

    SRSS:SRSS;

    CY_SRSS_ECO_IN:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "162850d2-59d7-5731-bf0f-98da61c6b929",
            init_dr_st => "0",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    CY_SRSS_ECO_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CY_SRSS_ECO_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000000")
        PORT MAP(
            pa_out => CY_SRSS_ECO_IN(0)__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    CY_SRSS_ECO_OUT:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "97e1b742-2b32-5a63-a731-9bc23ff70bdf",
            init_dr_st => "0",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    CY_SRSS_ECO_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CY_SRSS_ECO_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000000")
        PORT MAP(
            pa_out => CY_SRSS_ECO_OUT(0)__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    CPUSS:CPUSS
        PORT MAP(
            swj_swclk_tclk => CPUSS_swj_swclk_tclk,
            swj_swdio_tms => CPUSS_swj_swdio_tms);

    CY_CPUSS_SWJ_SWCLK_TCLK:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "d826214c-0a68-56b5-a19d-2a8920570cd5",
            init_dr_st => "0",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    CY_CPUSS_SWJ_SWCLK_TCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CY_CPUSS_SWJ_SWCLK_TCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA,
            fb => CPUSS_swj_swclk_tclk,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    CY_CPUSS_SWJ_SWDIO_TMS:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "f0e756f0-7e27-5933-a1ce-582a0eb56b8b",
            init_dr_st => "0",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    CY_CPUSS_SWJ_SWDIO_TMS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CY_CPUSS_SWJ_SWDIO_TMS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA,
            fb => CPUSS_swj_swdio_tms,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    PDM_DATA:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "4cca878b-77b5-471d-8aeb-ad6925202455",
            init_dr_st => "0",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    PDM_DATA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PDM_DATA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PDM_DATA(0)__PA,
            oe => open,
            fb => Net_182,
            pad_in => PDM_DATA(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    PDM_CLK:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "a61270bc-07ec-447d-ac9e-34cfe85c30e9",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    PDM_CLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PDM_CLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PDM_CLK(0)__PA,
            oe => open,
            pin_input => Net_181,
            pad_out => PDM_CLK(0)_PAD,
            pad_in => PDM_CLK(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CodecI2CM:scl\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "100",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "c716328f-cc79-4a29-a5da-4f477780f9fb/69c3b5e8-b094-4d65-b96b-9f4f3a9a8641",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CodecI2CM:scl(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CodecI2CM:scl\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CodecI2CM:scl(0)\\__PA\,
            oe => open,
            fb => Net_184,
            pin_input => open,
            pad_in => \CodecI2CM:scl(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CodecI2CM:sda\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "100",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "c716328f-cc79-4a29-a5da-4f477780f9fb/2aab8a93-e7dd-4bd4-8210-42652cd079c5",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CodecI2CM:sda(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CodecI2CM:sda\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CodecI2CM:sda(0)\\__PA\,
            oe => open,
            fb => Net_186,
            pin_input => open,
            pad_in => \CodecI2CM:sda(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    MCLK:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "99b7e91d-f2bc-44f6-a303-05e6bad54585",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    MCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MCLK(0)__PA,
            oe => open,
            pin_input => ClockBlock_HFClk4,
            pad_out => MCLK(0)_PAD,
            pad_in => MCLK(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    TX_SCK:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "0d139181-5af7-4d97-bfba-d27b21ab5498",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    TX_SCK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_SCK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TX_SCK(0)__PA,
            oe => open,
            pin_input => Net_189,
            pad_out => TX_SCK(0)_PAD,
            pad_in => TX_SCK(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    TX_WS:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "c2ee9f85-9b66-4584-9406-8f8a0f128235",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    TX_WS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_WS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TX_WS(0)__PA,
            oe => open,
            pin_input => Net_190,
            pad_out => TX_WS(0)_PAD,
            pad_in => TX_WS(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    TX_SDO:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "87fa4b63-afdd-4e81-9ee5-99ff76a31c2d",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    TX_SDO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_SDO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TX_SDO(0)__PA,
            oe => open,
            pin_input => Net_191,
            pad_out => TX_SDO(0)_PAD,
            pad_in => TX_SDO(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    RED_LED:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "984cb1b8-7f9a-4554-b8a9-1fbdca84b367",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    RED_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RED_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RED_LED(0)__PA,
            oe => open,
            pad_in => RED_LED(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \SMIF_1:spi_clk\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "45070df4-19cd-42ca-aee1-72e12e9c4e45/7b445908-8861-4ded-9ee3-82f2f24bb47f",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \SMIF_1:spi_clk(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SMIF_1:spi_clk\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SMIF_1:spi_clk(0)\\__PA\,
            oe => open,
            pin_input => \SMIF_1:Net_51\,
            pad_out => \SMIF_1:spi_clk(0)_PAD\,
            pad_in => \SMIF_1:spi_clk(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \SMIF_1:spi_select0\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "45070df4-19cd-42ca-aee1-72e12e9c4e45/80117ba2-32f7-4b41-993b-bd2c7ffcf2c6",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \SMIF_1:spi_select0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SMIF_1:spi_select0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SMIF_1:spi_select0(0)\\__PA\,
            oe => open,
            pin_input => \SMIF_1:Net_52_0\,
            pad_out => \SMIF_1:spi_select0(0)_PAD\,
            pad_in => \SMIF_1:spi_select0(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \SMIF_1:spi_data_0\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "45070df4-19cd-42ca-aee1-72e12e9c4e45/edc0faa3-b278-4948-8fa6-a53df6d18272",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \SMIF_1:spi_data_0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SMIF_1:spi_data_0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SMIF_1:spi_data_0(0)\\__PA\,
            oe => open,
            pin_input => \SMIF_1:Net_88_0\,
            pad_out => \SMIF_1:spi_data_0(0)_PAD\,
            pad_in => \SMIF_1:spi_data_0(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \SMIF_1:spi_data_3\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "45070df4-19cd-42ca-aee1-72e12e9c4e45/7a693b7d-1138-46db-9780-4b3c4d88691d",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \SMIF_1:spi_data_3(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SMIF_1:spi_data_3\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SMIF_1:spi_data_3(0)\\__PA\,
            oe => open,
            pin_input => \SMIF_1:Net_88_3\,
            pad_out => \SMIF_1:spi_data_3(0)_PAD\,
            pad_in => \SMIF_1:spi_data_3(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \SMIF_1:spi_data_2\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "45070df4-19cd-42ca-aee1-72e12e9c4e45/7fd552d7-bd8d-4238-83f6-c2f73fdb634a",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \SMIF_1:spi_data_2(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SMIF_1:spi_data_2\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SMIF_1:spi_data_2(0)\\__PA\,
            oe => open,
            pin_input => \SMIF_1:Net_88_2\,
            pad_out => \SMIF_1:spi_data_2(0)_PAD\,
            pad_in => \SMIF_1:spi_data_2(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \SMIF_1:spi_data_1\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "1",
            id => "45070df4-19cd-42ca-aee1-72e12e9c4e45/6ba19c63-25fc-4919-b4e0-53fabfc62c78",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \SMIF_1:spi_data_1(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SMIF_1:spi_data_1\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\SMIF_1:spi_data_1(0)\\__PA\,
            oe => open,
            pin_input => \SMIF_1:Net_88_1\,
            pad_out => \SMIF_1:spi_data_1(0)_PAD\,
            pad_in => \SMIF_1:spi_data_1(0)_PAD\,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110_110_110_110_110_110_110_110",
            drive_strength => "0_0_0_0_0_0_0_0",
            hotswap_needed => "0_0_0_0_0_0_0_0",
            i2c_mode => "0,0,0,0,0,0,0,0",
            ibuf_enabled => "1_1_1_1_1_1_1_1",
            id => "d46596cc-935e-4411-bd52-330614d7082c",
            init_dr_st => "1_1_1_1_1_1_1_1",
            input_sync => "0,0,0,0,0,0,0,0",
            intr_mode => "00_00_00_00_00_00_00_00",
            io_voltage => ",,,,,,,",
            max_frequency => "100,100,100,100,100,100,100,100",
            oe_conn => "1_1_1_1_1_1_1_1",
            oe_sync => "0_0_0_0_0_0_0_0",
            output_conn => "1_1_1_1_1_1_1_1",
            output_current_cap => "8,8,8,8,8,8,8,8",
            output_sync => "0_0_0_0_0_0_0_0",
            pin_aliases => ",,,,,,,",
            pin_mode => "BBBBBBBB",
            sio_grp_cnt => 0,
            slew_rate => "0_0_0_0_0_0_0_0",
            use_annotation => "0,0,0,0,0,0,0,0",
            vtrip => "00_00_00_00_00_00_00_00",
            width => 8,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    Pin_LSB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(0)__PA,
            oe => Net_90,
            pin_input => Net_88_0,
            fb => Net_85_0,
            pad_out => Pin_LSB(0)_PAD,
            pad_in => Pin_LSB(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(1)__PA,
            oe => Net_90,
            pin_input => Net_88_1,
            fb => Net_85_1,
            pad_out => Pin_LSB(1)_PAD,
            pad_in => Pin_LSB(1)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(2)__PA,
            oe => Net_90,
            pin_input => Net_88_2,
            fb => Net_85_2,
            pad_out => Pin_LSB(2)_PAD,
            pad_in => Pin_LSB(2)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(3)__PA,
            oe => Net_90,
            pin_input => Net_88_3,
            fb => Net_85_3,
            pad_out => Pin_LSB(3)_PAD,
            pad_in => Pin_LSB(3)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(4):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(4)__PA,
            oe => Net_90,
            pin_input => Net_88_4,
            fb => Net_85_4,
            pad_out => Pin_LSB(4)_PAD,
            pad_in => Pin_LSB(4)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(5):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(5)__PA,
            oe => Net_90,
            pin_input => Net_88_5,
            fb => Net_85_5,
            pad_out => Pin_LSB(5)_PAD,
            pad_in => Pin_LSB(5)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(6):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(6)__PA,
            oe => Net_90,
            pin_input => Net_88_6,
            fb => Net_85_6,
            pad_out => Pin_LSB(6)_PAD,
            pad_in => Pin_LSB(6)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LSB(7):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LSB",
            logicalport_pin_id => 7,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LSB(7)__PA,
            oe => Net_90,
            pin_input => Net_88_7,
            fb => Net_85_7,
            pad_out => Pin_LSB(7)_PAD,
            pad_in => Pin_LSB(7)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_d_c:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "71d2dae8-4115-4ca0-8de4-9e0fdb8a51d8",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    Pin_d_c(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_d_c",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_d_c(0)__PA,
            oe => open,
            pin_input => Net_91,
            pad_out => Pin_d_c(0)_PAD,
            pad_in => Pin_d_c(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_ncs:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "17247b41-da99-4e4b-88fb-b04d250417fe",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    Pin_ncs(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_ncs",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_ncs(0)__PA,
            oe => open,
            pin_input => Net_92,
            pad_out => Pin_ncs(0)_PAD,
            pad_in => Pin_ncs(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_nwr:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "5e825946-a34d-4e03-ab18-db0cf2ef489c",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    Pin_nwr(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_nwr",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_nwr(0)__PA,
            oe => open,
            pin_input => Net_93,
            pad_out => Pin_nwr(0)_PAD,
            pad_in => Pin_nwr(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Pin_nrd:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "905b2214-9d39-4539-8995-126fd093d2b9",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "1",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    Pin_nrd(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_nrd",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_nrd(0)__PA,
            oe => open,
            pin_input => Net_10,
            pad_out => Pin_nrd(0)_PAD,
            pad_in => Pin_nrd(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    Intf_nreset:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "110",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "8ff9b3f0-1040-423d-aa24-a7b3d6efd197",
            init_dr_st => "0",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    Intf_nreset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Intf_nreset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Intf_nreset(0)__PA,
            oe => open,
            pad_in => Intf_nreset(0)_PAD,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Cmod\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "375b5c01-8a1c-48e7-ba25-fe8a5bd07def/4db2e9d3-9f70-4f4e-a919-7eefada41863",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "Cmod",
            pin_mode => "A",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CapSense:Cmod(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Cmod\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Cmod(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Rx\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000_000",
            drive_strength => "0_0",
            hotswap_needed => "0_0",
            i2c_mode => "0,0",
            ibuf_enabled => "0_0",
            id => "375b5c01-8a1c-48e7-ba25-fe8a5bd07def/77fd7f86-2082-41fa-a471-914d5f07502d",
            init_dr_st => "1_1",
            input_sync => "0,0",
            intr_mode => "00_00",
            io_voltage => ",",
            max_frequency => "100,100",
            oe_conn => "0_0",
            oe_sync => "0_0",
            output_conn => "0_0",
            output_current_cap => "8,8",
            output_sync => "0_0",
            pin_aliases => "Button0_Rx0,Button1_Rx0",
            pin_mode => "AA",
            sio_grp_cnt => 0,
            slew_rate => "0_0",
            use_annotation => "0,0",
            vtrip => "00_00",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CapSense:Rx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Rx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Rx(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Rx(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Rx\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Rx(1)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:CintB\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "375b5c01-8a1c-48e7-ba25-fe8a5bd07def/dbc12ae1-a607-4701-99cc-6261716a9147",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CapSense:CintB(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:CintB\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000000")
        PORT MAP(
            pa_out => \\\CapSense:CintB(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:CintA\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "375b5c01-8a1c-48e7-ba25-fe8a5bd07def/2605f567-73b7-435d-b3b9-174766b96934",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CapSense:CintA(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:CintA\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000000")
        PORT MAP(
            pa_out => \\\CapSense:CintA(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Sns\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000_000_000_000_000",
            drive_strength => "0_0_0_0_0",
            hotswap_needed => "0_0_0_0_0",
            i2c_mode => "0,0,0,0,0",
            ibuf_enabled => "0_0_0_0_0",
            id => "375b5c01-8a1c-48e7-ba25-fe8a5bd07def/0113321b-4a37-46f6-8407-2f8646c68756",
            init_dr_st => "1_1_1_1_1",
            input_sync => "0,0,0,0,0",
            intr_mode => "00_00_00_00_00",
            io_voltage => ",,,,",
            max_frequency => "100,100,100,100,100",
            oe_conn => "0_0_0_0_0",
            oe_sync => "0_0_0_0_0",
            output_conn => "0_0_0_0_0",
            output_current_cap => "8,8,8,8,8",
            output_sync => "0_0_0_0_0",
            pin_aliases => "LinearSlider0_Sns0,LinearSlider0_Sns1,LinearSlider0_Sns2,LinearSlider0_Sns3,LinearSlider0_Sns4",
            pin_mode => "AAAAA",
            sio_grp_cnt => 0,
            slew_rate => "0_0_0_0_0",
            use_annotation => "0,0,0,0,0",
            vtrip => "00_00_00_00_00",
            width => 5,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CapSense:Sns(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Sns\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Sns(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Sns(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Sns\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Sns(1)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Sns(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Sns\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Sns(2)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Sns(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Sns\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Sns(3)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Sns(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Sns\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Sns(4)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Tx\:logicalport
        GENERIC MAP(
            cy_registers => "",
            drive_mode => "000",
            drive_strength => "0",
            hotswap_needed => "0",
            i2c_mode => "0",
            ibuf_enabled => "0",
            id => "375b5c01-8a1c-48e7-ba25-fe8a5bd07def/8ed50244-d239-4c9b-9207-b8e71ce193dc",
            init_dr_st => "1",
            input_sync => "0",
            intr_mode => "00",
            io_voltage => "",
            max_frequency => "100",
            oe_conn => "0",
            oe_sync => "0",
            output_conn => "0",
            output_current_cap => "8",
            output_sync => "0",
            pin_aliases => "Button0_Tx",
            pin_mode => "A",
            sio_grp_cnt => 0,
            slew_rate => "0",
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0);

    \CapSense:Tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Tx(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \GraphicLCDIntf:full\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GraphicLCDIntf:full\,
            main_0 => \GraphicLCDIntf:cmd_not_full\,
            main_1 => \GraphicLCDIntf:data_not_full\);

    \GraphicLCDIntf:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GraphicLCDIntf:status_1\,
            main_0 => \GraphicLCDIntf:state_3\,
            main_1 => \GraphicLCDIntf:state_2\,
            main_2 => \GraphicLCDIntf:state_1\,
            main_3 => \GraphicLCDIntf:state_0\,
            main_4 => \GraphicLCDIntf:z0_detect\);

    \PDM_PCM:cy_mxs40_pdm\:PDM
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => open,
            pdm_clk => Net_181,
            pdm_data => Net_182,
            tr_pdm_rx_req => Net_73,
            interrupt => Net_180);

    \CodecI2CM:SCB\:SCB
        GENERIC MAP(
            cy_registers => "",
            master => 1,
            mode => 0,
            requires_io_preconfigure => 1)
        PORT MAP(
            clock => \CodecI2CM:clock_wire_ff0\,
            uart_rx => open,
            uart_tx => \CodecI2CM:Net_1062\,
            uart_rts => \CodecI2CM:Net_1053\,
            uart_cts => open,
            i2c_scl => Net_184,
            i2c_sda => Net_186,
            spi_clk => open,
            spi_select_3 => open,
            spi_select_2 => open,
            spi_select_1 => open,
            spi_select_0 => open,
            spi_mosi => open,
            spi_miso => open,
            interrupt => \CodecI2CM:intr_wire\,
            tr_tx_req => \CodecI2CM:Net_162\,
            tr_rx_req => \CodecI2CM:Net_163\,
            tr_i2c_scl_filtered => Net_185);

    \CodecI2CM:SCB_IRQ\:interrupt
        GENERIC MAP(
            cy_registers => "",
            deepsleep_required => 0,
            int_type => "10")
        PORT MAP(
            interrupt => \CodecI2CM:intr_wire\,
            clock => ClockBlock_PeriClk);

    \I2S:cy_mxs40_i2s\:I2S
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => ClockBlock_HFClk1,
            clk_i2s_if => open,
            tx_sck => Net_189,
            tx_ws => Net_190,
            tx_sdo => Net_191,
            rx_sck => open,
            rx_ws => open,
            rx_sdi => open,
            tr_i2s_tx_req => Net_106,
            tr_i2s_rx_req => Net_194,
            interrupt => Net_193);

    \DMA_Record:DW\:drqcell
        GENERIC MAP(
            cy_registers => "",
            priority => "11")
        PORT MAP(
            dmareq => Net_73,
            termout => Net_202,
            interrupt => Net_68,
            clock => ClockBlock_PeriClk);

    \DMA_PlayLeft:DW\:drqcell
        GENERIC MAP(
            cy_registers => "",
            priority => "11")
        PORT MAP(
            dmareq => Net_106,
            termout => Net_77,
            interrupt => Net_203,
            clock => ClockBlock_PeriClk);

    \DMA_PlayRight:DW\:drqcell
        GENERIC MAP(
            cy_registers => "",
            priority => "11")
        PORT MAP(
            dmareq => Net_77,
            termout => Net_205,
            interrupt => Net_204,
            clock => ClockBlock_PeriClk);

    \SMIF_1:SMIF\:SMIF
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => ClockBlock_HFClk2,
            spi_clk => \SMIF_1:Net_51\,
            spi_select_3 => \SMIF_1:Net_52_3\,
            spi_select_2 => \SMIF_1:Net_52_2\,
            spi_select_1 => \SMIF_1:Net_52_1\,
            spi_select_0 => \SMIF_1:Net_52_0\,
            spi_data_7 => \SMIF_1:Net_88_7\,
            spi_data_6 => \SMIF_1:Net_88_6\,
            spi_data_5 => \SMIF_1:Net_88_5\,
            spi_data_4 => \SMIF_1:Net_88_4\,
            spi_data_3 => \SMIF_1:Net_88_3\,
            spi_data_2 => \SMIF_1:Net_88_2\,
            spi_data_1 => \SMIF_1:Net_88_1\,
            spi_data_0 => \SMIF_1:Net_88_0\,
            interrupt => \SMIF_1:Net_5\,
            tr_tx_req => Net_207,
            tr_rx_req => Net_206);

    \SMIF_1:SMIF_IRQ\:interrupt
        GENERIC MAP(
            cy_registers => "",
            deepsleep_required => 0,
            int_type => "01")
        PORT MAP(
            interrupt => \SMIF_1:Net_5\,
            clock => ClockBlock_PeriClk);

    DMA_PDM_IRQ:interrupt
        GENERIC MAP(
            cy_registers => "",
            deepsleep_required => 0,
            int_type => "10")
        PORT MAP(
            interrupt => Net_68,
            clock => ClockBlock_PeriClk);

    DMA_I2S_IRQ:interrupt
        GENERIC MAP(
            cy_registers => "",
            deepsleep_required => 0,
            int_type => "10")
        PORT MAP(
            interrupt => Net_204,
            clock => ClockBlock_PeriClk);

    \CapSense:IDACMod\:CSIDAC7
        GENERIC MAP(
            cy_registers => "",
            leg3_needed => 0)
        PORT MAP(
            dsi_idac_leg1_en => open,
            dsi_idac_leg2_en => open,
            dsi_idac_leg3_en => open,
            dsi_idac_pol => open);

    \CapSense:IDACComp\:CSIDAC7
        GENERIC MAP(
            cy_registers => "",
            leg3_needed => 1)
        PORT MAP(
            dsi_idac_leg1_en => open,
            dsi_idac_leg2_en => open,
            dsi_idac_leg3_en => open,
            dsi_idac_pol => open);

    \CapSense:CSD\:CSD
        GENERIC MAP(
            adc_channel_count => 1,
            cy_registers => "",
            dedicated_io_count => 2,
            is_capsense => 1,
            is_cmod_charge => 1,
            rx_count => 2,
            sense_as_shield => 0,
            sensors_count => 5,
            shield_as_sense => 0,
            shield_count => 1,
            tx_count => 1)
        PORT MAP(
            dsi_sense_out => \CapSense:Net_813\,
            dsi_sample_out => \CapSense:Net_814\,
            dsi_sense_in => open,
            dsi_sample_in => open,
            dsi_csh_tank => \CapSense:Net_815\,
            dsi_cmod => \CapSense:Net_845\,
            dsi_hscmp => \CapSense:Net_817\,
            dsi_start => open,
            dsi_sampling => \CapSense:Net_818\,
            dsi_adc_on => \CapSense:Net_819\,
            dsi_count_15 => \CapSense:Net_828_15\,
            dsi_count_14 => \CapSense:Net_828_14\,
            dsi_count_13 => \CapSense:Net_828_13\,
            dsi_count_12 => \CapSense:Net_828_12\,
            dsi_count_11 => \CapSense:Net_828_11\,
            dsi_count_10 => \CapSense:Net_828_10\,
            dsi_count_9 => \CapSense:Net_828_9\,
            dsi_count_8 => \CapSense:Net_828_8\,
            dsi_count_7 => \CapSense:Net_828_7\,
            dsi_count_6 => \CapSense:Net_828_6\,
            dsi_count_5 => \CapSense:Net_828_5\,
            dsi_count_4 => \CapSense:Net_828_4\,
            dsi_count_3 => \CapSense:Net_828_3\,
            dsi_count_2 => \CapSense:Net_828_2\,
            dsi_count_1 => \CapSense:Net_828_1\,
            dsi_count_0 => \CapSense:Net_828_0\,
            dsi_count_val_sel => open,
            csd_tx => \CapSense:Net_821\,
            csd_tx_n => \CapSense:Net_822\,
            clk => \CapSense:Net_611_ff43\,
            irq => \CapSense:Net_849\);

    \CapSense:ISR\:interrupt
        GENERIC MAP(
            cy_registers => "",
            deepsleep_required => 0,
            int_type => "10")
        PORT MAP(
            interrupt => \CapSense:Net_849\,
            clock => ClockBlock_PeriClk);

    \GraphicLCDIntf:StsReg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000010",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_87_digital,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => \GraphicLCDIntf:status_1\,
            status_0 => \GraphicLCDIntf:full\);

    \GraphicLCDIntf:LsbReg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_87_digital,
            status_7 => Net_85_7,
            status_6 => Net_85_6,
            status_5 => Net_85_5,
            status_4 => Net_85_4,
            status_3 => Net_85_3,
            status_2 => Net_85_2,
            status_1 => Net_85_1,
            status_0 => Net_85_0,
            clk_en => \GraphicLCDIntf:status_1\);

    \GraphicLCDIntf:GraphLcd8:Lsb\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
            d0_init => "00001000",
            d1_init => "00001001",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '1',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_87_digital,
            cs_addr_2 => \GraphicLCDIntf:state_2\,
            cs_addr_1 => \GraphicLCDIntf:state_1\,
            cs_addr_0 => \GraphicLCDIntf:state_0\,
            z0_comb => \GraphicLCDIntf:z0_detect\,
            z1_comb => \GraphicLCDIntf:z1_detect\,
            f0_bus_stat_comb => \GraphicLCDIntf:cmd_not_full\,
            f0_blk_stat_comb => \GraphicLCDIntf:cmd_empty\,
            f1_bus_stat_comb => \GraphicLCDIntf:data_not_full\,
            f1_blk_stat_comb => \GraphicLCDIntf:data_empty\,
            p_out_7 => Net_88_7,
            p_out_6 => Net_88_6,
            p_out_5 => Net_88_5,
            p_out_4 => Net_88_4,
            p_out_3 => Net_88_3,
            p_out_2 => Net_88_2,
            p_out_1 => Net_88_1,
            p_out_0 => Net_88_0,
            busclk => periclk_App);

    Net_90:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_90,
            clock_0 => Net_87_digital,
            main_0 => \GraphicLCDIntf:state_3\,
            main_1 => \GraphicLCDIntf:state_2\,
            main_2 => \GraphicLCDIntf:state_1\);

    Net_91:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_91,
            clock_0 => Net_87_digital,
            main_0 => Net_88_0,
            main_1 => Net_91,
            main_2 => \GraphicLCDIntf:state_3\,
            main_3 => \GraphicLCDIntf:state_2\,
            main_4 => \GraphicLCDIntf:state_1\,
            main_5 => \GraphicLCDIntf:state_0\);

    Net_92:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_92,
            clock_0 => Net_87_digital,
            main_0 => \GraphicLCDIntf:state_3\,
            main_1 => \GraphicLCDIntf:state_2\,
            main_2 => \GraphicLCDIntf:state_1\,
            main_3 => \GraphicLCDIntf:state_0\);

    Net_93:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_93,
            clock_0 => Net_87_digital,
            main_0 => \GraphicLCDIntf:state_3\,
            main_1 => \GraphicLCDIntf:state_2\,
            main_2 => \GraphicLCDIntf:state_1\,
            main_3 => \GraphicLCDIntf:state_0\);

    Net_10:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_10,
            clock_0 => Net_87_digital,
            main_0 => \GraphicLCDIntf:state_3\,
            main_1 => \GraphicLCDIntf:state_2\,
            main_2 => \GraphicLCDIntf:state_0\);

    \GraphicLCDIntf:state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5) + (!main_2 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GraphicLCDIntf:state_3\,
            clock_0 => Net_87_digital,
            main_0 => Net_88_1,
            main_1 => \GraphicLCDIntf:data_empty\,
            main_2 => \GraphicLCDIntf:state_3\,
            main_3 => \GraphicLCDIntf:state_2\,
            main_4 => \GraphicLCDIntf:state_1\,
            main_5 => \GraphicLCDIntf:state_0\);

    \GraphicLCDIntf:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_3 * !main_4) + (main_1 * main_2) + (main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GraphicLCDIntf:state_2\,
            clock_0 => Net_87_digital,
            main_0 => Net_88_1,
            main_1 => \GraphicLCDIntf:state_3\,
            main_2 => \GraphicLCDIntf:state_2\,
            main_3 => \GraphicLCDIntf:state_1\,
            main_4 => \GraphicLCDIntf:state_0\,
            main_5 => \GraphicLCDIntf:z1_detect\);

    \GraphicLCDIntf:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5) + (!main_2 * !main_3 * main_4) + (!main_2 * main_3 * !main_4) + (!main_2 * main_4 * !main_5 * !main_6) + (!main_2 * main_4 * main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GraphicLCDIntf:state_1\,
            clock_0 => Net_87_digital,
            main_0 => Net_88_1,
            main_1 => \GraphicLCDIntf:data_empty\,
            main_2 => \GraphicLCDIntf:state_3\,
            main_3 => \GraphicLCDIntf:state_2\,
            main_4 => \GraphicLCDIntf:state_1\,
            main_5 => \GraphicLCDIntf:state_0\,
            main_6 => \GraphicLCDIntf:z0_detect\,
            main_7 => \GraphicLCDIntf:z1_detect\);

    \GraphicLCDIntf:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4) + (!main_0 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3) + (!main_1 * main_2 * !main_3 * main_4) + (!main_1 * main_3 * !main_4 * main_5) + (!main_1 * main_3 * main_4 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GraphicLCDIntf:state_0\,
            clock_0 => Net_87_digital,
            main_0 => \GraphicLCDIntf:cmd_empty\,
            main_1 => \GraphicLCDIntf:state_3\,
            main_2 => \GraphicLCDIntf:state_2\,
            main_3 => \GraphicLCDIntf:state_1\,
            main_4 => \GraphicLCDIntf:state_0\,
            main_5 => \GraphicLCDIntf:z0_detect\,
            main_6 => \GraphicLCDIntf:z1_detect\);

END __DEFAULT__;
