$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 H clk $end
  $var wire 32 M data_from_mem [31:0] $end
  $var wire 32 N data_to_mem [31:0] $end
  $var wire 32 K imm [31:0] $end
  $var wire 32 L inst [31:0] $end
  $var wire  2 P mem_rd_quest [1:0] $end
  $var wire  2 Q mem_wr_quest [1:0] $end
  $var wire 32 O pc [31:0] $end
  $var wire  1 I rst $end
  $var wire 32 J src1 [31:0] $end
  $scope module ysyx_23060229_top $end
   $var wire  1 H clk $end
   $var wire 32 M data_from_mem [31:0] $end
   $var wire 32 N data_to_mem [31:0] $end
   $var wire 32 K imm [31:0] $end
   $var wire 32 L inst [31:0] $end
   $var wire  2 P mem_rd_quest [1:0] $end
   $var wire  2 Q mem_wr_quest [1:0] $end
   $var wire 32 O pc [31:0] $end
   $var wire 32 T pc_tmp [31:0] $end
   $var wire  5 & rd [4:0] $end
   $var wire 32 R reg_din [31:0] $end
   $var wire  1 ' reg_wen $end
   $var wire  5 $ rs1 [4:0] $end
   $var wire  5 % rs2 [4:0] $end
   $var wire  1 I rst $end
   $var wire 32 J src1 [31:0] $end
   $var wire 32 S src2 [31:0] $end
   $var wire  7 # typ [6:0] $end
   $scope module muexu $end
    $var wire 32 M data_from_mem [31:0] $end
    $var wire 32 N data_to_mem [31:0] $end
    $var wire 32 K imm [31:0] $end
    $var wire 32 O pc [31:0] $end
    $var wire 32 T pcout [31:0] $end
    $var wire 32 R reg_din [31:0] $end
    $var wire  1 I rst $end
    $var wire 32 J src1 [31:0] $end
    $var wire 32 S src2 [31:0] $end
    $var wire  7 # typ [6:0] $end
   $upscope $end
   $scope module myidu $end
    $var wire 32 K imm [31:0] $end
    $var wire 32 L inst [31:0] $end
    $var wire  2 P mem_rd_quest [1:0] $end
    $var wire  2 Q mem_wr_quest [1:0] $end
    $var wire  5 & rd [4:0] $end
    $var wire  1 ' reg_wen $end
    $var wire  5 $ rs1 [4:0] $end
    $var wire  5 % rs2 [4:0] $end
    $var wire  7 # typ [6:0] $end
   $upscope $end
   $scope module myreg $end
    $var wire 32 U ADDR_WIDTH [31:0] $end
    $var wire 32 V DATA_WIDTH [31:0] $end
    $var wire 32 ( Reg[0] [31:0] $end
    $var wire 32 2 Reg[10] [31:0] $end
    $var wire 32 3 Reg[11] [31:0] $end
    $var wire 32 4 Reg[12] [31:0] $end
    $var wire 32 5 Reg[13] [31:0] $end
    $var wire 32 6 Reg[14] [31:0] $end
    $var wire 32 7 Reg[15] [31:0] $end
    $var wire 32 8 Reg[16] [31:0] $end
    $var wire 32 9 Reg[17] [31:0] $end
    $var wire 32 : Reg[18] [31:0] $end
    $var wire 32 ; Reg[19] [31:0] $end
    $var wire 32 ) Reg[1] [31:0] $end
    $var wire 32 < Reg[20] [31:0] $end
    $var wire 32 = Reg[21] [31:0] $end
    $var wire 32 > Reg[22] [31:0] $end
    $var wire 32 ? Reg[23] [31:0] $end
    $var wire 32 @ Reg[24] [31:0] $end
    $var wire 32 A Reg[25] [31:0] $end
    $var wire 32 B Reg[26] [31:0] $end
    $var wire 32 C Reg[27] [31:0] $end
    $var wire 32 D Reg[28] [31:0] $end
    $var wire 32 E Reg[29] [31:0] $end
    $var wire 32 * Reg[2] [31:0] $end
    $var wire 32 F Reg[30] [31:0] $end
    $var wire 32 G Reg[31] [31:0] $end
    $var wire 32 + Reg[3] [31:0] $end
    $var wire 32 , Reg[4] [31:0] $end
    $var wire 32 - Reg[5] [31:0] $end
    $var wire 32 . Reg[6] [31:0] $end
    $var wire 32 / Reg[7] [31:0] $end
    $var wire 32 0 Reg[8] [31:0] $end
    $var wire 32 1 Reg[9] [31:0] $end
    $var wire  5 & addr_in [4:0] $end
    $var wire  5 $ addr_out1 [4:0] $end
    $var wire  5 % addr_out2 [4:0] $end
    $var wire  1 H clk $end
    $var wire 32 R din [31:0] $end
    $var wire 32 J dout1 [31:0] $end
    $var wire 32 S dout2 [31:0] $end
    $var wire 32 O pc [31:0] $end
    $var wire 32 T pcin [31:0] $end
    $var wire  1 I rst $end
    $var wire  1 ' wen $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1111111 #
b00000 $
b00000 %
b00000 &
0'
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
1H
1I
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00 P
b00 Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 S
b00000000000000000000000000000000 T
b00000000000000000000000000000101 U
b00000000000000000000000000100000 V
#1
0H
#2
b0000000 #
b00001 $
b00001 &
1'
b10000000000000000000000000000000 G
1H
b00000000000000000000000000000001 K
b00000000000100001000000010010011 L
b10000000000000000000000000000000 O
b10000000000000000000000000000000 T
#3
0H
#4
1H
#5
0H
#6
1H
#7
0H
0I
b00000000000000000000000000000001 R
b10000000000000000000000000000100 T
#8
b00111 &
b00000000000000000000000000000001 )
1H
b00000000000000000000000000000001 J
b00000000000000000000000000000010 K
b00000000001000001000001110010011 L
b10000000000000000000000000000100 O
b00000000000000000000000000000011 R
b10000000000000000000000000001000 T
#9
0H
#10
b00111 $
b00000000000000000000000000000011 /
1H
b00000000000000000000000000000011 J
b11111111111111111111111111111111 K
b11111111111100111000001110010011 L
b10000000000000000000000000001000 O
b00000000000000000000000000000010 R
b10000000000000000000000000001100 T
#11
0H
#12
b0000001 #
b11111 $
b11110 &
b00000000000000000000000000000010 /
1H
b10000000000000000000000000000000 J
b00000000000000000000000000011000 K
b00000001100011111010111100000011 L
b00010101000101000001001100010010 M
b10000000000000000000000000001100 O
b11 P
b00010101000101000001001100010010 R
b10000000000000000000000000010000 T
#13
0H
#14
b0000011 #
b11110 %
b00000 &
0'
b00010101000101000001001100010010 F
1H
b00000000000000000000000000011100 K
b00000001111011111010111000100011 L
b00010101000101000001001100010010 N
b10000000000000000000000000010000 O
b00 P
b11 Q
b00000000000000000000000000000000 R
b00010101000101000001001100010010 S
b10000000000000000000000000010100 T
#15
0H
#16
b1111110 #
b00000 $
b00000 %
1H
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
b00000000000000000000000001110011 L
b00000000000000000000000000000000 N
b10000000000000000000000000010100 O
b00 Q
b00000000000000000000000000000000 S
#17
0H
#18
1H
#19
0H
#20
1H
#21
0H
#22
1H
#23
0H
#24
1H
#25
0H
#26
1H
#27
0H
#28
1H
#29
0H
