All clock dividers have 50% duty cycle output.
First cycle behavior is undefined.
