// Seed: 2577512568
`define pp_6 0
`resetall
`define pp_7 0
`timescale 1ps / 1ps `resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign #1 id_5 = 1;
  logic id_6;
  always @(*) begin
    id_2 <= 1;
  end
  generate
    assign id_1 = id_2;
  endgenerate
  assign id_2 = 1;
  assign id_5 = id_3;
  assign id_4 = 1;
endmodule
