CAPI=2:

name: "bci:dv_xsim:counter:0.1"
description: "counter DV sim target"

filesets:
  files_rtl:
    depend:
        - bci:ip:counter:0.1
  files_dv:
    files:
      - tb/tb.sv
    file_type: systemVerilogSource

targets:
  sim: &sim_target
    toplevel: counter_tb
    filesets:
      - files_rtl
      - files_dv
    default_tool: xsim

