module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    wire [7:0] w1;
    wire [7:0] w2;
    wire [7:0] w3;
    my_dff8 instr0(.clk(clk),.d(d),.q(w1));
    my_dff8 instr1(.clk(clk),.d(w1),.q(w2));
    my_dff8 instr2(.clk(clk),.d(w2),.q(w3));
    always@(*)begin
        case(sel)
            2'd3: q = w3;
            2'd2: q = w2;
            2'd1: q = w1;
            2'd0: q = d;
            default:q = 8'd0;
        endcase
    end
endmodule
