Time resolution is 1 ps
Stopped at time : 1200 ns : File "C:/Users/NODDL/Verilog_Practice/eq2/eq2.srcs/sim_1/new/tb_eq2.v" Line 38
Stopped at time : 1200 ns : File "C:/Users/NODDL/Verilog_Practice/eq2/eq2.srcs/sim_1/new/tb_eq2.v" Line 39
Stopped at time : 1200 ns : File "C:/Users/NODDL/Verilog_Practice/eq2/eq2.srcs/sim_1/new/tb_eq2.v" Line 40
Stopped at time : 1200 ns : File "C:/Users/NODDL/Verilog_Practice/eq2/eq2.srcs/sources_1/new/eq1.v" Line 9
Stopped at time : 1200 ns : File "C:/Users/NODDL/Verilog_Practice/eq2/eq2.srcs/sources_1/new/eq1.v" Line 10
