K. -T. Cheng , H. -C. Chen, Classification and identification of nonrobust untestable path delay faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.845-853, November 2006[doi>10.1109/43.511566]
Jayant V. Deodhar , Spyros Tragoudas, Implicit deductive fault simulation for complex delay fault models, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.6, p.636-641, June 2004[doi>10.1109/TVLSI.2004.827598]
M. A. Gharaybeh , M. L. Bushnell , V. D. Agrawal, The path-status graph with application to delay fault simulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.4, p.324-332, November 2006[doi>10.1109/43.703822]
D. Kagaris , S. Tragoudas , D. Karayiannis, Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.309-315, November 2006[doi>10.1109/43.594836]
B. Kapoor, An efficient method for computing exact path delay fault coverage, Proceedings of the 1995 European conference on Design and Test, p.516, March 06-09, 1995
Wuudiann Ke , Premachandran R. Menon, Synthesis of Delay-Verifiable Combinational Circuits, IEEE Transactions on Computers, v.44 n.2, p.213-222, February 1995[doi>10.1109/12.364533]
M. Michael , S. Tragoudas, ATPG tools for delay faults at the functional level, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.33-57, January 2002[doi>10.1145/504914.504916]
Maria K. Michael , Spyros Tragoudas, Function-based compact test pattern generation for path delay faults, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.8, p.996-1001, August 2005[doi>10.1109/TVLSI.2005.853607]
Shin-ichi Minato, Zero-suppressed BDDs for set manipulation in combinatorial problems, Proceedings of the 30th international Design Automation Conference, p.272-277, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164890]
S. Padmanaban , M. K. Michael , S. Tragoudas, Exact path delay fault coverage with fundamental ZBDD operations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.3, p.305-316, November 2006[doi>10.1109/TCAD.2002.807891]
M. Sivaraman , A. J. Strojwas, Primitive path delay faults: identification and their use in timing analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.11, p.1347-1362, November 2006[doi>10.1109/43.892858]
R. C. Tekumalla , P. R. Menon, Identification of primitive faults in combinational and sequential circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.12, p.1426-1442, November 2006[doi>10.1109/43.969436]
