VCFLAGS = -I. -s adder_tb
FILES = adder_param.v adder_tb.v
TARGET= adder_tb
GTKW  = tb.gtkw
include ../Makefile.verilog
