$comment
	File created using the following command:
		vcd file ilatch.msim.vcd -direction
$end
$date
	Mon Mar 24 11:23:55 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ilatch_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Output1 $end
$var wire 1 $ Output2 $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_A $end
$var wire 1 / ww_B $end
$var wire 1 0 ww_Output1 $end
$var wire 1 1 ww_Output2 $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 8 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 : \Output2~output_o\ $end
$var wire 1 ; \Output1~output_o\ $end
$var wire 1 < \A~input_o\ $end
$var wire 1 = \B~input_o\ $end
$var wire 1 > \Output2~1_combout\ $end
$var wire 1 ? \Output1~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
01
07
z8
z9
0:
0;
0<
0=
1>
0?
02
03
04
05
06
$end
#10000
1!
1"
1.
1/
1=
1<
1:
1?
11
1;
1$
10
1#
#20000
0"
0/
0=
0>
0?
0;
z:
00
z1
0#
z$
#30000
0!
0.
0<
1>
0:
01
0$
#1000000
