Analysis & Synthesis report for Processor
Sun Oct 15 14:32:19 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated
 13. Parameter Settings for User Entity Instance: ControlUnit:ctrlunit
 14. Parameter Settings for User Entity Instance: ALU:alu
 15. Parameter Settings for User Entity Instance: DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "DataMemory:datamen|mem:mem1"
 18. Port Connectivity Checks: "sevenSeg:ss"
 19. Port Connectivity Checks: "IF_ID:ifid"
 20. Port Connectivity Checks: "InstructionMem:insmem"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 15 14:32:19 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Processor                                   ;
; Top-level Entity Name           ; Processor                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 9                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Processor          ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; Processor.v                      ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v                            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/ALU.v                                  ;         ;
; SignExt.v                        ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/SignExt.v                              ;         ;
; InstructionMem.v                 ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v                       ;         ;
; RegisterBanc.v                   ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/RegisterBanc.v                         ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v                           ;         ;
; IF_ID.v                          ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v                                ;         ;
; ID_Ex.v                          ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v                                ;         ;
; EX_MEM.v                         ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v                               ;         ;
; MEM_WB.v                         ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v                               ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/ControlUnit.v                          ;         ;
; SimpleReg.v                      ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/SimpleReg.v                            ;         ;
; MuxReg.v                         ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/MuxReg.v                               ;         ;
; MuxData.v                        ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/MuxData.v                              ;         ;
; mem.v                            ; yes             ; User Wizard-Generated File             ; /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v                                  ;         ;
; sevenSeg.v                       ; yes             ; User Verilog HDL File                  ; /home/frander/Downloads/CE-4301-Arqui1/Processor/sevenSeg.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_sjg1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf                 ;         ;
; ../Pruebas mif/text.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/frander/Downloads/CE-4301-Arqui1/Pruebas mif/text.mif                             ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/frander/Downloads/CE-4301-Arqui1/Processor/db/decode_u0a.tdf                      ;         ;
; db/mux_kfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/frander/Downloads/CE-4301-Arqui1/Processor/db/mux_kfb.tdf                         ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 9     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 9     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |Processor                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 9    ; 0            ; |Processor          ; Processor   ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Processor|DataMemory:datamen|mem:mem1 ; mem.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; IF_ID:ifid|IMM[0..16]                                                                                           ; Stuck at GND due to stuck port data_in      ;
; IF_ID:ifid|OPCODE[0..4]                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; IF_ID:ifid|RT[0..4]                                                                                             ; Stuck at GND due to stuck port data_in      ;
; IF_ID:ifid|RD[0..4]                                                                                             ; Stuck at GND due to stuck port data_in      ;
; IF_ID:ifid|RS[0..4]                                                                                             ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|IMMVALUE[0..2,16..31]                                                                                ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|RD[0..4]                                                                                             ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|OPCODE[0..4]                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; ControlUnit:ctrlunit|BSelector[0]                                                                               ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ctrlunit|MemRD[0]                                                                                   ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ctrlunit|MemWD[0]                                                                                   ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ctrlunit|RegWrite[0]                                                                                ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ctrlunit|RegSelector[0,1]                                                                           ; Stuck at GND due to stuck port data_in      ;
; EX_MEM:exmen|WRITEADDRESS[0..4]                                                                                 ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|IMMVALUE[3..15]                                                                                      ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|BSELECTOR[0]                                                                                         ; Stuck at GND due to stuck port data_in      ;
; MEM_WB:menwb|WRITEADDRESS[0..4]                                                                                 ; Stuck at GND due to stuck port data_in      ;
; EX_MEM:exmen|MEMORYADDRESS[0..31]                                                                               ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|RVALUE1[0..31]                                                                                       ; Lost fanout                                 ;
; ID_Ex:idex|RVALUE2[0..31]                                                                                       ; Lost fanout                                 ;
; ID_Ex:idex|MEMWD[0]                                                                                             ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|MEMRD[0]                                                                                             ; Stuck at GND due to stuck port data_in      ;
; ID_Ex:idex|REGWRITE[0]                                                                                          ; Stuck at GND due to stuck port data_in      ;
; RegisterBanc:regbank|Register[0][31]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[31]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][30]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[30]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][29]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[29]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][28]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[28]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][27]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[27]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][26]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[26]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][25]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[25]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][24]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[24]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][23]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[23]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][22]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[22]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][21]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[21]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][20]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[20]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][19]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[19]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][18]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[18]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][17]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[17]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][16]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[16]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][15]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[15]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][14]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[14]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][13]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[13]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][12]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[12]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][11]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[11]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][10]                                                                            ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[10]                                                                                      ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][9]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[9]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][8]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[8]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][7]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[7]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][6]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[6]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][5]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[5]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][4]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[4]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][3]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[3]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][2]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[2]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][1]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[1]                                                                                       ; Lost fanout                                 ;
; RegisterBanc:regbank|Register[0][0]                                                                             ; Lost fanout                                 ;
; MEM_WB:menwb|WRITEDATA[0]                                                                                       ; Lost fanout                                 ;
; EX_MEM:exmen|MEMWD[0]                                                                                           ; Lost fanout                                 ;
; DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|out_address_reg_a[0] ; Lost fanout                                 ;
; DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|address_reg_a[0]     ; Lost fanout                                 ;
; EX_MEM:exmen|MEMRD[0]                                                                                           ; Lost fanout                                 ;
; EX_MEM:exmen|REGWRITE[0]                                                                                        ; Stuck at GND due to stuck port data_in      ;
; MEM_WB:menwb|REGWRITE[0]                                                                                        ; Stuck at GND due to stuck port data_in      ;
; RegisterBanc:regbank|Register[31][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[31][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[30][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[29][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[28][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[27][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[26][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[25][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[24][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[23][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[22][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[21][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[20][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[19][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[18][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[17][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[16][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[15][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[14][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[13][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[12][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[11][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][0]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][1]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][2]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][3]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][4]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][5]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][6]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][7]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][8]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][9]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][10]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][11]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][12]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][13]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][14]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][15]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][16]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][17]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][18]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][19]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][20]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][21]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][22]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][23]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][24]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][25]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][26]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][27]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][28]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][29]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][30]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[10][31]                                                                           ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[9][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[8][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[7][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[6][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[5][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[4][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[3][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[2][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][0]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][1]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][2]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][3]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][4]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][5]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][6]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][7]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][8]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][9]                                                                             ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][10]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][11]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][12]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][13]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][14]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][15]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][16]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][17]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][18]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][19]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][20]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][21]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][22]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][23]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][24]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][25]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][26]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][27]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][28]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][29]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][30]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; RegisterBanc:regbank|Register[1][31]                                                                            ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 1257                                                                        ;                                             ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                         ;
+----------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name        ; Reason for Removal        ; Registers Removed due to This Register                                                                           ;
+----------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; IF_ID:ifid|OPCODE[0] ; Stuck at VCC              ; ID_Ex:idex|OPCODE[0], ControlUnit:ctrlunit|BSelector[0],                                                         ;
;                      ; due to stuck port data_in ; ControlUnit:ctrlunit|MemRD[0], ControlUnit:ctrlunit|MemWD[0],                                                    ;
;                      ;                           ; ControlUnit:ctrlunit|RegWrite[0], ControlUnit:ctrlunit|RegSelector[1],                                           ;
;                      ;                           ; ControlUnit:ctrlunit|RegSelector[0], ID_Ex:idex|BSELECTOR[0],                                                    ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[3], EX_MEM:exmen|MEMORYADDRESS[4],                                                    ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[5], EX_MEM:exmen|MEMORYADDRESS[6],                                                    ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[7], EX_MEM:exmen|MEMORYADDRESS[8],                                                    ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[9], EX_MEM:exmen|MEMORYADDRESS[10],                                                   ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[11], EX_MEM:exmen|MEMORYADDRESS[12],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[13], EX_MEM:exmen|MEMORYADDRESS[14],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[15], EX_MEM:exmen|MEMORYADDRESS[24],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[25], ID_Ex:idex|MEMWD[0], ID_Ex:idex|MEMRD[0],                                        ;
;                      ;                           ; ID_Ex:idex|REGWRITE[0], EX_MEM:exmen|REGWRITE[0], MEM_WB:menwb|REGWRITE[0],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[23][0], RegisterBanc:regbank|Register[23][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[23][2], RegisterBanc:regbank|Register[23][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[23][4], RegisterBanc:regbank|Register[23][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[23][6], RegisterBanc:regbank|Register[23][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[23][8], RegisterBanc:regbank|Register[23][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[23][10], RegisterBanc:regbank|Register[23][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][12], RegisterBanc:regbank|Register[23][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][14], RegisterBanc:regbank|Register[23][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][16], RegisterBanc:regbank|Register[23][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][18], RegisterBanc:regbank|Register[23][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][20], RegisterBanc:regbank|Register[23][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][22], RegisterBanc:regbank|Register[23][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][24], RegisterBanc:regbank|Register[23][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][26], RegisterBanc:regbank|Register[23][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][28], RegisterBanc:regbank|Register[23][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[23][30], RegisterBanc:regbank|Register[23][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][0], RegisterBanc:regbank|Register[22][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[22][2], RegisterBanc:regbank|Register[22][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[22][4], RegisterBanc:regbank|Register[22][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[22][6], RegisterBanc:regbank|Register[22][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[22][8], RegisterBanc:regbank|Register[22][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[22][10], RegisterBanc:regbank|Register[22][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][12], RegisterBanc:regbank|Register[22][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][14], RegisterBanc:regbank|Register[22][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][16], RegisterBanc:regbank|Register[22][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][18], RegisterBanc:regbank|Register[22][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][20], RegisterBanc:regbank|Register[22][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][22], RegisterBanc:regbank|Register[22][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][24], RegisterBanc:regbank|Register[22][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][26], RegisterBanc:regbank|Register[22][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][28], RegisterBanc:regbank|Register[22][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[22][30], RegisterBanc:regbank|Register[22][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][0], RegisterBanc:regbank|Register[21][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[21][2], RegisterBanc:regbank|Register[21][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[21][4], RegisterBanc:regbank|Register[21][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[21][6], RegisterBanc:regbank|Register[21][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[21][8], RegisterBanc:regbank|Register[21][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[21][10], RegisterBanc:regbank|Register[21][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][12], RegisterBanc:regbank|Register[21][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][14], RegisterBanc:regbank|Register[21][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][16], RegisterBanc:regbank|Register[21][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][18], RegisterBanc:regbank|Register[21][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][20], RegisterBanc:regbank|Register[21][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][22], RegisterBanc:regbank|Register[21][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][24], RegisterBanc:regbank|Register[21][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][26], RegisterBanc:regbank|Register[21][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][28], RegisterBanc:regbank|Register[21][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[21][30], RegisterBanc:regbank|Register[21][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][0], RegisterBanc:regbank|Register[20][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[20][2], RegisterBanc:regbank|Register[20][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[20][4], RegisterBanc:regbank|Register[20][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[20][6], RegisterBanc:regbank|Register[20][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[20][8], RegisterBanc:regbank|Register[20][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[20][10], RegisterBanc:regbank|Register[20][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][12], RegisterBanc:regbank|Register[20][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][14], RegisterBanc:regbank|Register[20][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][16], RegisterBanc:regbank|Register[20][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][18], RegisterBanc:regbank|Register[20][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][20], RegisterBanc:regbank|Register[20][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][22], RegisterBanc:regbank|Register[20][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][24], RegisterBanc:regbank|Register[20][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][26], RegisterBanc:regbank|Register[20][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][28], RegisterBanc:regbank|Register[20][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[20][30], RegisterBanc:regbank|Register[20][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][0], RegisterBanc:regbank|Register[19][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[19][2], RegisterBanc:regbank|Register[19][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[19][4], RegisterBanc:regbank|Register[19][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[19][6], RegisterBanc:regbank|Register[19][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[19][8], RegisterBanc:regbank|Register[19][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[19][10], RegisterBanc:regbank|Register[19][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][12], RegisterBanc:regbank|Register[19][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][14], RegisterBanc:regbank|Register[19][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][16], RegisterBanc:regbank|Register[19][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][18], RegisterBanc:regbank|Register[19][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][20], RegisterBanc:regbank|Register[19][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][22], RegisterBanc:regbank|Register[19][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][24], RegisterBanc:regbank|Register[19][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][26], RegisterBanc:regbank|Register[19][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][28], RegisterBanc:regbank|Register[19][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[19][30], RegisterBanc:regbank|Register[19][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][0], RegisterBanc:regbank|Register[18][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[18][2], RegisterBanc:regbank|Register[18][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[18][4], RegisterBanc:regbank|Register[18][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[18][6], RegisterBanc:regbank|Register[18][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[18][8], RegisterBanc:regbank|Register[18][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[18][10], RegisterBanc:regbank|Register[18][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][12], RegisterBanc:regbank|Register[18][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][14], RegisterBanc:regbank|Register[18][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][16], RegisterBanc:regbank|Register[18][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][18], RegisterBanc:regbank|Register[18][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][20], RegisterBanc:regbank|Register[18][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][22], RegisterBanc:regbank|Register[18][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][24], RegisterBanc:regbank|Register[18][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][26], RegisterBanc:regbank|Register[18][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][28], RegisterBanc:regbank|Register[18][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[18][30], RegisterBanc:regbank|Register[18][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][0], RegisterBanc:regbank|Register[17][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[17][2], RegisterBanc:regbank|Register[17][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[17][4], RegisterBanc:regbank|Register[17][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[17][6], RegisterBanc:regbank|Register[17][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[17][8], RegisterBanc:regbank|Register[17][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[17][10], RegisterBanc:regbank|Register[17][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][12], RegisterBanc:regbank|Register[17][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][14], RegisterBanc:regbank|Register[17][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][16], RegisterBanc:regbank|Register[17][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][18], RegisterBanc:regbank|Register[17][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][20], RegisterBanc:regbank|Register[17][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][22], RegisterBanc:regbank|Register[17][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][24], RegisterBanc:regbank|Register[17][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][26], RegisterBanc:regbank|Register[17][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][28], RegisterBanc:regbank|Register[17][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[17][30], RegisterBanc:regbank|Register[17][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][0], RegisterBanc:regbank|Register[16][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[16][2], RegisterBanc:regbank|Register[16][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[16][4], RegisterBanc:regbank|Register[16][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[16][6], RegisterBanc:regbank|Register[16][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[16][8], RegisterBanc:regbank|Register[16][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[16][10], RegisterBanc:regbank|Register[16][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][12], RegisterBanc:regbank|Register[16][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][14], RegisterBanc:regbank|Register[16][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][16], RegisterBanc:regbank|Register[16][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][18], RegisterBanc:regbank|Register[16][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][20], RegisterBanc:regbank|Register[16][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][22], RegisterBanc:regbank|Register[16][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][24], RegisterBanc:regbank|Register[16][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][26], RegisterBanc:regbank|Register[16][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][28], RegisterBanc:regbank|Register[16][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[16][30], RegisterBanc:regbank|Register[16][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][0], RegisterBanc:regbank|Register[15][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[15][2], RegisterBanc:regbank|Register[15][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[15][4], RegisterBanc:regbank|Register[15][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[15][6], RegisterBanc:regbank|Register[15][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[15][8], RegisterBanc:regbank|Register[15][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[15][10], RegisterBanc:regbank|Register[15][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][12], RegisterBanc:regbank|Register[15][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][14], RegisterBanc:regbank|Register[15][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][16], RegisterBanc:regbank|Register[15][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][18], RegisterBanc:regbank|Register[15][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][20], RegisterBanc:regbank|Register[15][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][22], RegisterBanc:regbank|Register[15][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][24], RegisterBanc:regbank|Register[15][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][26], RegisterBanc:regbank|Register[15][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][28], RegisterBanc:regbank|Register[15][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[15][30], RegisterBanc:regbank|Register[15][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][0], RegisterBanc:regbank|Register[14][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[14][2], RegisterBanc:regbank|Register[14][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[14][4], RegisterBanc:regbank|Register[14][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[14][6], RegisterBanc:regbank|Register[14][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[14][8], RegisterBanc:regbank|Register[14][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[14][10], RegisterBanc:regbank|Register[14][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][12], RegisterBanc:regbank|Register[14][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][14], RegisterBanc:regbank|Register[14][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][16], RegisterBanc:regbank|Register[14][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][18], RegisterBanc:regbank|Register[14][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][20], RegisterBanc:regbank|Register[14][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][22], RegisterBanc:regbank|Register[14][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][24], RegisterBanc:regbank|Register[14][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][26], RegisterBanc:regbank|Register[14][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][28], RegisterBanc:regbank|Register[14][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[14][30], RegisterBanc:regbank|Register[14][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][0], RegisterBanc:regbank|Register[13][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[13][2], RegisterBanc:regbank|Register[13][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[13][4], RegisterBanc:regbank|Register[13][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[13][6], RegisterBanc:regbank|Register[13][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[13][8], RegisterBanc:regbank|Register[13][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[13][10], RegisterBanc:regbank|Register[13][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][12], RegisterBanc:regbank|Register[13][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][14], RegisterBanc:regbank|Register[13][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][16], RegisterBanc:regbank|Register[13][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][18], RegisterBanc:regbank|Register[13][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][20], RegisterBanc:regbank|Register[13][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][22], RegisterBanc:regbank|Register[13][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][24], RegisterBanc:regbank|Register[13][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][26], RegisterBanc:regbank|Register[13][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][28], RegisterBanc:regbank|Register[13][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[13][30], RegisterBanc:regbank|Register[13][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][0], RegisterBanc:regbank|Register[12][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[12][2], RegisterBanc:regbank|Register[12][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[12][4], RegisterBanc:regbank|Register[12][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[12][6], RegisterBanc:regbank|Register[12][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[12][8], RegisterBanc:regbank|Register[12][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[12][10], RegisterBanc:regbank|Register[12][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][12], RegisterBanc:regbank|Register[12][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][14], RegisterBanc:regbank|Register[12][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][16], RegisterBanc:regbank|Register[12][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][18], RegisterBanc:regbank|Register[12][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][20], RegisterBanc:regbank|Register[12][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][22], RegisterBanc:regbank|Register[12][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][24], RegisterBanc:regbank|Register[12][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][26], RegisterBanc:regbank|Register[12][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][28], RegisterBanc:regbank|Register[12][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[12][30], RegisterBanc:regbank|Register[12][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][0], RegisterBanc:regbank|Register[11][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[11][2], RegisterBanc:regbank|Register[11][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[11][4], RegisterBanc:regbank|Register[11][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[11][6], RegisterBanc:regbank|Register[11][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[11][8], RegisterBanc:regbank|Register[11][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[11][10], RegisterBanc:regbank|Register[11][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][12], RegisterBanc:regbank|Register[11][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][14], RegisterBanc:regbank|Register[11][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][16], RegisterBanc:regbank|Register[11][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][18], RegisterBanc:regbank|Register[11][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][20], RegisterBanc:regbank|Register[11][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][22], RegisterBanc:regbank|Register[11][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][24], RegisterBanc:regbank|Register[11][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][26], RegisterBanc:regbank|Register[11][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][28], RegisterBanc:regbank|Register[11][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[11][30], RegisterBanc:regbank|Register[11][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][0], RegisterBanc:regbank|Register[10][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[10][2], RegisterBanc:regbank|Register[10][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[10][4], RegisterBanc:regbank|Register[10][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[10][6], RegisterBanc:regbank|Register[10][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[10][8], RegisterBanc:regbank|Register[10][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[10][10], RegisterBanc:regbank|Register[10][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][12], RegisterBanc:regbank|Register[10][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][14], RegisterBanc:regbank|Register[10][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][16], RegisterBanc:regbank|Register[10][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][18], RegisterBanc:regbank|Register[10][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][20], RegisterBanc:regbank|Register[10][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][22], RegisterBanc:regbank|Register[10][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][24], RegisterBanc:regbank|Register[10][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][26], RegisterBanc:regbank|Register[10][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][28], RegisterBanc:regbank|Register[10][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[10][30], RegisterBanc:regbank|Register[10][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[9][0], RegisterBanc:regbank|Register[9][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[9][2], RegisterBanc:regbank|Register[9][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[9][4], RegisterBanc:regbank|Register[9][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[9][6], RegisterBanc:regbank|Register[9][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[9][8], RegisterBanc:regbank|Register[9][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[9][10], RegisterBanc:regbank|Register[9][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][12], RegisterBanc:regbank|Register[9][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][14], RegisterBanc:regbank|Register[9][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][16], RegisterBanc:regbank|Register[9][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][18], RegisterBanc:regbank|Register[9][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][20], RegisterBanc:regbank|Register[9][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][22], RegisterBanc:regbank|Register[9][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][24], RegisterBanc:regbank|Register[9][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][26], RegisterBanc:regbank|Register[9][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][28], RegisterBanc:regbank|Register[9][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[9][30], RegisterBanc:regbank|Register[9][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][0], RegisterBanc:regbank|Register[8][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[8][2], RegisterBanc:regbank|Register[8][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[8][4], RegisterBanc:regbank|Register[8][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[8][6], RegisterBanc:regbank|Register[8][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[8][8], RegisterBanc:regbank|Register[8][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[8][10], RegisterBanc:regbank|Register[8][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][12], RegisterBanc:regbank|Register[8][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][14], RegisterBanc:regbank|Register[8][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][16], RegisterBanc:regbank|Register[8][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][18], RegisterBanc:regbank|Register[8][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][20], RegisterBanc:regbank|Register[8][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][22], RegisterBanc:regbank|Register[8][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][24], RegisterBanc:regbank|Register[8][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][26], RegisterBanc:regbank|Register[8][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][28], RegisterBanc:regbank|Register[8][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[8][30], RegisterBanc:regbank|Register[8][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][0], RegisterBanc:regbank|Register[7][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[7][2], RegisterBanc:regbank|Register[7][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[7][4], RegisterBanc:regbank|Register[7][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[7][6], RegisterBanc:regbank|Register[7][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[7][8], RegisterBanc:regbank|Register[7][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[7][10], RegisterBanc:regbank|Register[7][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][12], RegisterBanc:regbank|Register[7][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][14], RegisterBanc:regbank|Register[7][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][16], RegisterBanc:regbank|Register[7][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][18], RegisterBanc:regbank|Register[7][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][20], RegisterBanc:regbank|Register[7][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][22], RegisterBanc:regbank|Register[7][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][24], RegisterBanc:regbank|Register[7][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][26], RegisterBanc:regbank|Register[7][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][28], RegisterBanc:regbank|Register[7][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[7][30], RegisterBanc:regbank|Register[7][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][0], RegisterBanc:regbank|Register[6][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[6][2], RegisterBanc:regbank|Register[6][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[6][4], RegisterBanc:regbank|Register[6][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[6][6], RegisterBanc:regbank|Register[6][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[6][8], RegisterBanc:regbank|Register[6][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[6][10], RegisterBanc:regbank|Register[6][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][12], RegisterBanc:regbank|Register[6][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][14], RegisterBanc:regbank|Register[6][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][16], RegisterBanc:regbank|Register[6][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][18], RegisterBanc:regbank|Register[6][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][20], RegisterBanc:regbank|Register[6][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][22], RegisterBanc:regbank|Register[6][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][24], RegisterBanc:regbank|Register[6][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][26], RegisterBanc:regbank|Register[6][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][28], RegisterBanc:regbank|Register[6][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[6][30], RegisterBanc:regbank|Register[6][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][0], RegisterBanc:regbank|Register[5][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[5][2], RegisterBanc:regbank|Register[5][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[5][4], RegisterBanc:regbank|Register[5][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[5][6], RegisterBanc:regbank|Register[5][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[5][8], RegisterBanc:regbank|Register[5][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[5][10], RegisterBanc:regbank|Register[5][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][12], RegisterBanc:regbank|Register[5][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][14], RegisterBanc:regbank|Register[5][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][16], RegisterBanc:regbank|Register[5][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][18], RegisterBanc:regbank|Register[5][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][20], RegisterBanc:regbank|Register[5][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][22], RegisterBanc:regbank|Register[5][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][24], RegisterBanc:regbank|Register[5][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][26], RegisterBanc:regbank|Register[5][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][28], RegisterBanc:regbank|Register[5][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[5][30], RegisterBanc:regbank|Register[5][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][0], RegisterBanc:regbank|Register[4][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[4][2], RegisterBanc:regbank|Register[4][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[4][4], RegisterBanc:regbank|Register[4][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[4][6], RegisterBanc:regbank|Register[4][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[4][8], RegisterBanc:regbank|Register[4][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[4][10], RegisterBanc:regbank|Register[4][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][12], RegisterBanc:regbank|Register[4][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][14], RegisterBanc:regbank|Register[4][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][16], RegisterBanc:regbank|Register[4][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][18], RegisterBanc:regbank|Register[4][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][20], RegisterBanc:regbank|Register[4][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][22], RegisterBanc:regbank|Register[4][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][24], RegisterBanc:regbank|Register[4][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][26], RegisterBanc:regbank|Register[4][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][28], RegisterBanc:regbank|Register[4][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[4][30], RegisterBanc:regbank|Register[4][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][0], RegisterBanc:regbank|Register[3][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[3][2], RegisterBanc:regbank|Register[3][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[3][4], RegisterBanc:regbank|Register[3][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[3][6], RegisterBanc:regbank|Register[3][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[3][8], RegisterBanc:regbank|Register[3][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[3][10], RegisterBanc:regbank|Register[3][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][12], RegisterBanc:regbank|Register[3][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][14], RegisterBanc:regbank|Register[3][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][16], RegisterBanc:regbank|Register[3][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][18], RegisterBanc:regbank|Register[3][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][20], RegisterBanc:regbank|Register[3][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][22], RegisterBanc:regbank|Register[3][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][24], RegisterBanc:regbank|Register[3][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][26], RegisterBanc:regbank|Register[3][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][28], RegisterBanc:regbank|Register[3][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[3][30], RegisterBanc:regbank|Register[3][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][0], RegisterBanc:regbank|Register[2][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[2][2], RegisterBanc:regbank|Register[2][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[2][4], RegisterBanc:regbank|Register[2][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[2][6], RegisterBanc:regbank|Register[2][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[2][8], RegisterBanc:regbank|Register[2][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[2][10], RegisterBanc:regbank|Register[2][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][12], RegisterBanc:regbank|Register[2][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][14], RegisterBanc:regbank|Register[2][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][16], RegisterBanc:regbank|Register[2][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][18], RegisterBanc:regbank|Register[2][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][20], RegisterBanc:regbank|Register[2][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][22], RegisterBanc:regbank|Register[2][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][24], RegisterBanc:regbank|Register[2][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][26], RegisterBanc:regbank|Register[2][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][28], RegisterBanc:regbank|Register[2][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[2][30], RegisterBanc:regbank|Register[2][31],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][0], RegisterBanc:regbank|Register[1][1],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[1][2], RegisterBanc:regbank|Register[1][3],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[1][4], RegisterBanc:regbank|Register[1][5],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[1][6], RegisterBanc:regbank|Register[1][7],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[1][8], RegisterBanc:regbank|Register[1][9],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[1][10], RegisterBanc:regbank|Register[1][11],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][12], RegisterBanc:regbank|Register[1][13],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][14], RegisterBanc:regbank|Register[1][15],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][16], RegisterBanc:regbank|Register[1][17],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][18], RegisterBanc:regbank|Register[1][19],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][20], RegisterBanc:regbank|Register[1][21],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][22], RegisterBanc:regbank|Register[1][23],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][24], RegisterBanc:regbank|Register[1][25],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][26], RegisterBanc:regbank|Register[1][27],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][28], RegisterBanc:regbank|Register[1][29],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[1][30], RegisterBanc:regbank|Register[1][31]                                       ;
; IF_ID:ifid|RD[0]     ; Stuck at GND              ; ID_Ex:idex|RD[0], EX_MEM:exmen|WRITEADDRESS[0], MEM_WB:menwb|WRITEADDRESS[0],                                    ;
;                      ; due to stuck port data_in ; MEM_WB:menwb|WRITEDATA[31], MEM_WB:menwb|WRITEDATA[30], MEM_WB:menwb|WRITEDATA[29],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[28], MEM_WB:menwb|WRITEDATA[27], MEM_WB:menwb|WRITEDATA[26],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[25], MEM_WB:menwb|WRITEDATA[24], MEM_WB:menwb|WRITEDATA[23],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[22], MEM_WB:menwb|WRITEDATA[21], MEM_WB:menwb|WRITEDATA[20],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[19], MEM_WB:menwb|WRITEDATA[18], MEM_WB:menwb|WRITEDATA[17],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[16], MEM_WB:menwb|WRITEDATA[15], MEM_WB:menwb|WRITEDATA[14],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[13], MEM_WB:menwb|WRITEDATA[12], MEM_WB:menwb|WRITEDATA[11],                              ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[10], MEM_WB:menwb|WRITEDATA[9], MEM_WB:menwb|WRITEDATA[8],                                ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[7], MEM_WB:menwb|WRITEDATA[6], MEM_WB:menwb|WRITEDATA[5],                                 ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[4], MEM_WB:menwb|WRITEDATA[3], MEM_WB:menwb|WRITEDATA[2],                                 ;
;                      ;                           ; MEM_WB:menwb|WRITEDATA[1], MEM_WB:menwb|WRITEDATA[0],                                                            ;
;                      ;                           ; RegisterBanc:regbank|Register[31][0], RegisterBanc:regbank|Register[31][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[31][2], RegisterBanc:regbank|Register[31][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[31][4], RegisterBanc:regbank|Register[31][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[31][6], RegisterBanc:regbank|Register[31][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[31][8], RegisterBanc:regbank|Register[31][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[31][10], RegisterBanc:regbank|Register[31][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][12], RegisterBanc:regbank|Register[31][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][14], RegisterBanc:regbank|Register[31][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][16], RegisterBanc:regbank|Register[31][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][18], RegisterBanc:regbank|Register[31][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][20], RegisterBanc:regbank|Register[31][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][22], RegisterBanc:regbank|Register[31][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][24], RegisterBanc:regbank|Register[31][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][26], RegisterBanc:regbank|Register[31][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][28], RegisterBanc:regbank|Register[31][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[31][30], RegisterBanc:regbank|Register[31][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][0], RegisterBanc:regbank|Register[30][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[30][2], RegisterBanc:regbank|Register[30][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[30][4], RegisterBanc:regbank|Register[30][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[30][6], RegisterBanc:regbank|Register[30][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[30][8], RegisterBanc:regbank|Register[30][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[30][10], RegisterBanc:regbank|Register[30][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][12], RegisterBanc:regbank|Register[30][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][14], RegisterBanc:regbank|Register[30][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][16], RegisterBanc:regbank|Register[30][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][18], RegisterBanc:regbank|Register[30][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][20], RegisterBanc:regbank|Register[30][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][22], RegisterBanc:regbank|Register[30][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][24], RegisterBanc:regbank|Register[30][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][26], RegisterBanc:regbank|Register[30][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][28], RegisterBanc:regbank|Register[30][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[30][30], RegisterBanc:regbank|Register[30][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][0], RegisterBanc:regbank|Register[29][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[29][2], RegisterBanc:regbank|Register[29][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[29][4], RegisterBanc:regbank|Register[29][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[29][6], RegisterBanc:regbank|Register[29][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[29][8], RegisterBanc:regbank|Register[29][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[29][10], RegisterBanc:regbank|Register[29][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][12], RegisterBanc:regbank|Register[29][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][14], RegisterBanc:regbank|Register[29][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][16], RegisterBanc:regbank|Register[29][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][18], RegisterBanc:regbank|Register[29][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][20], RegisterBanc:regbank|Register[29][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][22], RegisterBanc:regbank|Register[29][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][24], RegisterBanc:regbank|Register[29][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][26], RegisterBanc:regbank|Register[29][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][28], RegisterBanc:regbank|Register[29][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[29][30], RegisterBanc:regbank|Register[29][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][0], RegisterBanc:regbank|Register[28][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[28][2], RegisterBanc:regbank|Register[28][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[28][4], RegisterBanc:regbank|Register[28][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[28][6], RegisterBanc:regbank|Register[28][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[28][8], RegisterBanc:regbank|Register[28][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[28][10], RegisterBanc:regbank|Register[28][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][12], RegisterBanc:regbank|Register[28][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][14], RegisterBanc:regbank|Register[28][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][16], RegisterBanc:regbank|Register[28][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][18], RegisterBanc:regbank|Register[28][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][20], RegisterBanc:regbank|Register[28][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][22], RegisterBanc:regbank|Register[28][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][24], RegisterBanc:regbank|Register[28][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][26], RegisterBanc:regbank|Register[28][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][28], RegisterBanc:regbank|Register[28][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[28][30], RegisterBanc:regbank|Register[28][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][0], RegisterBanc:regbank|Register[27][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[27][2], RegisterBanc:regbank|Register[27][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[27][4], RegisterBanc:regbank|Register[27][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[27][6], RegisterBanc:regbank|Register[27][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[27][8], RegisterBanc:regbank|Register[27][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[27][10], RegisterBanc:regbank|Register[27][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][12], RegisterBanc:regbank|Register[27][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][14], RegisterBanc:regbank|Register[27][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][16], RegisterBanc:regbank|Register[27][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][18], RegisterBanc:regbank|Register[27][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][20], RegisterBanc:regbank|Register[27][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][22], RegisterBanc:regbank|Register[27][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][24], RegisterBanc:regbank|Register[27][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][26], RegisterBanc:regbank|Register[27][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][28], RegisterBanc:regbank|Register[27][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[27][30], RegisterBanc:regbank|Register[27][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][0], RegisterBanc:regbank|Register[26][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[26][2], RegisterBanc:regbank|Register[26][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[26][4], RegisterBanc:regbank|Register[26][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[26][6], RegisterBanc:regbank|Register[26][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[26][8], RegisterBanc:regbank|Register[26][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[26][10], RegisterBanc:regbank|Register[26][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][12], RegisterBanc:regbank|Register[26][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][14], RegisterBanc:regbank|Register[26][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][16], RegisterBanc:regbank|Register[26][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][18], RegisterBanc:regbank|Register[26][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][20], RegisterBanc:regbank|Register[26][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][22], RegisterBanc:regbank|Register[26][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][24], RegisterBanc:regbank|Register[26][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][26], RegisterBanc:regbank|Register[26][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][28], RegisterBanc:regbank|Register[26][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[26][30], RegisterBanc:regbank|Register[26][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][0], RegisterBanc:regbank|Register[25][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[25][2], RegisterBanc:regbank|Register[25][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[25][4], RegisterBanc:regbank|Register[25][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[25][6], RegisterBanc:regbank|Register[25][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[25][8], RegisterBanc:regbank|Register[25][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[25][10], RegisterBanc:regbank|Register[25][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][12], RegisterBanc:regbank|Register[25][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][14], RegisterBanc:regbank|Register[25][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][16], RegisterBanc:regbank|Register[25][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][18], RegisterBanc:regbank|Register[25][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][20], RegisterBanc:regbank|Register[25][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][22], RegisterBanc:regbank|Register[25][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][24], RegisterBanc:regbank|Register[25][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][26], RegisterBanc:regbank|Register[25][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][28], RegisterBanc:regbank|Register[25][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[25][30], RegisterBanc:regbank|Register[25][31],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][0], RegisterBanc:regbank|Register[24][1],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[24][2], RegisterBanc:regbank|Register[24][3],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[24][4], RegisterBanc:regbank|Register[24][5],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[24][6], RegisterBanc:regbank|Register[24][7],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[24][8], RegisterBanc:regbank|Register[24][9],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[24][10], RegisterBanc:regbank|Register[24][11],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][12], RegisterBanc:regbank|Register[24][13],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][14], RegisterBanc:regbank|Register[24][15],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][16], RegisterBanc:regbank|Register[24][17],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][18], RegisterBanc:regbank|Register[24][19],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][20], RegisterBanc:regbank|Register[24][21],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][22], RegisterBanc:regbank|Register[24][23],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][24], RegisterBanc:regbank|Register[24][25],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][26], RegisterBanc:regbank|Register[24][27],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][28], RegisterBanc:regbank|Register[24][29],                                    ;
;                      ;                           ; RegisterBanc:regbank|Register[24][30], RegisterBanc:regbank|Register[24][31]                                     ;
; IF_ID:ifid|IMM[16]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[16], ID_Ex:idex|IMMVALUE[17], ID_Ex:idex|IMMVALUE[18],                                       ;
;                      ; due to stuck port data_in ; ID_Ex:idex|IMMVALUE[19], ID_Ex:idex|IMMVALUE[20], ID_Ex:idex|IMMVALUE[21],                                       ;
;                      ;                           ; ID_Ex:idex|IMMVALUE[22], ID_Ex:idex|IMMVALUE[23], ID_Ex:idex|IMMVALUE[24],                                       ;
;                      ;                           ; ID_Ex:idex|IMMVALUE[25], ID_Ex:idex|IMMVALUE[26], ID_Ex:idex|IMMVALUE[27],                                       ;
;                      ;                           ; ID_Ex:idex|IMMVALUE[28], ID_Ex:idex|IMMVALUE[29], ID_Ex:idex|IMMVALUE[30],                                       ;
;                      ;                           ; ID_Ex:idex|IMMVALUE[31], EX_MEM:exmen|MEMORYADDRESS[16],                                                         ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[17], EX_MEM:exmen|MEMORYADDRESS[18],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[19], EX_MEM:exmen|MEMORYADDRESS[20],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[21], EX_MEM:exmen|MEMORYADDRESS[22],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[23], ID_Ex:idex|RVALUE1[23], ID_Ex:idex|RVALUE1[22],                                  ;
;                      ;                           ; ID_Ex:idex|RVALUE1[21], ID_Ex:idex|RVALUE1[20], ID_Ex:idex|RVALUE1[19],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE1[18], ID_Ex:idex|RVALUE1[17], ID_Ex:idex|RVALUE1[16],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE2[25], ID_Ex:idex|RVALUE2[24], ID_Ex:idex|RVALUE2[23],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE2[22], ID_Ex:idex|RVALUE2[21], ID_Ex:idex|RVALUE2[20],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE2[19], ID_Ex:idex|RVALUE2[18], ID_Ex:idex|RVALUE2[17],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE2[16]                                                                                           ;
; IF_ID:ifid|RT[0]     ; Stuck at GND              ; RegisterBanc:regbank|Register[0][31], RegisterBanc:regbank|Register[0][30],                                      ;
;                      ; due to stuck port data_in ; RegisterBanc:regbank|Register[0][29], RegisterBanc:regbank|Register[0][28],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][27], RegisterBanc:regbank|Register[0][26],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][25], RegisterBanc:regbank|Register[0][24],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][23], RegisterBanc:regbank|Register[0][22],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][21], RegisterBanc:regbank|Register[0][20],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][19], RegisterBanc:regbank|Register[0][18],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][17], RegisterBanc:regbank|Register[0][16],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][15], RegisterBanc:regbank|Register[0][14],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][13], RegisterBanc:regbank|Register[0][12],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][11], RegisterBanc:regbank|Register[0][10],                                      ;
;                      ;                           ; RegisterBanc:regbank|Register[0][9], RegisterBanc:regbank|Register[0][8],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[0][7], RegisterBanc:regbank|Register[0][6],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[0][5], RegisterBanc:regbank|Register[0][4],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[0][3], RegisterBanc:regbank|Register[0][2],                                        ;
;                      ;                           ; RegisterBanc:regbank|Register[0][1], RegisterBanc:regbank|Register[0][0]                                         ;
; IF_ID:ifid|IMM[2]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[2], EX_MEM:exmen|MEMORYADDRESS[0], EX_MEM:exmen|MEMORYADDRESS[1],                            ;
;                      ; due to stuck port data_in ; EX_MEM:exmen|MEMORYADDRESS[2], EX_MEM:exmen|MEMORYADDRESS[26],                                                   ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[27], EX_MEM:exmen|MEMORYADDRESS[28],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[29], EX_MEM:exmen|MEMORYADDRESS[30],                                                  ;
;                      ;                           ; EX_MEM:exmen|MEMORYADDRESS[31], ID_Ex:idex|RVALUE1[31], ID_Ex:idex|RVALUE1[30],                                  ;
;                      ;                           ; ID_Ex:idex|RVALUE1[29], ID_Ex:idex|RVALUE1[28], ID_Ex:idex|RVALUE1[27],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE1[26], ID_Ex:idex|RVALUE1[25], ID_Ex:idex|RVALUE1[24],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE1[2], ID_Ex:idex|RVALUE2[31], ID_Ex:idex|RVALUE2[30],                                           ;
;                      ;                           ; ID_Ex:idex|RVALUE2[29], ID_Ex:idex|RVALUE2[28], ID_Ex:idex|RVALUE2[27],                                          ;
;                      ;                           ; ID_Ex:idex|RVALUE2[26], ID_Ex:idex|RVALUE2[2], EX_MEM:exmen|MEMWD[0],                                            ;
;                      ;                           ; DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|out_address_reg_a[0], ;
;                      ;                           ; DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|address_reg_a[0],     ;
;                      ;                           ; EX_MEM:exmen|MEMRD[0]                                                                                            ;
; IF_ID:ifid|IMM[14]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[14], ID_Ex:idex|RVALUE1[14], ID_Ex:idex|RVALUE2[14]                                          ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|RD[4]     ; Stuck at GND              ; ID_Ex:idex|RD[4], EX_MEM:exmen|WRITEADDRESS[4], MEM_WB:menwb|WRITEADDRESS[4]                                     ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|RD[3]     ; Stuck at GND              ; ID_Ex:idex|RD[3], EX_MEM:exmen|WRITEADDRESS[3], MEM_WB:menwb|WRITEADDRESS[3]                                     ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|RD[2]     ; Stuck at GND              ; ID_Ex:idex|RD[2], EX_MEM:exmen|WRITEADDRESS[2], MEM_WB:menwb|WRITEADDRESS[2]                                     ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|RD[1]     ; Stuck at GND              ; ID_Ex:idex|RD[1], EX_MEM:exmen|WRITEADDRESS[1], MEM_WB:menwb|WRITEADDRESS[1]                                     ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[15]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[15], ID_Ex:idex|RVALUE1[15], ID_Ex:idex|RVALUE2[15]                                          ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[0]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[0], ID_Ex:idex|RVALUE1[0], ID_Ex:idex|RVALUE2[0]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[13]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[13], ID_Ex:idex|RVALUE1[13], ID_Ex:idex|RVALUE2[13]                                          ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[12]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[12], ID_Ex:idex|RVALUE1[12], ID_Ex:idex|RVALUE2[12]                                          ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[11]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[11], ID_Ex:idex|RVALUE1[11], ID_Ex:idex|RVALUE2[11]                                          ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[10]   ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[10], ID_Ex:idex|RVALUE1[10], ID_Ex:idex|RVALUE2[10]                                          ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[9]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[9], ID_Ex:idex|RVALUE1[9], ID_Ex:idex|RVALUE2[9]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[8]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[8], ID_Ex:idex|RVALUE1[8], ID_Ex:idex|RVALUE2[8]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[7]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[7], ID_Ex:idex|RVALUE1[7], ID_Ex:idex|RVALUE2[7]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[6]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[6], ID_Ex:idex|RVALUE1[6], ID_Ex:idex|RVALUE2[6]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[5]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[5], ID_Ex:idex|RVALUE1[5], ID_Ex:idex|RVALUE2[5]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[4]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[4], ID_Ex:idex|RVALUE1[4], ID_Ex:idex|RVALUE2[4]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[3]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[3], ID_Ex:idex|RVALUE1[3], ID_Ex:idex|RVALUE2[3]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|IMM[1]    ; Stuck at GND              ; ID_Ex:idex|IMMVALUE[1], ID_Ex:idex|RVALUE1[1], ID_Ex:idex|RVALUE2[1]                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|OPCODE[1] ; Stuck at VCC              ; ID_Ex:idex|OPCODE[1]                                                                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|OPCODE[2] ; Stuck at VCC              ; ID_Ex:idex|OPCODE[2]                                                                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|OPCODE[3] ; Stuck at VCC              ; ID_Ex:idex|OPCODE[3]                                                                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
; IF_ID:ifid|OPCODE[4] ; Stuck at VCC              ; ID_Ex:idex|OPCODE[4]                                                                                             ;
;                      ; due to stuck port data_in ;                                                                                                                  ;
+----------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:ctrlunit ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ADD            ; 00000 ; Unsigned Binary                          ;
; SUB            ; 00001 ; Unsigned Binary                          ;
; ADDI           ; 00010 ; Unsigned Binary                          ;
; SUBI           ; 00011 ; Unsigned Binary                          ;
; MLT            ; 00100 ; Unsigned Binary                          ;
; MLTI           ; 00101 ; Unsigned Binary                          ;
; AND            ; 00110 ; Unsigned Binary                          ;
; OR             ; 00111 ; Unsigned Binary                          ;
; ANDI           ; 01000 ; Unsigned Binary                          ;
; ORI            ; 01001 ; Unsigned Binary                          ;
; SLR            ; 01010 ; Unsigned Binary                          ;
; SLL            ; 01011 ; Unsigned Binary                          ;
; LDR            ; 01100 ; Unsigned Binary                          ;
; STR            ; 01101 ; Unsigned Binary                          ;
; BNE            ; 01110 ; Unsigned Binary                          ;
; BEQ            ; 01111 ; Unsigned Binary                          ;
; J              ; 10000 ; Unsigned Binary                          ;
; CMP            ; 10001 ; Unsigned Binary                          ;
; NOP            ; 11111 ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; ADD            ; 00000 ; Unsigned Binary             ;
; SUB            ; 00001 ; Unsigned Binary             ;
; ADDI           ; 00010 ; Unsigned Binary             ;
; SUBI           ; 00011 ; Unsigned Binary             ;
; MLT            ; 00100 ; Unsigned Binary             ;
; MLTI           ; 00101 ; Unsigned Binary             ;
; AND            ; 00110 ; Unsigned Binary             ;
; OR             ; 00111 ; Unsigned Binary             ;
; ANDI           ; 01000 ; Unsigned Binary             ;
; ORI            ; 01001 ; Unsigned Binary             ;
; SLR            ; 01010 ; Unsigned Binary             ;
; SLL            ; 01011 ; Unsigned Binary             ;
; LDR            ; 01100 ; Unsigned Binary             ;
; STR            ; 01101 ; Unsigned Binary             ;
; BNE            ; 01110 ; Unsigned Binary             ;
; BEQ            ; 01111 ; Unsigned Binary             ;
; J              ; 10000 ; Unsigned Binary             ;
; CMP            ; 10001 ; Unsigned Binary             ;
; NOP            ; 11111 ; Unsigned Binary             ;
; on             ; 1     ; Unsigned Binary             ;
; off            ; 0     ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                      ;
+------------------------------------+-------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                   ;
; WIDTH_A                            ; 7                       ; Signed Integer                            ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                            ;
; NUMWORDS_A                         ; 9142                    ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                   ;
; WIDTH_B                            ; 1                       ; Untyped                                   ;
; WIDTHAD_B                          ; 1                       ; Untyped                                   ;
; NUMWORDS_B                         ; 1                       ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                   ;
; BYTE_SIZE                          ; 8                       ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                   ;
; INIT_FILE                          ; ../Pruebas mif/text.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_sjg1         ; Untyped                                   ;
+------------------------------------+-------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 7                                                           ;
;     -- NUMWORDS_A                         ; 9142                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:datamen|mem:mem1"                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSeg:ss"                                                                                                                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Seg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:ifid"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; JADDR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC    ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMem:insmem"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; UsableInstruc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 15 14:32:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file Processor.v
    Info (12023): Found entity 1: Processor File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/frander/Downloads/CE-4301-Arqui1/Processor/ALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file SignExt.v
    Info (12023): Found entity 1: SignExt File: /home/frander/Downloads/CE-4301-Arqui1/Processor/SignExt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMem.v
    Info (12023): Found entity 1: InstructionMem File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file RegisterBanc.v
    Info (12023): Found entity 1: RegisterBanc File: /home/frander/Downloads/CE-4301-Arqui1/Processor/RegisterBanc.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file DataMemory.v
    Info (12023): Found entity 1: DataMemory File: /home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IF_ID.v
    Info (12023): Found entity 1: IF_ID File: /home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ID_Ex.v
    Info (12023): Found entity 1: ID_Ex File: /home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file EX_MEM.v
    Info (12023): Found entity 1: EX_MEM File: /home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MEM_WB.v
    Info (12023): Found entity 1: MEM_WB File: /home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/frander/Downloads/CE-4301-Arqui1/Processor/ControlUnit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file SimpleReg.v
    Info (12023): Found entity 1: SimpleReg File: /home/frander/Downloads/CE-4301-Arqui1/Processor/SimpleReg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MuxReg.v
    Info (12023): Found entity 1: MuxReg File: /home/frander/Downloads/CE-4301-Arqui1/Processor/MuxReg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MuxData.v
    Info (12023): Found entity 1: MuxData File: /home/frander/Downloads/CE-4301-Arqui1/Processor/MuxData.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: /home/frander/Downloads/CE-4301-Arqui1/Processor/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sevenSeg.v
    Info (12023): Found entity 1: sevenSeg File: /home/frander/Downloads/CE-4301-Arqui1/Processor/sevenSeg.v Line: 1
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (12128): Elaborating entity "MuxData" for hierarchy "MuxData:pcselectmux" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 66
Info (12128): Elaborating entity "SimpleReg" for hierarchy "SimpleReg:pcreg" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 74
Info (12128): Elaborating entity "InstructionMem" for hierarchy "InstructionMem:insmem" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 88
Warning (10240): Verilog HDL Always Construct warning at InstructionMem.v(59): inferring latch(es) for variable "UsableInstruc", which holds its previous value in one or more paths through the always construct File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at InstructionMem.v(59): inferring latch(es) for variable "ended", which holds its previous value in one or more paths through the always construct File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 59
Warning (10030): Net "mem.data_a" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0' File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 15
Warning (10030): Net "mem.waddr_a" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0' File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 15
Warning (10030): Net "mem.we_a" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0' File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 15
Info (10041): Inferred latch for "ended[0]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[0]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[1]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[2]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[3]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[4]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[5]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[6]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[7]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[8]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[9]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[10]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[11]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[12]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[13]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[14]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[15]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[16]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[17]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[18]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[19]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[20]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[21]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[22]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[23]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[24]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[25]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[26]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[27]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[28]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[29]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[30]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (10041): Inferred latch for "UsableInstruc[31]" at InstructionMem.v(62) File: /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v Line: 62
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:ifid" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 108
Info (12128): Elaborating entity "SignExt" for hierarchy "SignExt:signext" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 111
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:ctrlunit" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 129
Info (12128): Elaborating entity "MuxReg" for hierarchy "MuxReg:reg1" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 132
Info (12128): Elaborating entity "sevenSeg" for hierarchy "sevenSeg:ss" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 138
Info (12128): Elaborating entity "RegisterBanc" for hierarchy "RegisterBanc:regbank" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 152
Info (12128): Elaborating entity "ID_Ex" for hierarchy "ID_Ex:idex" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 177
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 184
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:exmen" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 203
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:datamen" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 213
Info (12128): Elaborating entity "mem" for hierarchy "DataMemory:datamen|mem:mem1" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v Line: 82
Info (12130): Elaborated megafunction instantiation "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v Line: 82
Info (12133): Instantiated megafunction "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component" with the following parameter: File: /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Pruebas mif/text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9142"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjg1.tdf
    Info (12023): Found entity 1: altsyncram_sjg1 File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_sjg1" for hierarchy "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated" File: /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|decode_u0a:rden_decode" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kfb.tdf
    Info (12023): Found entity 1: mux_kfb File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/mux_kfb.tdf Line: 23
Info (12128): Elaborating entity "mux_kfb" for hierarchy "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|mux_kfb:mux2" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 42
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:menwb" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 226
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a0" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 43
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a1" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 65
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a2" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 87
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a3" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 109
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a4" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 131
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a5" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 153
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a6" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 175
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a7" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 197
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a8" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 219
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a9" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 241
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a10" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 263
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a11" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 285
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a12" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 307
        Warning (14320): Synthesized away node "DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a13" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf Line: 329
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seven[0]" is stuck at VCC File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
    Warning (13410): Pin "seven[1]" is stuck at VCC File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
    Warning (13410): Pin "seven[2]" is stuck at VCC File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
    Warning (13410): Pin "seven[3]" is stuck at VCC File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
    Warning (13410): Pin "seven[4]" is stuck at VCC File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
    Warning (13410): Pin "seven[5]" is stuck at GND File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
    Warning (13410): Pin "seven[6]" is stuck at GND File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 5
Info (17049): 132 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/frander/Downloads/CE-4301-Arqui1/Processor/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 4
    Warning (15610): No output dependent on input pin "Reset" File: /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v Line: 4
Info (21057): Implemented 9 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 7 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1047 megabytes
    Info: Processing ended: Sun Oct 15 14:32:19 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/frander/Downloads/CE-4301-Arqui1/Processor/output_files/Processor.map.smsg.


