Classic Timing Analyzer report for LC3
Tue May 26 21:22:15 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                       ; To                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 16.629 ns                        ; IR[3]                                                      ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 21.849 ns                        ; Registers:registers_inst|register_file:regfile|RS2_DATA[1] ; Y[14]                                                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 20.074 ns                        ; IR[3]                                                      ; Y[15]                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.355 ns                        ; IR[6]                                                      ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 57.84 MHz ( period = 17.290 ns ) ; Registers:registers_inst|register_file:regfile|RS2_DATA[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                            ;                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                        ; To                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 17.029 ns               ;
; N/A                                     ; 58.44 MHz ( period = 17.112 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.831 ns               ;
; N/A                                     ; 58.45 MHz ( period = 17.110 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.837 ns               ;
; N/A                                     ; 58.67 MHz ( period = 17.044 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.763 ns               ;
; N/A                                     ; 58.76 MHz ( period = 17.018 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.737 ns               ;
; N/A                                     ; 58.85 MHz ( period = 16.992 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.731 ns               ;
; N/A                                     ; 58.88 MHz ( period = 16.984 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.711 ns               ;
; N/A                                     ; 59.08 MHz ( period = 16.927 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.674 ns               ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.635 ns               ;
; N/A                                     ; 59.15 MHz ( period = 16.905 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.632 ns               ;
; N/A                                     ; 59.20 MHz ( period = 16.891 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.610 ns               ;
; N/A                                     ; 59.37 MHz ( period = 16.844 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.603 ns               ;
; N/A                                     ; 59.38 MHz ( period = 16.842 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.601 ns               ;
; N/A                                     ; 59.41 MHz ( period = 16.831 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.558 ns               ;
; N/A                                     ; 59.51 MHz ( period = 16.803 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.530 ns               ;
; N/A                                     ; 59.74 MHz ( period = 16.740 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.479 ns               ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.427 ns               ;
; N/A                                     ; 59.94 MHz ( period = 16.682 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.421 ns               ;
; N/A                                     ; 59.96 MHz ( period = 16.677 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.416 ns               ;
; N/A                                     ; 60.01 MHz ( period = 16.665 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 16.404 ns               ;
; N/A                                     ; 60.10 MHz ( period = 16.638 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.377 ns               ;
; N/A                                     ; 60.14 MHz ( period = 16.629 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 16.368 ns               ;
; N/A                                     ; 60.14 MHz ( period = 16.629 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.376 ns               ;
; N/A                                     ; 60.22 MHz ( period = 16.606 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.325 ns               ;
; N/A                                     ; 60.23 MHz ( period = 16.604 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.331 ns               ;
; N/A                                     ; 60.23 MHz ( period = 16.602 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.341 ns               ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.303 ns               ;
; N/A                                     ; 60.37 MHz ( period = 16.565 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 60.44 MHz ( period = 16.546 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.305 ns               ;
; N/A                                     ; 60.44 MHz ( period = 16.544 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.303 ns               ;
; N/A                                     ; 60.46 MHz ( period = 16.540 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.259 ns               ;
; N/A                                     ; 60.48 MHz ( period = 16.534 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.253 ns               ;
; N/A                                     ; 60.49 MHz ( period = 16.532 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.251 ns               ;
; N/A                                     ; 60.51 MHz ( period = 16.527 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.266 ns               ;
; N/A                                     ; 60.51 MHz ( period = 16.525 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 16.264 ns               ;
; N/A                                     ; 60.53 MHz ( period = 16.521 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.240 ns               ;
; N/A                                     ; 60.60 MHz ( period = 16.502 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 16.249 ns               ;
; N/A                                     ; 60.60 MHz ( period = 16.502 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.241 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.498 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.217 ns               ;
; N/A                                     ; 60.64 MHz ( period = 16.492 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK        ; CLK      ; None                        ; None                      ; 16.239 ns               ;
; N/A                                     ; 60.67 MHz ( period = 16.482 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.201 ns               ;
; N/A                                     ; 60.82 MHz ( period = 16.441 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.180 ns               ;
; N/A                                     ; 60.86 MHz ( period = 16.430 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.149 ns               ;
; N/A                                     ; 60.88 MHz ( period = 16.427 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.166 ns               ;
; N/A                                     ; 60.98 MHz ( period = 16.398 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 16.145 ns               ;
; N/A                                     ; 60.99 MHz ( period = 16.396 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.115 ns               ;
; N/A                                     ; 60.99 MHz ( period = 16.395 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.114 ns               ;
; N/A                                     ; 61.01 MHz ( period = 16.390 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.129 ns               ;
; N/A                                     ; 61.04 MHz ( period = 16.384 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.123 ns               ;
; N/A                                     ; 61.05 MHz ( period = 16.381 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.100 ns               ;
; N/A                                     ; 61.17 MHz ( period = 16.349 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 61.18 MHz ( period = 16.346 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.065 ns               ;
; N/A                                     ; 61.20 MHz ( period = 16.340 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 16.059 ns               ;
; N/A                                     ; 61.21 MHz ( period = 16.337 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 16.056 ns               ;
; N/A                                     ; 61.24 MHz ( period = 16.328 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 16.047 ns               ;
; N/A                                     ; 61.33 MHz ( period = 16.304 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.043 ns               ;
; N/A                                     ; 61.41 MHz ( period = 16.285 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 16.044 ns               ;
; N/A                                     ; 61.43 MHz ( period = 16.279 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.998 ns               ;
; N/A                                     ; 61.44 MHz ( period = 16.277 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.996 ns               ;
; N/A                                     ; 61.44 MHz ( period = 16.275 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 16.002 ns               ;
; N/A                                     ; 61.55 MHz ( period = 16.247 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.986 ns               ;
; N/A                                     ; 61.60 MHz ( period = 16.235 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.954 ns               ;
; N/A                                     ; 61.62 MHz ( period = 16.229 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.968 ns               ;
; N/A                                     ; 61.69 MHz ( period = 16.210 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.929 ns               ;
; N/A                                     ; 61.76 MHz ( period = 16.193 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.912 ns               ;
; N/A                                     ; 61.79 MHz ( period = 16.184 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.923 ns               ;
; N/A                                     ; 61.79 MHz ( period = 16.183 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.902 ns               ;
; N/A                                     ; 61.82 MHz ( period = 16.175 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 61.82 MHz ( period = 16.175 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.914 ns               ;
; N/A                                     ; 61.82 MHz ( period = 16.175 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 61.84 MHz ( period = 16.171 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.910 ns               ;
; N/A                                     ; 61.94 MHz ( period = 16.145 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.884 ns               ;
; N/A                                     ; 61.95 MHz ( period = 16.143 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.882 ns               ;
; N/A                                     ; 62.00 MHz ( period = 16.129 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.868 ns               ;
; N/A                                     ; 62.01 MHz ( period = 16.126 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK        ; CLK      ; None                        ; None                      ; 15.865 ns               ;
; N/A                                     ; 62.01 MHz ( period = 16.126 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.845 ns               ;
; N/A                                     ; 62.23 MHz ( period = 16.069 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.828 ns               ;
; N/A                                     ; 62.26 MHz ( period = 16.062 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.809 ns               ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.753 ns               ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.793 ns               ;
; N/A                                     ; 62.38 MHz ( period = 16.030 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.749 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.015 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.734 ns               ;
; N/A                                     ; 62.46 MHz ( period = 16.009 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.748 ns               ;
; N/A                                     ; 62.52 MHz ( period = 15.994 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.733 ns               ;
; N/A                                     ; 62.55 MHz ( period = 15.987 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.746 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.979 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.718 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.965 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.724 ns               ;
; N/A                                     ; 62.72 MHz ( period = 15.944 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK        ; CLK      ; None                        ; None                      ; 15.683 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.933 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.660 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.932 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.671 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.917 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.636 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.913 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.632 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.913 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.652 ns               ;
; N/A                                     ; 62.90 MHz ( period = 15.897 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.656 ns               ;
; N/A                                     ; 62.94 MHz ( period = 15.889 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.608 ns               ;
; N/A                                     ; 62.97 MHz ( period = 15.881 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.628 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.875 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.614 ns               ;
; N/A                                     ; 63.03 MHz ( period = 15.865 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.604 ns               ;
; N/A                                     ; 63.07 MHz ( period = 15.856 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.595 ns               ;
; N/A                                     ; 63.16 MHz ( period = 15.834 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.553 ns               ;
; N/A                                     ; 63.18 MHz ( period = 15.828 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.567 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.540 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.815 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.534 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.548 ns               ;
; N/A                                     ; 63.33 MHz ( period = 15.791 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 15.538 ns               ;
; N/A                                     ; 63.34 MHz ( period = 15.787 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.526 ns               ;
; N/A                                     ; 63.53 MHz ( period = 15.741 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.480 ns               ;
; N/A                                     ; 63.54 MHz ( period = 15.739 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK        ; CLK      ; None                        ; None                      ; 15.486 ns               ;
; N/A                                     ; 63.54 MHz ( period = 15.737 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 15.476 ns               ;
; N/A                                     ; 63.55 MHz ( period = 15.736 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.495 ns               ;
; N/A                                     ; 63.60 MHz ( period = 15.724 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.463 ns               ;
; N/A                                     ; 63.63 MHz ( period = 15.716 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.475 ns               ;
; N/A                                     ; 63.66 MHz ( period = 15.709 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.428 ns               ;
; N/A                                     ; 63.68 MHz ( period = 15.704 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.423 ns               ;
; N/A                                     ; 63.70 MHz ( period = 15.698 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK        ; CLK      ; None                        ; None                      ; 15.445 ns               ;
; N/A                                     ; 63.74 MHz ( period = 15.689 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.428 ns               ;
; N/A                                     ; 63.76 MHz ( period = 15.683 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.422 ns               ;
; N/A                                     ; 63.77 MHz ( period = 15.681 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.420 ns               ;
; N/A                                     ; 63.78 MHz ( period = 15.678 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.417 ns               ;
; N/A                                     ; 63.79 MHz ( period = 15.677 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.416 ns               ;
; N/A                                     ; 63.87 MHz ( period = 15.657 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 15.396 ns               ;
; N/A                                     ; 63.88 MHz ( period = 15.655 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.394 ns               ;
; N/A                                     ; 64.02 MHz ( period = 15.620 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.359 ns               ;
; N/A                                     ; 64.05 MHz ( period = 15.614 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.353 ns               ;
; N/A                                     ; 64.20 MHz ( period = 15.576 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.335 ns               ;
; N/A                                     ; 64.21 MHz ( period = 15.575 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.314 ns               ;
; N/A                                     ; 64.26 MHz ( period = 15.561 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.320 ns               ;
; N/A                                     ; 64.27 MHz ( period = 15.560 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.299 ns               ;
; N/A                                     ; 64.29 MHz ( period = 15.555 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 15.294 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.541 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.260 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.540 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.259 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.278 ns               ;
; N/A                                     ; 64.37 MHz ( period = 15.536 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 15.275 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.258 ns               ;
; N/A                                     ; 64.40 MHz ( period = 15.528 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.247 ns               ;
; N/A                                     ; 64.40 MHz ( period = 15.528 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.267 ns               ;
; N/A                                     ; 64.48 MHz ( period = 15.508 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.247 ns               ;
; N/A                                     ; 64.54 MHz ( period = 15.494 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.233 ns               ;
; N/A                                     ; 64.61 MHz ( period = 15.477 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.196 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.474 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.213 ns               ;
; N/A                                     ; 64.63 MHz ( period = 15.472 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 15.231 ns               ;
; N/A                                     ; 64.74 MHz ( period = 15.446 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.173 ns               ;
; N/A                                     ; 64.77 MHz ( period = 15.439 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.178 ns               ;
; N/A                                     ; 64.79 MHz ( period = 15.434 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.173 ns               ;
; N/A                                     ; 64.82 MHz ( period = 15.427 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|R6[15]       ; CLK        ; CLK      ; None                        ; None                      ; 15.166 ns               ;
; N/A                                     ; 64.83 MHz ( period = 15.426 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.145 ns               ;
; N/A                                     ; 64.83 MHz ( period = 15.424 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK        ; CLK      ; None                        ; None                      ; 15.163 ns               ;
; N/A                                     ; 64.83 MHz ( period = 15.424 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.163 ns               ;
; N/A                                     ; 64.84 MHz ( period = 15.423 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|R2[15]       ; CLK        ; CLK      ; None                        ; None                      ; 15.162 ns               ;
; N/A                                     ; 64.85 MHz ( period = 15.421 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|R5[15]       ; CLK        ; CLK      ; None                        ; None                      ; 15.160 ns               ;
; N/A                                     ; 64.86 MHz ( period = 15.417 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|R7[15]       ; CLK        ; CLK      ; None                        ; None                      ; 15.156 ns               ;
; N/A                                     ; 64.87 MHz ( period = 15.416 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 15.175 ns               ;
; N/A                                     ; 64.88 MHz ( period = 15.413 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.152 ns               ;
; N/A                                     ; 64.92 MHz ( period = 15.404 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.163 ns               ;
; N/A                                     ; 64.97 MHz ( period = 15.392 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 15.111 ns               ;
; N/A                                     ; 64.99 MHz ( period = 15.387 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.106 ns               ;
; N/A                                     ; 65.01 MHz ( period = 15.383 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.122 ns               ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.099 ns               ;
; N/A                                     ; 65.05 MHz ( period = 15.372 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.091 ns               ;
; N/A                                     ; 65.12 MHz ( period = 15.356 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.115 ns               ;
; N/A                                     ; 65.18 MHz ( period = 15.343 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.082 ns               ;
; N/A                                     ; 65.18 MHz ( period = 15.341 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 15.060 ns               ;
; N/A                                     ; 65.21 MHz ( period = 15.334 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.073 ns               ;
; N/A                                     ; 65.23 MHz ( period = 15.331 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.050 ns               ;
; N/A                                     ; 65.24 MHz ( period = 15.329 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK        ; CLK      ; None                        ; None                      ; 15.068 ns               ;
; N/A                                     ; 65.27 MHz ( period = 15.322 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 15.061 ns               ;
; N/A                                     ; 65.30 MHz ( period = 15.313 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 15.052 ns               ;
; N/A                                     ; 65.34 MHz ( period = 15.305 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 15.044 ns               ;
; N/A                                     ; 65.37 MHz ( period = 15.297 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK        ; CLK      ; None                        ; None                      ; 15.044 ns               ;
; N/A                                     ; 65.40 MHz ( period = 15.290 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 15.029 ns               ;
; N/A                                     ; 65.42 MHz ( period = 15.286 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 15.025 ns               ;
; N/A                                     ; 65.48 MHz ( period = 15.273 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 14.992 ns               ;
; N/A                                     ; 65.51 MHz ( period = 15.266 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 14.985 ns               ;
; N/A                                     ; 65.52 MHz ( period = 15.263 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 15.022 ns               ;
; N/A                                     ; 65.53 MHz ( period = 15.260 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 14.999 ns               ;
; N/A                                     ; 65.53 MHz ( period = 15.260 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 14.999 ns               ;
; N/A                                     ; 65.56 MHz ( period = 15.253 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 14.992 ns               ;
; N/A                                     ; 65.60 MHz ( period = 15.245 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 14.964 ns               ;
; N/A                                     ; 65.64 MHz ( period = 15.234 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 14.981 ns               ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 14.971 ns               ;
; N/A                                     ; 65.66 MHz ( period = 15.229 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 14.948 ns               ;
; N/A                                     ; 65.69 MHz ( period = 15.223 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 14.982 ns               ;
; N/A                                     ; 65.75 MHz ( period = 15.209 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 14.948 ns               ;
; N/A                                     ; 65.81 MHz ( period = 15.196 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 14.915 ns               ;
; N/A                                     ; 65.83 MHz ( period = 15.191 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 14.910 ns               ;
; N/A                                     ; 65.85 MHz ( period = 15.187 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 14.906 ns               ;
; N/A                                     ; 66.03 MHz ( period = 15.144 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 14.883 ns               ;
; N/A                                     ; 66.12 MHz ( period = 15.125 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 14.884 ns               ;
; N/A                                     ; 66.13 MHz ( period = 15.121 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK        ; CLK      ; None                        ; None                      ; 14.860 ns               ;
; N/A                                     ; 66.17 MHz ( period = 15.113 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 14.832 ns               ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 14.847 ns               ;
; N/A                                     ; 66.23 MHz ( period = 15.099 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 14.838 ns               ;
; N/A                                     ; 66.26 MHz ( period = 15.092 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 14.811 ns               ;
; N/A                                     ; 66.29 MHz ( period = 15.085 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 14.804 ns               ;
; N/A                                     ; 66.35 MHz ( period = 15.071 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 14.790 ns               ;
; N/A                                     ; 66.38 MHz ( period = 15.064 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|R6[15]       ; CLK        ; CLK      ; None                        ; None                      ; 14.811 ns               ;
; N/A                                     ; 66.40 MHz ( period = 15.060 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|R2[15]       ; CLK        ; CLK      ; None                        ; None                      ; 14.807 ns               ;
; N/A                                     ; 66.41 MHz ( period = 15.058 ns )                    ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 14.817 ns               ;
; N/A                                     ; 66.41 MHz ( period = 15.058 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|R5[15]       ; CLK        ; CLK      ; None                        ; None                      ; 14.805 ns               ;
; N/A                                     ; 66.43 MHz ( period = 15.054 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Registers:registers_inst|register_file:regfile|R7[15]       ; CLK        ; CLK      ; None                        ; None                      ; 14.801 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                             ;                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                          ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 16.629 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 16.331 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 16.229 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 16.163 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 15.980 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 15.948 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 15.865 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 15.786 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 15.732 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 15.646 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 15.552 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 15.393 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 15.384 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 15.289 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 15.193 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 15.159 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 15.159 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 15.100 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 15.032 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 14.904 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 14.871 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 14.846 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 14.843 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 14.809 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 14.780 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 14.766 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R6[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.763 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 14.762 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R2[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.760 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R5[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.756 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R7[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.706 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 14.667 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 14.667 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 14.657 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 14.643 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; 14.629 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 14.573 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 14.525 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 14.490 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; 14.475 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 14.444 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 14.413 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 14.397 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 14.390 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 14.356 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 14.324 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 14.306 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; 14.300 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R6[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.296 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R2[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.294 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.290 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R7[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.274 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 14.253 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 14.249 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; 14.219 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 14.202 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 14.153 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; 14.147 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; 14.141 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 14.124 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 14.122 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 14.115 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 14.108 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; 14.099 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 14.084 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 14.075 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 14.039 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 14.020 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 14.018 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 14.018 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R3[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.018 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R4[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.017 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R0[15]       ; CLK      ;
; N/A                                     ; None                                                ; 14.006 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; 13.977 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 13.971 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 13.950 ns  ; IR[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 13.936 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 13.893 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 13.878 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 13.858 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 13.840 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 13.837 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[9]        ; CLK      ;
; N/A                                     ; None                                                ; 13.837 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R7[9]        ; CLK      ;
; N/A                                     ; None                                                ; 13.775 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 13.743 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|R1[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.727 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 13.717 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 13.674 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 13.647 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 13.644 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 13.608 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 13.580 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 13.552 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R3[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.552 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R4[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.551 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R0[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.542 ns  ; IR[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 13.535 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 13.493 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 13.471 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 13.450 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 13.413 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 13.377 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 13.366 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; 13.358 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 13.334 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 13.309 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; 13.277 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R1[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.213 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; 13.207 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; 13.200 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; 13.192 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 13.182 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 13.182 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 13.135 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 13.116 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 13.078 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 13.034 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R5[9]        ; CLK      ;
; N/A                                     ; None                                                ; 13.034 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R7[9]        ; CLK      ;
; N/A                                     ; None                                                ; 13.008 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R6[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.004 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R2[15]       ; CLK      ;
; N/A                                     ; None                                                ; 13.002 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R5[15]       ; CLK      ;
; N/A                                     ; None                                                ; 12.998 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R7[15]       ; CLK      ;
; N/A                                     ; None                                                ; 12.996 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 12.996 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R3[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.993 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R1[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.993 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R2[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.991 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R6[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.948 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 12.938 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 12.897 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|R5[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.897 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|R7[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.858 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 12.846 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 12.828 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 12.796 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 12.791 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 12.778 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R2[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.776 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R5[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.771 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R6[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.770 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R7[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.763 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 12.734 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 12.725 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 12.712 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.675 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 12.673 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 12.657 ns  ; IR[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; 12.570 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R0[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.553 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 12.515 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; 12.508 ns  ; IR[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; 12.450 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R5[12]       ; CLK      ;
; N/A                                     ; None                                                ; 12.437 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[10]       ; CLK      ;
; N/A                                     ; None                                                ; 12.421 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R0[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.420 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R4[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.420 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 12.418 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R3[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.418 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R2[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.417 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R1[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.417 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R6[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.407 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 12.366 ns  ; IR[9]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 12.316 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 12.310 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; 12.291 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R7[7]        ; CLK      ;
; N/A                                     ; None                                                ; 12.279 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; 12.271 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R2[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.270 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R6[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.269 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.269 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R7[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.269 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 12.268 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R2[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.266 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.264 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R6[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.263 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R7[11]       ; CLK      ;
; N/A                                     ; None                                                ; 12.260 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[15]       ; CLK      ;
; N/A                                     ; None                                                ; 12.260 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[15]       ; CLK      ;
; N/A                                     ; None                                                ; 12.259 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 12.259 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R0[15]       ; CLK      ;
; N/A                                     ; None                                                ; 12.252 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 12.226 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; 12.204 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; 12.193 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.192 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; 12.190 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R1[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.190 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R2[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.189 ns  ; IR[3]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; 12.188 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R6[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.175 ns  ; IR[9]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; 12.146 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; 12.129 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R6[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.128 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R7[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.127 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R2[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.125 ns  ; IR[14] ; Registers:registers_inst|register_file:regfile|R5[14]       ; CLK      ;
; N/A                                     ; None                                                ; 12.113 ns  ; IR[15] ; Registers:registers_inst|register_file:regfile|R5[12]       ; CLK      ;
; N/A                                     ; None                                                ; 12.079 ns  ; IR[10] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; 12.059 ns  ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; 12.056 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|R3[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.053 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|R1[9]        ; CLK      ;
; N/A                                     ; None                                                ; 12.053 ns  ; IR[4]  ; Registers:registers_inst|register_file:regfile|R2[9]        ; CLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                             ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                        ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 21.849 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.736 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.571 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.415 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.363 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.329 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.182 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 21.180 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 21.168 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.112 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.108 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.078 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.052 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.748 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 20.747 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.735 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.610 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.602 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.591 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.570 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.510 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.508 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 20.465 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.414 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.410 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.397 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.396 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.372 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.347 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.289 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.287 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.280 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.255 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 20.254 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.251 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.232 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.165 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 20.162 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 20.133 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.127 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.077 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.076 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.047 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 20.024 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.018 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.990 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.972 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.902 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.886 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.872 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.829 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.782 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.769 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.739 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.730 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.705 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.684 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 19.623 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.609 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 19.608 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.590 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.586 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 19.578 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.566 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 19.547 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 19.521 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 19.507 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.501 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.499 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 19.481 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.479 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.478 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[6]  ; CLK        ;
; N/A                                     ; None                                                ; 19.468 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.462 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 19.334 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.313 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.309 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.279 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.231 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 19.169 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.145 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.126 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.069 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.057 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.055 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.041 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.025 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 19.008 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.008 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 19.006 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.994 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.989 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 18.980 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.975 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.960 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.863 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 18.849 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.844 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.826 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.823 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.821 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.820 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.801 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.800 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 18.788 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.766 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.763 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.746 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.742 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.735 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[5]  ; CLK        ;
; N/A                                     ; None                                                ; 18.679 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.665 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.664 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.654 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.652 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 18.638 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.625 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 18.604 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.589 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.570 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.547 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.543 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.497 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.487 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.484 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.482 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.467 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.454 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.452 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.394 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.389 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 18.368 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.347 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.336 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.333 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.307 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[5]  ; CLK        ;
; N/A                                     ; None                                                ; 18.284 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.265 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.265 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.251 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.250 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 18.249 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.246 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.234 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.229 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 18.220 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 18.216 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.176 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.162 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.139 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 18.129 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.129 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.118 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.094 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 18.093 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[4]  ; CLK        ;
; N/A                                     ; None                                                ; 18.082 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 18.068 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.056 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.015 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 18.009 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.007 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.994 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; Y[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.970 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.961 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.958 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.956 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.940 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.935 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.931 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.931 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.868 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.860 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.792 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; Y[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.738 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.735 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; Y[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.731 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.718 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.718 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.681 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.676 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.660 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.625 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; Y[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.553 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.552 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; Y[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.513 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.495 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 17.493 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.424 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; Y[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.401 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; Y[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.395 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; Y[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.392 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; Y[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.378 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.378 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.375 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; Y[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.358 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.358 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; Y[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.347 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; Y[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.329 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; Y[7]  ; CLK        ;
; N/A                                     ; None                                                ; 17.325 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]  ; Y[3]  ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                             ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------+-------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+--------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To             ;
+-------+-------------------+-----------------+--------+----------------+
; N/A   ; None              ; 20.074 ns       ; IR[3]  ; Y[15]          ;
; N/A   ; None              ; 19.608 ns       ; IR[15] ; Y[15]          ;
; N/A   ; None              ; 19.299 ns       ; IR[15] ; Y[9]           ;
; N/A   ; None              ; 19.080 ns       ; IR[15] ; Y[14]          ;
; N/A   ; None              ; 18.939 ns       ; IR[14] ; Y[14]          ;
; N/A   ; None              ; 18.850 ns       ; IR[15] ; Y[10]          ;
; N/A   ; None              ; 18.711 ns       ; IR[14] ; Y[12]          ;
; N/A   ; None              ; 18.620 ns       ; IR[15] ; Y[7]           ;
; N/A   ; None              ; 18.496 ns       ; IR[14] ; Y[9]           ;
; N/A   ; None              ; 18.374 ns       ; IR[14] ; Y[13]          ;
; N/A   ; None              ; 18.374 ns       ; IR[15] ; Y[12]          ;
; N/A   ; None              ; 18.359 ns       ; IR[4]  ; Y[9]           ;
; N/A   ; None              ; 18.316 ns       ; IR[14] ; Y[15]          ;
; N/A   ; None              ; 18.140 ns       ; IR[4]  ; Y[14]          ;
; N/A   ; None              ; 18.047 ns       ; IR[14] ; Y[10]          ;
; N/A   ; None              ; 18.009 ns       ; IR[15] ; Y[13]          ;
; N/A   ; None              ; 17.934 ns       ; IR[14] ; Y[7]           ;
; N/A   ; None              ; 17.910 ns       ; IR[4]  ; Y[10]          ;
; N/A   ; None              ; 17.705 ns       ; IR[14] ; Y[11]          ;
; N/A   ; None              ; 17.680 ns       ; IR[4]  ; Y[7]           ;
; N/A   ; None              ; 17.526 ns       ; IR[14] ; Y[4]           ;
; N/A   ; None              ; 17.513 ns       ; IR[14] ; Y[5]           ;
; N/A   ; None              ; 17.468 ns       ; IR[14] ; Y[6]           ;
; N/A   ; None              ; 17.434 ns       ; IR[4]  ; Y[12]          ;
; N/A   ; None              ; 17.280 ns       ; IR[14] ; Y[8]           ;
; N/A   ; None              ; 17.198 ns       ; IR[15] ; Y[11]          ;
; N/A   ; None              ; 17.189 ns       ; IR[15] ; Y[3]           ;
; N/A   ; None              ; 17.079 ns       ; IR[14] ; Y[2]           ;
; N/A   ; None              ; 17.070 ns       ; IR[15] ; Y[2]           ;
; N/A   ; None              ; 17.069 ns       ; IR[4]  ; Y[13]          ;
; N/A   ; None              ; 17.028 ns       ; IR[14] ; Y[3]           ;
; N/A   ; None              ; 16.976 ns       ; IR[14] ; Y[0]           ;
; N/A   ; None              ; 16.737 ns       ; IR[15] ; Y[4]           ;
; N/A   ; None              ; 16.724 ns       ; IR[15] ; Y[5]           ;
; N/A   ; None              ; 16.679 ns       ; IR[15] ; Y[6]           ;
; N/A   ; None              ; 16.532 ns       ; IR[15] ; Y[1]           ;
; N/A   ; None              ; 16.491 ns       ; IR[15] ; Y[8]           ;
; N/A   ; None              ; 16.478 ns       ; IR[3]  ; Y[7]           ;
; N/A   ; None              ; 16.353 ns       ; IR[3]  ; Y[2]           ;
; N/A   ; None              ; 16.341 ns       ; IR[3]  ; Y[14]          ;
; N/A   ; None              ; 16.283 ns       ; IR[3]  ; Y[1]           ;
; N/A   ; None              ; 16.258 ns       ; IR[4]  ; Y[11]          ;
; N/A   ; None              ; 16.249 ns       ; IR[4]  ; Y[3]           ;
; N/A   ; None              ; 16.187 ns       ; IR[15] ; Y[0]           ;
; N/A   ; None              ; 16.168 ns       ; IR[3]  ; Y[13]          ;
; N/A   ; None              ; 16.130 ns       ; IR[4]  ; Y[2]           ;
; N/A   ; None              ; 16.097 ns       ; IR[3]  ; Y[10]          ;
; N/A   ; None              ; 16.035 ns       ; IR[14] ; Y[1]           ;
; N/A   ; None              ; 16.016 ns       ; IR[3]  ; Y[3]           ;
; N/A   ; None              ; 16.010 ns       ; IR[3]  ; Y[6]           ;
; N/A   ; None              ; 15.986 ns       ; IR[3]  ; Y[5]           ;
; N/A   ; None              ; 15.975 ns       ; IR[3]  ; Y[4]           ;
; N/A   ; None              ; 15.934 ns       ; IR[3]  ; Y[12]          ;
; N/A   ; None              ; 15.904 ns       ; IR[3]  ; Y[8]           ;
; N/A   ; None              ; 15.879 ns       ; IR[3]  ; Y[9]           ;
; N/A   ; None              ; 15.837 ns       ; IR[3]  ; Y[0]           ;
; N/A   ; None              ; 15.592 ns       ; IR[4]  ; Y[1]           ;
; N/A   ; None              ; 15.496 ns       ; IR[3]  ; Y[11]          ;
; N/A   ; None              ; 15.454 ns       ; IR[4]  ; Y[6]           ;
; N/A   ; None              ; 15.363 ns       ; IR[4]  ; Y[8]           ;
; N/A   ; None              ; 15.282 ns       ; IR[4]  ; Y[5]           ;
; N/A   ; None              ; 15.111 ns       ; IR[4]  ; Y[4]           ;
; N/A   ; None              ; 14.752 ns       ; IR[3]  ; ALU_CONTROL[0] ;
; N/A   ; None              ; 14.408 ns       ; IR[4]  ; Y[15]          ;
; N/A   ; None              ; 14.286 ns       ; IR[15] ; ALU_CONTROL[0] ;
; N/A   ; None              ; 14.220 ns       ; IR[4]  ; Y[0]           ;
; N/A   ; None              ; 14.089 ns       ; IR[14] ; ALU_CONTROL[2] ;
; N/A   ; None              ; 13.953 ns       ; IR[15] ; ALU_CONTROL[1] ;
; N/A   ; None              ; 13.300 ns       ; IR[15] ; ALU_CONTROL[2] ;
; N/A   ; None              ; 13.150 ns       ; IR[14] ; ALU_CONTROL[1] ;
; N/A   ; None              ; 13.013 ns       ; IR[4]  ; ALU_CONTROL[1] ;
; N/A   ; None              ; 12.994 ns       ; IR[14] ; ALU_CONTROL[0] ;
+-------+-------------------+-----------------+--------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                          ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -4.355 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -4.590 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -4.935 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; -4.971 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -5.004 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[15]       ; CLK      ;
; N/A                                     ; None                                                ; -5.005 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[6]        ; CLK      ;
; N/A                                     ; None                                                ; -5.006 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[6]        ; CLK      ;
; N/A                                     ; None                                                ; -5.022 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[15]       ; CLK      ;
; N/A                                     ; None                                                ; -5.024 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[6]        ; CLK      ;
; N/A                                     ; None                                                ; -5.024 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[15]       ; CLK      ;
; N/A                                     ; None                                                ; -5.025 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[15]       ; CLK      ;
; N/A                                     ; None                                                ; -5.038 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; -5.091 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -5.100 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -5.109 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -5.120 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]  ; CLK      ;
; N/A                                     ; None                                                ; -5.120 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -5.141 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[11]       ; CLK      ;
; N/A                                     ; None                                                ; -5.177 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; -5.187 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[11]       ; CLK      ;
; N/A                                     ; None                                                ; -5.190 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[11]       ; CLK      ;
; N/A                                     ; None                                                ; -5.191 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[11]       ; CLK      ;
; N/A                                     ; None                                                ; -5.275 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -5.307 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[2]        ; CLK      ;
; N/A                                     ; None                                                ; -5.310 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[2]        ; CLK      ;
; N/A                                     ; None                                                ; -5.311 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[13]       ; CLK      ;
; N/A                                     ; None                                                ; -5.313 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[13]       ; CLK      ;
; N/A                                     ; None                                                ; -5.313 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[13]       ; CLK      ;
; N/A                                     ; None                                                ; -5.358 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[14]       ; CLK      ;
; N/A                                     ; None                                                ; -5.362 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[14]       ; CLK      ;
; N/A                                     ; None                                                ; -5.366 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[14]       ; CLK      ;
; N/A                                     ; None                                                ; -5.432 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[13]       ; CLK      ;
; N/A                                     ; None                                                ; -5.513 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK      ;
; N/A                                     ; None                                                ; -5.523 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[6]        ; CLK      ;
; N/A                                     ; None                                                ; -5.579 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[7]        ; CLK      ;
; N/A                                     ; None                                                ; -5.582 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[7]        ; CLK      ;
; N/A                                     ; None                                                ; -5.584 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[7]        ; CLK      ;
; N/A                                     ; None                                                ; -5.645 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[5]        ; CLK      ;
; N/A                                     ; None                                                ; -5.648 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[5]        ; CLK      ;
; N/A                                     ; None                                                ; -5.659 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; -5.680 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -5.735 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[4]        ; CLK      ;
; N/A                                     ; None                                                ; -5.739 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[4]        ; CLK      ;
; N/A                                     ; None                                                ; -5.741 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -5.801 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -5.806 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -5.876 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; -5.877 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; -5.900 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; -5.915 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -5.927 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -5.946 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -5.953 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[5]        ; CLK      ;
; N/A                                     ; None                                                ; -5.954 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[5]        ; CLK      ;
; N/A                                     ; None                                                ; -5.967 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -5.974 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -6.033 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[14]       ; CLK      ;
; N/A                                     ; None                                                ; -6.066 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; -6.098 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -6.108 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -6.123 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -6.130 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; -6.131 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; -6.133 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -6.142 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; -6.143 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -6.155 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; -6.162 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[9]        ; CLK      ;
; N/A                                     ; None                                                ; -6.163 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[9]        ; CLK      ;
; N/A                                     ; None                                                ; -6.177 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; -6.181 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -6.217 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -6.222 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; -6.235 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -6.257 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; -6.287 ns ; IR[6]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; -6.296 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -6.302 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[0]        ; CLK      ;
; N/A                                     ; None                                                ; -6.336 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -6.338 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -6.352 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[2]        ; CLK      ;
; N/A                                     ; None                                                ; -6.355 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[2]        ; CLK      ;
; N/A                                     ; None                                                ; -6.357 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[3]        ; CLK      ;
; N/A                                     ; None                                                ; -6.359 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[3]        ; CLK      ;
; N/A                                     ; None                                                ; -6.360 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -6.386 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -6.401 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -6.437 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[9]        ; CLK      ;
; N/A                                     ; None                                                ; -6.439 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[10]       ; CLK      ;
; N/A                                     ; None                                                ; -6.439 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[10]       ; CLK      ;
; N/A                                     ; None                                                ; -6.441 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[10]       ; CLK      ;
; N/A                                     ; None                                                ; -6.486 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -6.493 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -6.507 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -6.508 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; -6.537 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; -6.555 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; -6.582 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -6.594 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK      ;
; N/A                                     ; None                                                ; -6.597 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[4]        ; CLK      ;
; N/A                                     ; None                                                ; -6.604 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[4]        ; CLK      ;
; N/A                                     ; None                                                ; -6.605 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R2[1]        ; CLK      ;
; N/A                                     ; None                                                ; -6.606 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[0]        ; CLK      ;
; N/A                                     ; None                                                ; -6.608 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[12]       ; CLK      ;
; N/A                                     ; None                                                ; -6.609 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[12]       ; CLK      ;
; N/A                                     ; None                                                ; -6.610 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[12]       ; CLK      ;
; N/A                                     ; None                                                ; -6.611 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R6[1]        ; CLK      ;
; N/A                                     ; None                                                ; -6.623 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; -6.632 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; -6.660 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]  ; CLK      ;
; N/A                                     ; None                                                ; -6.709 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -6.715 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; -6.716 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -6.724 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -6.727 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -6.731 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; -6.732 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -6.736 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[9]        ; CLK      ;
; N/A                                     ; None                                                ; -6.739 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[8]        ; CLK      ;
; N/A                                     ; None                                                ; -6.739 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[8]        ; CLK      ;
; N/A                                     ; None                                                ; -6.775 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R1[10]       ; CLK      ;
; N/A                                     ; None                                                ; -6.786 ns ; IR[0]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; -6.790 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R6[1]        ; CLK      ;
; N/A                                     ; None                                                ; -6.791 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[1]        ; CLK      ;
; N/A                                     ; None                                                ; -6.796 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R6[5]        ; CLK      ;
; N/A                                     ; None                                                ; -6.797 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[1]        ; CLK      ;
; N/A                                     ; None                                                ; -6.799 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[3]        ; CLK      ;
; N/A                                     ; None                                                ; -6.801 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[3]        ; CLK      ;
; N/A                                     ; None                                                ; -6.802 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[9]        ; CLK      ;
; N/A                                     ; None                                                ; -6.807 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; -6.826 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R2[5]        ; CLK      ;
; N/A                                     ; None                                                ; -6.828 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK      ;
; N/A                                     ; None                                                ; -6.923 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R0[8]        ; CLK      ;
; N/A                                     ; None                                                ; -6.925 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R4[8]        ; CLK      ;
; N/A                                     ; None                                                ; -6.931 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R3[0]        ; CLK      ;
; N/A                                     ; None                                                ; -6.939 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[12]       ; CLK      ;
; N/A                                     ; None                                                ; -6.959 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; -6.968 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R7[0]        ; CLK      ;
; N/A                                     ; None                                                ; -6.981 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R7[1]        ; CLK      ;
; N/A                                     ; None                                                ; -6.982 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; -7.006 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -7.010 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -7.021 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; -7.021 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; -7.027 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -7.041 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK      ;
; N/A                                     ; None                                                ; -7.042 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK      ;
; N/A                                     ; None                                                ; -7.064 ns ; IR[8]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK      ;
; N/A                                     ; None                                                ; -7.074 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]  ; CLK      ;
; N/A                                     ; None                                                ; -7.099 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R1[14]       ; CLK      ;
; N/A                                     ; None                                                ; -7.101 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -7.107 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R5[0]        ; CLK      ;
; N/A                                     ; None                                                ; -7.120 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -7.165 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK      ;
; N/A                                     ; None                                                ; -7.204 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[8]  ; CLK      ;
; N/A                                     ; None                                                ; -7.212 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK      ;
; N/A                                     ; None                                                ; -7.240 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.245 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R1[0]        ; CLK      ;
; N/A                                     ; None                                                ; -7.265 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R2[0]        ; CLK      ;
; N/A                                     ; None                                                ; -7.268 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R6[0]        ; CLK      ;
; N/A                                     ; None                                                ; -7.284 ns ; IR[2]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK      ;
; N/A                                     ; None                                                ; -7.291 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK      ;
; N/A                                     ; None                                                ; -7.327 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R0[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.328 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R1[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.329 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R5[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.329 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.332 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[6]        ; CLK      ;
; N/A                                     ; None                                                ; -7.338 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[13]       ; CLK      ;
; N/A                                     ; None                                                ; -7.340 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R0[9]        ; CLK      ;
; N/A                                     ; None                                                ; -7.341 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R4[1]        ; CLK      ;
; N/A                                     ; None                                                ; -7.342 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R2[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.343 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|R5[0]        ; CLK      ;
; N/A                                     ; None                                                ; -7.345 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R0[1]        ; CLK      ;
; N/A                                     ; None                                                ; -7.351 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[0]        ; CLK      ;
; N/A                                     ; None                                                ; -7.361 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R3[5]        ; CLK      ;
; N/A                                     ; None                                                ; -7.383 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R7[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.383 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R2[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.384 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R6[12]       ; CLK      ;
; N/A                                     ; None                                                ; -7.386 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]  ; CLK      ;
; N/A                                     ; None                                                ; -7.386 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R7[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.391 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R2[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.392 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R6[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.397 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R0[14]       ; CLK      ;
; N/A                                     ; None                                                ; -7.400 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[14]       ; CLK      ;
; N/A                                     ; None                                                ; -7.401 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R2[9]        ; CLK      ;
; N/A                                     ; None                                                ; -7.402 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R3[3]        ; CLK      ;
; N/A                                     ; None                                                ; -7.403 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[14]       ; CLK      ;
; N/A                                     ; None                                                ; -7.404 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R3[9]        ; CLK      ;
; N/A                                     ; None                                                ; -7.415 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[1]        ; CLK      ;
; N/A                                     ; None                                                ; -7.421 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R3[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.424 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R0[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.425 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R4[10]       ; CLK      ;
; N/A                                     ; None                                                ; -7.454 ns ; IR[10] ; Registers:registers_inst|register_file:regfile|R7[6]        ; CLK      ;
; N/A                                     ; None                                                ; -7.474 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -7.486 ns ; IR[1]  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]  ; CLK      ;
; N/A                                     ; None                                                ; -7.492 ns ; IR[14] ; Registers:registers_inst|register_file:regfile|R0[8]        ; CLK      ;
; N/A                                     ; None                                                ; -7.505 ns ; IR[11] ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK      ;
; N/A                                     ; None                                                ; -7.506 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R6[9]        ; CLK      ;
; N/A                                     ; None                                                ; -7.507 ns ; IR[9]  ; Registers:registers_inst|register_file:regfile|R2[9]        ; CLK      ;
; N/A                                     ; None                                                ; -7.508 ns ; IR[7]  ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                             ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 26 21:22:14 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 57.84 MHz between source register "Registers:registers_inst|register_file:regfile|RS2_DATA[1]" and destination register "Registers:registers_inst|register_file:regfile|RS1_DATA[15]" (period= 17.29 ns)
    Info: + Longest register to register delay is 17.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst|register_file:regfile|RS2_DATA[1]'
        Info: 2: + IC(0.524 ns) + CELL(0.590 ns) = 1.114 ns; Loc. = LC_X19_Y13_N0; Fanout = 28; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]'
        Info: 3: + IC(0.682 ns) + CELL(0.432 ns) = 2.228 ns; Loc. = LC_X20_Y13_N0; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28'
        Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 2.836 ns; Loc. = LC_X20_Y13_N1; Fanout = 14; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]'
        Info: 5: + IC(1.339 ns) + CELL(0.292 ns) = 4.467 ns; Loc. = LC_X20_Y15_N6; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10]'
        Info: 6: + IC(1.110 ns) + CELL(0.575 ns) = 6.152 ns; Loc. = LC_X23_Y15_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37'
        Info: 7: + IC(0.000 ns) + CELL(0.608 ns) = 6.760 ns; Loc. = LC_X23_Y15_N4; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21'
        Info: 8: + IC(1.240 ns) + CELL(0.575 ns) = 8.575 ns; Loc. = LC_X24_Y13_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81'
        Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.183 ns; Loc. = LC_X24_Y13_N4; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53'
        Info: 10: + IC(1.114 ns) + CELL(0.575 ns) = 10.872 ns; Loc. = LC_X23_Y13_N6; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113'
        Info: 11: + IC(0.000 ns) + CELL(0.608 ns) = 11.480 ns; Loc. = LC_X23_Y13_N7; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75'
        Info: 12: + IC(1.510 ns) + CELL(0.114 ns) = 13.104 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~2'
        Info: 13: + IC(0.434 ns) + CELL(0.114 ns) = 13.652 ns; Loc. = LC_X26_Y14_N5; Fanout = 17; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~3'
        Info: 14: + IC(1.205 ns) + CELL(0.114 ns) = 14.971 ns; Loc. = LC_X27_Y14_N0; Fanout = 2; COMB Node = 'Registers:registers_inst|register_file:regfile|R6~48'
        Info: 15: + IC(0.691 ns) + CELL(0.442 ns) = 16.104 ns; Loc. = LC_X26_Y14_N7; Fanout = 1; COMB Node = 'Registers:registers_inst|register_file:regfile|Mux0~3'
        Info: 16: + IC(0.447 ns) + CELL(0.478 ns) = 17.029 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[15]'
        Info: Total cell delay = 6.733 ns ( 39.54 % )
        Info: Total interconnect delay = 10.296 ns ( 60.46 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.962 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'
            Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[15]'
            Info: Total cell delay = 2.180 ns ( 73.60 % )
            Info: Total interconnect delay = 0.782 ns ( 26.40 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.962 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'
            Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst|register_file:regfile|RS2_DATA[1]'
            Info: Total cell delay = 2.180 ns ( 73.60 % )
            Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "Registers:registers_inst|register_file:regfile|RS1_DATA[15]" (data pin = "IR[3]", clock pin = "CLK") is 16.629 ns
    Info: + Longest pin to register delay is 19.554 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'IR[3]'
        Info: 2: + IC(7.311 ns) + CELL(0.590 ns) = 9.370 ns; Loc. = LC_X21_Y12_N8; Fanout = 20; COMB Node = 'control:control_inst|Mux1~0'
        Info: 3: + IC(2.586 ns) + CELL(0.442 ns) = 12.398 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~1'
        Info: 4: + IC(2.641 ns) + CELL(0.590 ns) = 15.629 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~2'
        Info: 5: + IC(0.434 ns) + CELL(0.114 ns) = 16.177 ns; Loc. = LC_X26_Y14_N5; Fanout = 17; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~3'
        Info: 6: + IC(1.205 ns) + CELL(0.114 ns) = 17.496 ns; Loc. = LC_X27_Y14_N0; Fanout = 2; COMB Node = 'Registers:registers_inst|register_file:regfile|R6~48'
        Info: 7: + IC(0.691 ns) + CELL(0.442 ns) = 18.629 ns; Loc. = LC_X26_Y14_N7; Fanout = 1; COMB Node = 'Registers:registers_inst|register_file:regfile|Mux0~3'
        Info: 8: + IC(0.447 ns) + CELL(0.478 ns) = 19.554 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[15]'
        Info: Total cell delay = 4.239 ns ( 21.68 % )
        Info: Total interconnect delay = 15.315 ns ( 78.32 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[15]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
Info: tco from clock "CLK" to destination pin "Y[14]" through register "Registers:registers_inst|register_file:regfile|RS2_DATA[1]" is 21.849 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst|register_file:regfile|RS2_DATA[1]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 18.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst|register_file:regfile|RS2_DATA[1]'
        Info: 2: + IC(0.524 ns) + CELL(0.590 ns) = 1.114 ns; Loc. = LC_X19_Y13_N0; Fanout = 28; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]'
        Info: 3: + IC(0.682 ns) + CELL(0.432 ns) = 2.228 ns; Loc. = LC_X20_Y13_N0; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.308 ns; Loc. = LC_X20_Y13_N1; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30'
        Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.916 ns; Loc. = LC_X20_Y13_N2; Fanout = 12; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]'
        Info: 6: + IC(1.276 ns) + CELL(0.292 ns) = 4.484 ns; Loc. = LC_X21_Y15_N8; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5]'
        Info: 7: + IC(1.220 ns) + CELL(0.423 ns) = 6.127 ns; Loc. = LC_X21_Y14_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34'
        Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 6.305 ns; Loc. = LC_X21_Y14_N4; Fanout = 5; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 6.926 ns; Loc. = LC_X21_Y14_N5; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37'
        Info: 10: + IC(1.205 ns) + CELL(0.432 ns) = 8.563 ns; Loc. = LC_X22_Y13_N2; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93'
        Info: 11: + IC(0.000 ns) + CELL(0.608 ns) = 9.171 ns; Loc. = LC_X22_Y13_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59'
        Info: 12: + IC(0.710 ns) + CELL(0.718 ns) = 10.599 ns; Loc. = LC_X23_Y13_N4; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70'
        Info: 13: + IC(0.000 ns) + CELL(0.621 ns) = 11.220 ns; Loc. = LC_X23_Y13_N6; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73'
        Info: 14: + IC(0.423 ns) + CELL(0.114 ns) = 11.757 ns; Loc. = LC_X23_Y13_N9; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux17~3'
        Info: 15: + IC(1.242 ns) + CELL(0.114 ns) = 13.113 ns; Loc. = LC_X24_Y10_N3; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux17~4'
        Info: 16: + IC(0.418 ns) + CELL(0.114 ns) = 13.645 ns; Loc. = LC_X24_Y10_N1; Fanout = 17; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux17~2'
        Info: 17: + IC(2.894 ns) + CELL(2.124 ns) = 18.663 ns; Loc. = PIN_156; Fanout = 0; PIN Node = 'Y[14]'
        Info: Total cell delay = 8.069 ns ( 43.24 % )
        Info: Total interconnect delay = 10.594 ns ( 56.76 % )
Info: Longest tpd from source pin "IR[3]" to destination pin "Y[15]" is 20.074 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'IR[3]'
    Info: 2: + IC(7.311 ns) + CELL(0.590 ns) = 9.370 ns; Loc. = LC_X21_Y12_N8; Fanout = 20; COMB Node = 'control:control_inst|Mux1~0'
    Info: 3: + IC(2.586 ns) + CELL(0.442 ns) = 12.398 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~1'
    Info: 4: + IC(2.641 ns) + CELL(0.590 ns) = 15.629 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~2'
    Info: 5: + IC(0.434 ns) + CELL(0.114 ns) = 16.177 ns; Loc. = LC_X26_Y14_N5; Fanout = 17; COMB Node = 'Execution:execution_inst|ALU:b2v_inst4|Mux16~3'
    Info: 6: + IC(1.789 ns) + CELL(2.108 ns) = 20.074 ns; Loc. = PIN_195; Fanout = 0; PIN Node = 'Y[15]'
    Info: Total cell delay = 5.313 ns ( 26.47 % )
    Info: Total interconnect delay = 14.761 ns ( 73.53 % )
Info: th for register "Registers:registers_inst|register_file:regfile|RS1_DATA[11]" (data pin = "IR[6]", clock pin = "CLK") is -4.355 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X23_Y17_N6; Fanout = 14; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[11]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.332 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_202; Fanout = 16; PIN Node = 'IR[6]'
        Info: 2: + IC(5.119 ns) + CELL(0.738 ns) = 7.332 ns; Loc. = LC_X23_Y17_N6; Fanout = 14; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[11]'
        Info: Total cell delay = 2.213 ns ( 30.18 % )
        Info: Total interconnect delay = 5.119 ns ( 69.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 131 megabytes
    Info: Processing ended: Tue May 26 21:22:15 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


