Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 14 02:10:51 2018
| Host         : huatianzhou-VirtualBox running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file serdetect_disp_control_sets_placed.rpt
| Design       : serdetect_disp
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    24 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+---------------------+------------------+----------------+
|               Clock Signal               | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG                           |               |                     |                1 |              1 |
|  sd/out_reg_i_2_n_0                      |               |                     |                1 |              1 |
|  sd/FSM_sequential_nxstat_reg[2]_i_2_n_0 |               |                     |                1 |              3 |
|  cdiv/CLK                                |               |                     |                1 |              3 |
|  clk_IBUF_BUFG                           |               | cdiv/cnt[0]_i_1_n_0 |                8 |             32 |
+------------------------------------------+---------------+---------------------+------------------+----------------+


