# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:35 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_7SEG_DECODER.sv 
# -- Compiling module M_7SEG_DECODER
# 
# Top level modules:
# 	M_7SEG_DECODER
# End time: 22:44:35 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:35 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_ADDER.sv 
# -- Compiling module M_ADDER
# 
# Top level modules:
# 	M_ADDER
# End time: 22:44:36 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:36 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_ARRAY_MULT.sv 
# -- Compiling module M_ADDER
# -- Compiling module M_ARRAY_MULT
# 
# Top level modules:
# 	M_ARRAY_MULT
# End time: 22:44:36 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:37 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_DISPLAY_RESULTS_S1.sv 
# -- Compiling module M_DISPLAY_RESULTS_S1
# 
# Top level modules:
# 	M_DISPLAY_RESULTS_S1
# End time: 22:44:37 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:37 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MIPS_CPU.sv 
# -- Compiling module M_MEM_ASYNC
# -- Compiling module M_MEM_SYNC
# -- Compiling module M_CONTROLLER
# -- Compiling module M_ALU_CONTROLLER
# -- Compiling module M_IF_ID_REG
# -- Compiling module M_ID_EX_REG
# -- Compiling module M_EX_MEM_REG
# -- Compiling module M_MEM_WB_REG
# -- Compiling module M_PC_REG
# -- Compiling module M_PC_ADDER
# -- Compiling module M_SLL2
# -- Compiling module M_MUX_2_DONTCARE
# -- Compiling module M_REG_FILE
# -- Compiling module M_MUX_2
# -- Compiling module M_SEXT_16
# -- Compiling module M_MUX_3_DONTCARE
# -- Compiling module M_ALU
# -- Compiling module M_HAZARD_UNIT
# -- Compiling module M_EQUAL
# -- Compiling module M_MIPS_CPU
# 
# Top level modules:
# 	M_MIPS_CPU
# End time: 22:44:38 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:39 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MEM_ASYNC.sv 
# -- Compiling module M_MEM_ASYNC
# 
# Top level modules:
# 	M_MEM_ASYNC
# End time: 22:44:39 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:39 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MULT.sv 
# -- Compiling module M_MULT
# 
# Top level modules:
# 	M_MULT
# End time: 22:44:39 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:40 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MEM_SYNC.sv 
# -- Compiling module M_MEM_SYNC
# 
# Top level modules:
# 	M_MEM_SYNC
# End time: 22:44:40 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:40 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_CONTROLLER.sv 
# -- Compiling module M_CONTROLLER
# 
# Top level modules:
# 	M_CONTROLLER
# End time: 22:44:41 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:41 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_ALU_CONTROLLER.sv 
# -- Compiling module M_ALU_CONTROLLER
# 
# Top level modules:
# 	M_ALU_CONTROLLER
# End time: 22:44:41 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:42 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_IF_ID_REG.sv 
# -- Compiling module M_IF_ID_REG
# 
# Top level modules:
# 	M_IF_ID_REG
# End time: 22:44:42 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:42 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_ID_EX_REG.sv 
# -- Compiling module M_ID_EX_REG
# 
# Top level modules:
# 	M_ID_EX_REG
# End time: 22:44:42 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:43 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_EX_MEM_REG.sv 
# -- Compiling module M_EX_MEM_REG
# 
# Top level modules:
# 	M_EX_MEM_REG
# End time: 22:44:43 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:43 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MEM_WB_REG.sv 
# -- Compiling module M_MEM_WB_REG
# 
# Top level modules:
# 	M_MEM_WB_REG
# End time: 22:44:44 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:44 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_PC_REG.sv 
# -- Compiling module M_PC_REG
# 
# Top level modules:
# 	M_PC_REG
# End time: 22:44:44 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:45 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_PC_ADDER.sv 
# -- Compiling module M_PC_ADDER
# 
# Top level modules:
# 	M_PC_ADDER
# End time: 22:44:45 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:45 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_SLL2.sv 
# -- Compiling module M_SLL2
# 
# Top level modules:
# 	M_SLL2
# End time: 22:44:45 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:46 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MUX_2_DONTCARE.sv 
# -- Compiling module M_MUX_2_DONTCARE
# 
# Top level modules:
# 	M_MUX_2_DONTCARE
# End time: 22:44:46 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:46 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_REG_FILE.sv 
# -- Compiling module M_REG_FILE
# 
# Top level modules:
# 	M_REG_FILE
# End time: 22:44:47 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:47 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MUX_2.sv 
# -- Compiling module M_MUX_2
# 
# Top level modules:
# 	M_MUX_2
# End time: 22:44:47 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:47 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_SEXT_16.sv 
# -- Compiling module M_SEXT_16
# 
# Top level modules:
# 	M_SEXT_16
# End time: 22:44:48 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:48 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_MUX_3_DONTCARE.sv 
# -- Compiling module M_MUX_3_DONTCARE
# 
# Top level modules:
# 	M_MUX_3_DONTCARE
# End time: 22:44:48 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:49 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_ALU.sv 
# -- Compiling module M_ALU
# 
# Top level modules:
# 	M_ALU
# End time: 22:44:49 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:49 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_HAZARD_UNIT.sv 
# -- Compiling module M_HAZARD_UNIT
# 
# Top level modules:
# 	M_HAZARD_UNIT
# End time: 22:44:49 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:50 on Dec 06,2024
# vlog -reportprogress 300 -sv ../RTL/M_EQUAL.sv 
# -- Compiling module M_EQUAL
# 
# Top level modules:
# 	M_EQUAL
# End time: 22:44:50 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 22:44:50 on Dec 06,2024
# vlog -reportprogress 300 -sv TB_MIPS_CPU.sv 
# -- Compiling module TB_MIPS_CPU
# 
# Top level modules:
# 	TB_MIPS_CPU
# End time: 22:44:50 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" TB_MIPS_CPU 
# Start time: 22:44:51 on Dec 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.TB_MIPS_CPU(fast)
# Loading work.M_MIPS_CPU(fast)
# Loading work.M_MEM_ASYNC(fast)
# Loading work.M_MEM_SYNC(fast)
# Loading work.M_CONTROLLER(fast)
# Loading work.M_ALU_CONTROLLER(fast)
# Loading work.M_IF_ID_REG(fast)
# Loading work.M_ID_EX_REG(fast)
# Loading work.M_EX_MEM_REG(fast)
# Loading work.M_MEM_WB_REG(fast)
# Loading work.M_PC_REG(fast)
# Loading work.M_PC_ADDER(fast)
# Loading work.M_SLL2(fast)
# Loading work.M_MUX_2_DONTCARE(fast)
# Loading work.M_REG_FILE(fast)
# Loading work.M_7SEG_DECODER(fast)
# Loading work.M_MUX_2(fast)
# Loading work.M_MUX_2(fast__1)
# Loading work.M_SEXT_16(fast)
# Loading work.M_MUX_3_DONTCARE(fast)
# Loading work.M_ALU(fast)
# Loading work.M_ADDER(fast)
# Loading work.M_MULT(fast)
# Loading work.M_HAZARD_UNIT(fast)
# Loading work.M_EQUAL(fast)
# current pc: xxxxxxxx
# Fetched instruction: 20080001
# **********************************************************
# Clock cycle:          1
# current pc: 00000000
# **********************************************************
# Clock cycle:          2
# Instruction 20080001 is in ID stage
# Fetched instruction: 20120002
# stallF:0
# stallD:0
# flushE:0
# current pc: 00000004
# **********************************************************
# Clock cycle:          3
# Instruction 20080001 is in EX stage
# Instruction 20080001 is in ID stage
# Fetched instruction: 02484822
# Forwarded 00000001 to writedataE from EX/MEM stage
# current pc: 00000008
# **********************************************************
# Clock cycle:          4
# Instruction 20080001 is in MEM stage
# Instruction 20120002 is in ID stage
# Instruction 20080001 is in EX stage
# Fetched instruction: 11120004
# current pc: 0000000c
# content of $t0 = 00000001
# **********************************************************
# Clock cycle:          5
# Instruction 20080001 is in WB stage
# Instruction 20120002 is in EX stage
# Instruction 02484822 is in ID stage
# Instruction 20080001 is in MEM stage
# Fetched instruction: 11090005
# Branch not taken
# Forwarded 00000002 to srcaE from EX/MEM stage
# Forwarded 00000001 to writedataE from MEM/WB stage
# current pc: 00000010
# content of $t0 = 00000001
# **********************************************************
# Clock cycle:          6
# Instruction 20120002 is in MEM stage
# Instruction 11120004 is in ID stage
# Instruction 02484822 is in EX stage
# Instruction 20080001 is in WB stage
# Fetched instruction: 20100001
# Branch is taken! Squashing instruction 20100001
# current pc: 00000014
# content of $s2 = 00000002
# **********************************************************
# Clock cycle:          7
# Instruction 20120002 is in WB stage
# Instruction 11120004 is in EX stage
# Instruction 02484822 is in MEM stage
# Fetched instruction: ac120008
# current pc: 00000028
# content of $t1 = 00000001
# **********************************************************
# Clock cycle:          8
# Instruction 11120004 is in MEM stage
# Instruction 11090005 is in EX stage
# Instruction 02484822 is in WB stage
# Fetched instruction: 0112882a
# current pc: 0000002c
# **********************************************************
# Clock cycle:          9
# Instruction ac120008 is in ID stage
# Instruction 11120004 is in WB stage
# Instruction 11090005 is in MEM stage
# Fetched instruction: 8c130008
# current pc: 00000030
# **********************************************************
# Clock cycle:         10
# Instruction ac120008 is in EX stage
# Instruction 11090005 is in WB stage
# Instruction 0112882a is in ID stage
# Fetched instruction: 0271a020
# current pc: 00000034
# no data written to register file
# **********************************************************
# Clock cycle:         11
# address 00000008 now has data 00000002
# Instruction ac120008 is in MEM stage
# Instruction 8c130008 is in ID stage
# Instruction 0112882a is in EX stage
# stallF:1
# stallD:1
# flushE:1
# lwstall=1
# current pc: 00000038
# **********************************************************
# Clock cycle:         12
# Instruction ac120008 is in WB stage
# Instruction 0112882a is in MEM stage
# stallF:0
# stallD:0
# flushE:0
# current pc: 00000038
# ----------------------------------------------------------
# Data is being written to S1: 00000001
# HEX number 0: x
# HEX number 1: x
# HEX number 2: x
# HEX number 3: x
# HEX number 4: x
# HEX number 5: x
# ----------------------------------------------------------
# content of $s1 = 00000001
# **********************************************************
# Clock cycle:         13
# Instruction 0271a020 is in ID stage
# Instruction 8c130008 is in MEM stage
# Instruction 0112882a is in WB stage
# Forwarded 00000002 to srcaE from MEM/WB stage
# stallF:x
# stallD:x
# flushE:x
# current pc: 0000003c
# content of $s3 = 00000002
# **********************************************************
# Clock cycle:         14
# Instruction 0271a020 is in EX stage
# Instruction 8c130008 is in WB stage
# current pc: 00000040
# **********************************************************
# Clock cycle:         15
# Instruction 0271a020 is in MEM stage
# current pc: 00000044
# content of $s4 = 00000003
# **********************************************************
# Clock cycle:         16
# Instruction 0271a020 is in WB stage
# current pc: 00000048
# **********************************************************
# Clock cycle:         17
# current pc: 0000004c
# **********************************************************
# Clock cycle:         18
# current pc: 00000050
# **********************************************************
# Clock cycle:         19
# current pc: 00000054
# **********************************************************
# Clock cycle:         20
# current pc: 00000058
# **********************************************************
# Clock cycle:         21
# current pc: 0000005c
# **********************************************************
# Clock cycle:         22
# current pc: 00000060
# **********************************************************
# Clock cycle:         23
# current pc: 00000064
# **********************************************************
# Clock cycle:         24
# current pc: 00000068
# **********************************************************
# Clock cycle:         25
# current pc: 0000006c
# **********************************************************
# Clock cycle:         26
# current pc: 00000070
# **********************************************************
# Clock cycle:         27
# current pc: 00000074
# **********************************************************
# Clock cycle:         28
# current pc: 00000078
# **********************************************************
# Clock cycle:         29
# current pc: 0000007c
# **********************************************************
# Clock cycle:         30
# current pc: 00000080
# **********************************************************
# Clock cycle:         31
# current pc: 00000084
# **********************************************************
# Clock cycle:         32
# current pc: 00000088
# **********************************************************
# Clock cycle:         33
# current pc: 0000008c
# **********************************************************
# Clock cycle:         34
# current pc: 00000090
# **********************************************************
# Clock cycle:         35
# current pc: 00000094
# **********************************************************
# Clock cycle:         36
# current pc: 00000098
# **********************************************************
# Clock cycle:         37
# current pc: 0000009c
# **********************************************************
# Clock cycle:         38
# current pc: 000000a0
# **********************************************************
# Clock cycle:         39
# current pc: 000000a4
# **********************************************************
# Clock cycle:         40
# current pc: 000000a8
# **********************************************************
# Clock cycle:         41
# current pc: 000000ac
# **********************************************************
# Clock cycle:         42
# current pc: 000000b0
# **********************************************************
# Clock cycle:         43
# current pc: 000000b4
# **********************************************************
# Clock cycle:         44
# current pc: 000000b8
# **********************************************************
# Clock cycle:         45
# current pc: 000000bc
# **********************************************************
# Clock cycle:         46
# current pc: 000000c0
# **********************************************************
# Clock cycle:         47
# current pc: 000000c4
# **********************************************************
# Clock cycle:         48
# current pc: 000000c8
# **********************************************************
# Clock cycle:         49
# current pc: 000000cc
# **********************************************************
# Clock cycle:         50
# current pc: 000000d0
# **********************************************************
# Clock cycle:         51
# ** Note: $finish    : TB_MIPS_CPU.sv(42)
#    Time: 510 ns  Iteration: 0  Instance: /TB_MIPS_CPU
# 1
# Break in Module TB_MIPS_CPU at TB_MIPS_CPU.sv line 42
# 0 ps
# 535500 ps
# printing wave to file mips_waveform.wlf
