// Seed: 2867009020
module module_0 (
    input  uwire id_0,
    output wand  id_1
);
  tri1 id_3 = 1'b0, id_4 = id_0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor void id_3,
    output wor id_4,
    input wand id_5,
    output supply1 id_6,
    input wor id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri id_11
    , id_26,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input wire id_15,
    output tri id_16,
    output tri id_17,
    input supply1 id_18,
    output tri0 id_19,
    input wor id_20,
    input tri0 id_21,
    output wire id_22,
    input wire id_23,
    output wire id_24
);
  always assign id_26[1] = 1'b0;
  module_0(
      id_5, id_2
  );
endmodule
