<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3850" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3850{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3850{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3850{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3850{left:69px;bottom:706px;letter-spacing:0.13px;}
#t5_3850{left:151px;bottom:706px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3850{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t7_3850{left:69px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t8_3850{left:69px;bottom:649px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t9_3850{left:69px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#ta_3850{left:69px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_3850{left:69px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_3850{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3850{left:69px;bottom:557px;letter-spacing:-0.13px;}
#te_3850{left:69px;bottom:533px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tf_3850{left:69px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3850{left:69px;bottom:499px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#th_3850{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3850{left:69px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3850{left:69px;bottom:433px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tk_3850{left:69px;bottom:417px;letter-spacing:-0.13px;word-spacing:-1px;}
#tl_3850{left:69px;bottom:400px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tm_3850{left:69px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tn_3850{left:69px;bottom:359px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_3850{left:69px;bottom:291px;letter-spacing:0.15px;}
#tp_3850{left:150px;bottom:291px;letter-spacing:0.18px;word-spacing:0.07px;}
#tq_3850{left:69px;bottom:231px;letter-spacing:0.14px;}
#tr_3850{left:151px;bottom:231px;letter-spacing:0.17px;}
#ts_3850{left:69px;bottom:205px;}
#tt_3850{left:95px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3850{left:95px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tv_3850{left:95px;bottom:175px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3850{left:95px;bottom:158px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tx_3850{left:95px;bottom:142px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#ty_3850{left:269px;bottom:763px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_3850{left:371px;bottom:763px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t10_3850{left:650px;bottom:1061px;}
#t11_3850{left:661px;bottom:1061px;}
#t12_3850{left:672px;bottom:1061px;}
#t13_3850{left:683px;bottom:1061px;}
#t14_3850{left:694px;bottom:1061px;}
#t15_3850{left:705px;bottom:1061px;}
#t16_3850{left:251px;bottom:1061px;letter-spacing:-0.62px;}
#t17_3850{left:624px;bottom:1061px;}
#t18_3850{left:635px;bottom:1061px;}
#t19_3850{left:559px;bottom:1061px;letter-spacing:-0.62px;}
#t1a_3850{left:606px;bottom:1061px;}
#t1b_3850{left:489px;bottom:1061px;letter-spacing:-0.62px;word-spacing:0.31px;}
#t1c_3850{left:525px;bottom:1061px;letter-spacing:-0.62px;word-spacing:0.22px;}
#t1d_3850{left:202px;bottom:869px;letter-spacing:-0.29px;word-spacing:0.9px;}
#t1e_3850{left:202px;bottom:890px;letter-spacing:-0.36px;word-spacing:-0.08px;}
#t1f_3850{left:202px;bottom:910px;letter-spacing:-0.23px;word-spacing:-0.09px;}
#t1g_3850{left:202px;bottom:931px;letter-spacing:-0.24px;word-spacing:-0.08px;}
#t1h_3850{left:202px;bottom:951px;letter-spacing:-0.19px;word-spacing:-0.12px;}
#t1i_3850{left:202px;bottom:849px;letter-spacing:-0.18px;word-spacing:-0.13px;}
#t1j_3850{left:257px;bottom:806px;letter-spacing:-0.37px;}
#t1k_3850{left:202px;bottom:970px;letter-spacing:-0.24px;word-spacing:0.84px;}
#t1l_3850{left:202px;bottom:989px;letter-spacing:-0.17px;word-spacing:-0.14px;}

.s1_3850{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3850{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3850{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3850{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3850{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3850{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3850{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3850{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3850" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3850Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3850" style="-webkit-user-select: none;"><object width="935" height="1210" data="3850/3850.svg" type="image/svg+xml" id="pdf3850" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3850" class="t s1_3850">20-142 </span><span id="t2_3850" class="t s1_3850">Vol. 3B </span>
<span id="t3_3850" class="t s2_3850">PERFORMANCE MONITORING </span>
<span id="t4_3850" class="t s3_3850">20.8.1 </span><span id="t5_3850" class="t s3_3850">Filtering of SMM Handler Overhead </span>
<span id="t6_3850" class="t s4_3850">When performance monitoring facilities and/or branch profiling facilities (see Section 18.5, “Last Branch, Interrupt, </span>
<span id="t7_3850" class="t s4_3850">and Exception Recording (Intel® Core™ 2 Duo and Intel Atom® Processors)”) are enabled, these facilities capture </span>
<span id="t8_3850" class="t s4_3850">event counts, branch records and branch trace messages occurring in a logical processor. The occurrence of inter- </span>
<span id="t9_3850" class="t s4_3850">rupts, instruction streams due to various interrupt handlers all contribute to the results recorded by these facilities. </span>
<span id="ta_3850" class="t s4_3850">If CPUID.01H:ECX.PDCM[bit 15] is 1, the processor supports the IA32_PERF_CAPABILITIES MSR. If IA32_PERF_- </span>
<span id="tb_3850" class="t s4_3850">CAPABILITIES.FREEZE_WHILE_SMM[Bit 12] is 1, the processor supports the ability for system software using </span>
<span id="tc_3850" class="t s4_3850">performance monitoring and/or branch profiling facilities to filter out the effects of servicing system management </span>
<span id="td_3850" class="t s4_3850">interrupts. </span>
<span id="te_3850" class="t s4_3850">If the FREEZE_WHILE_SMM capability is enabled on a logical processor and after an SMI is delivered, the processor </span>
<span id="tf_3850" class="t s4_3850">will clear all the enable bits of IA32_PERF_GLOBAL_CTRL, save a copy of the content of IA32_DEBUGCTL and </span>
<span id="tg_3850" class="t s4_3850">disable LBR, BTF, TR, and BTS fields of IA32_DEBUGCTL before transferring control to the SMI handler. </span>
<span id="th_3850" class="t s4_3850">The enable bits of IA32_PERF_GLOBAL_CTRL will be set to 1, the saved copy of IA32_DEBUGCTL prior to SMI </span>
<span id="ti_3850" class="t s4_3850">delivery will be restored , after the SMI handler issues RSM to complete its servicing. </span>
<span id="tj_3850" class="t s4_3850">It is the responsibility of the SMM code to ensure the state of the performance monitoring and branch profiling facil- </span>
<span id="tk_3850" class="t s4_3850">ities are preserved upon entry or until prior to exiting the SMM. If any of this state is modified due to actions by the </span>
<span id="tl_3850" class="t s4_3850">SMM code, the SMM code is required to restore such state to the values present at entry to the SMM handler. </span>
<span id="tm_3850" class="t s4_3850">System software is allowed to set IA32_DEBUGCTL.FREEZE_WHILE_SMM[bit 14] to 1 only supported as indicated </span>
<span id="tn_3850" class="t s4_3850">by IA32_PERF_CAPABILITIES.FREEZE_WHILE_SMM[Bit 12] reporting 1. </span>
<span id="to_3850" class="t s5_3850">20.9 </span><span id="tp_3850" class="t s5_3850">PEBS FACILITY </span>
<span id="tq_3850" class="t s3_3850">20.9.1 </span><span id="tr_3850" class="t s3_3850">Extended PEBS </span>
<span id="ts_3850" class="t s6_3850">• </span><span id="tt_3850" class="t s4_3850">The Extended PEBS feature supports Processor Event Based Sampling (PEBS) on all counters, both fixed </span>
<span id="tu_3850" class="t s4_3850">function and general purpose; and all performance monitoring events, both precise and non-precise. PEBS can </span>
<span id="tv_3850" class="t s4_3850">be enabled for the general purpose counters using PEBS_EN_PMCi bits of IA32_PEBS_ENABLE (i = 0, 1,..m). </span>
<span id="tw_3850" class="t s4_3850">PEBS can be enabled for 'i' fixed function counters using the PEBS_EN_FIXEDi bits of IA32_PEBS_ENABLE (i = </span>
<span id="tx_3850" class="t s4_3850">0, 1, ...n). </span>
<span id="ty_3850" class="t s7_3850">Figure 20-65. </span><span id="tz_3850" class="t s7_3850">Layout of IA32_PERF_CAPABILITIES MSR </span>
<span id="t10_3850" class="t s8_3850">5 </span><span id="t11_3850" class="t s8_3850">4 </span><span id="t12_3850" class="t s8_3850">3 </span><span id="t13_3850" class="t s8_3850">2 </span><span id="t14_3850" class="t s8_3850">1 </span><span id="t15_3850" class="t s8_3850">0 </span><span id="t16_3850" class="t s8_3850">63 </span><span id="t17_3850" class="t s8_3850">7 </span><span id="t18_3850" class="t s8_3850">6 </span><span id="t19_3850" class="t s8_3850">11 </span><span id="t1a_3850" class="t s8_3850">8 </span><span id="t1b_3850" class="t s8_3850">16 15 </span><span id="t1c_3850" class="t s8_3850">13 12 </span>
<span id="t1d_3850" class="t s8_3850">PEBS_TRAP (R/O) </span>
<span id="t1e_3850" class="t s8_3850">PEBS_ARCH _REG (R/O) </span>
<span id="t1f_3850" class="t s8_3850">PEBS_REC_FMT (R/O) </span>
<span id="t1g_3850" class="t s8_3850">SMM_FREEZE (R/O) </span>
<span id="t1h_3850" class="t s8_3850">FW_WRITE (R/O) </span>
<span id="t1i_3850" class="t s8_3850">LBR_FMT (R/O) </span>
<span id="t1j_3850" class="t s8_3850">Reserved </span>
<span id="t1k_3850" class="t s8_3850">PERF_METRICS_AVAILABLE (R/O) </span>
<span id="t1l_3850" class="t s8_3850">PEBS_OUTPUT_PT_AVAIL (R/O) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
