$comment
	File created using the following command:
		vcd file Assignment8.msim.vcd -direction
$end
$date
	Sun Jun 02 22:29:19 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Assignment8_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 6 " HNhi_address [5:0] $end
$var reg 4 # HNhi_data [3:0] $end
$var reg 1 $ WREN $end
$var wire 1 % HNhi_out [3] $end
$var wire 1 & HNhi_out [2] $end
$var wire 1 ' HNhi_out [1] $end
$var wire 1 ( HNhi_out [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 HNhi_address[5]~input_o $end
$var wire 1 1 WREN~input_o $end
$var wire 1 2 inst4~combout $end
$var wire 1 3 CLOCK~input_o $end
$var wire 1 4 CLOCK~inputCLKENA0_outclk $end
$var wire 1 5 HNhi_data[0]~input_o $end
$var wire 1 6 HNhi_address[0]~input_o $end
$var wire 1 7 HNhi_address[1]~input_o $end
$var wire 1 8 HNhi_address[2]~input_o $end
$var wire 1 9 HNhi_address[3]~input_o $end
$var wire 1 : HNhi_address[4]~input_o $end
$var wire 1 ; HNhi_data[1]~input_o $end
$var wire 1 < HNhi_data[2]~input_o $end
$var wire 1 = HNhi_data[3]~input_o $end
$var wire 1 > inst11~combout $end
$var wire 1 ? inst3~q $end
$var wire 1 @ inst2|inst12~0_combout $end
$var wire 1 A inst2|inst9~0_combout $end
$var wire 1 B inst2|inst10~0_combout $end
$var wire 1 C inst2|inst11~0_combout $end
$var wire 1 D inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 E inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 F inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 G inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 H inst1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 I inst1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 J inst1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 K inst1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 L inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 M inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 N inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 O inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 P inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 Q inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 R inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 S inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 T inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 U inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 V inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 W inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 X inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 Y inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 Z inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 [ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 \ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ] inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ^ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 _ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 ` inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 a inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 b inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 c inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 d inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 e inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 f inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 g inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 h inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 i inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 j inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 k inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 l inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 m inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 n inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 o inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 p inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 q inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 r inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 s inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
1$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0G
0F
0E
0D
0K
0J
0I
0H
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
$end
#10000
b1 "
b1 #
15
16
#12500
1!
13
14
#20000
b11 "
b11 #
b10 "
b10 #
05
1;
06
17
#25000
0!
03
04
#30000
b11 "
b11 #
15
16
#37500
1!
13
14
1_
1s
1K
1G
1C
1(
#40000
b111 "
b111 #
b101 "
b101 #
b100 "
b100 #
05
0;
1<
06
07
18
#50000
0!
b101 "
b101 #
03
15
16
04
#60000
b111 "
b111 #
b110 "
b110 #
05
1;
06
17
#62500
1!
13
14
1^
1r
1J
1F
1B
1'
#70000
b111 "
b111 #
15
16
#75000
0!
03
04
#80000
b1111 "
b1111 #
b1011 "
b1011 #
b1001 "
b1001 #
b1000 "
b1000 #
05
0;
0<
1=
06
07
08
19
#87500
1!
13
14
0_
1]
0s
1q
1I
0K
1E
0G
0C
1A
1&
0(
#90000
b1001 "
b1001 #
15
16
#100000
b1011 "
b1011 #
0!
b1010 "
b1010 #
05
1;
06
17
03
04
#110000
b1011 "
b1011 #
15
16
#112500
1!
13
14
0^
0]
1\
0r
0q
1p
1H
0I
0J
1D
0E
0F
0B
0A
1@
1%
0&
0'
#120000
b1111 "
b1111 #
b1101 "
b1101 #
b1100 "
b1100 #
05
0;
1<
06
07
18
#125000
0!
03
04
#130000
b1101 "
b1101 #
15
16
#137500
1!
13
14
1_
1^
0p
0H
1F
1G
0@
0%
#140000
b1111 "
b1111 #
b1110 "
b1110 #
05
1;
06
17
#150000
0!
b1111 "
b1111 #
03
15
16
04
#160000
b11111 "
b10111 "
b111 #
b10011 "
b11 #
b10001 "
b1 #
b10000 "
b0 #
05
0;
0<
0=
06
07
08
09
1:
#162500
1!
13
14
0^
1]
1E
0F
#170000
b10001 "
b1 #
15
16
#175000
0!
03
04
#180000
b10011 "
b11 #
b10010 "
b10 #
05
1;
06
17
#187500
1!
13
14
0_
0]
0\
0D
0E
0G
#190000
b10011 "
b11 #
15
16
#200000
