
---------- Begin Simulation Statistics ----------
final_tick                               1528563639500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 504858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803144                       # Number of bytes of host memory used
host_op_rate                                   954122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4159.58                       # Real time elapsed on the host
host_tick_rate                               72553930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3968750668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.301794                       # Number of seconds simulated
sim_ticks                                301794146500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   478                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1062867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2125652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8442516                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    201436338                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     87432470                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    109008181                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21575711                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     229614853                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      13133938                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5878489                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       932051656                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      564635545                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8445107                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        171743664                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    153037847                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         6242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    368343925                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1872566051                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    551686966                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.394255                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.337153                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    185920433     33.70%     33.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     59510491     10.79%     44.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     37613920      6.82%     51.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     41632091      7.55%     58.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20564030      3.73%     62.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     26038410      4.72%     67.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     15407707      2.79%     70.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     11962037      2.17%     72.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    153037847     27.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    551686966                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        353215384                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9265651                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1600442763                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           238523106                       # Number of loads committed
system.switch_cpus_1.commit.membars               108                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      4148588      0.22%      0.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1289330596     68.85%     69.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1075496      0.06%     69.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      6341911      0.34%     69.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     43161488      2.30%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           98      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     37520476      2.00%     73.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       785328      0.04%     73.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4519604      0.24%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     20653471      1.10%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           49      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49302762      2.63%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     35917538      1.92%     79.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.22%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    180281746      9.63%     90.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    107339072      5.73%     96.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     58241360      3.11%     99.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      9193132      0.49%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1872566051                       # Class of committed instruction
system.switch_cpus_1.commit.refs            355055310                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1872566051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.603588                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.603588                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    201181803                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2394756855                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       52615830                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       294640789                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8549971                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     46353450                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         266339317                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              609105                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         127620432                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              360647                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         229614853                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       180573133                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           576680684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       320011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          679                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1345564664                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         8238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        42017                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17099942                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.380416                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     18060262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    100566408                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.229276                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    603341851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.176181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.516743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      193628684     32.09%     32.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       33417066      5.54%     37.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       16677539      2.76%     40.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34969451      5.80%     46.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       28528685      4.73%     50.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24049496      3.99%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       21744404      3.60%     58.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       19456604      3.22%     61.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      230869922     38.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    603341851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       597177009                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      353456906                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                246442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     11489910                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      183014320                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.438870                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          394635402                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        127612918                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      91073650                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    288045169                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       158988                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       212335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    141621029                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2247121931                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    267022484                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20408969                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2075661551                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       254412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1130754                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8549971                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1726906                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207178                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     22995790                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        53232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19504                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1622                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     49522060                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25088821                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19504                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     10436193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1053717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2600426535                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2068265901                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.598664                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1556780807                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.426617                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2073847075                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2622356153                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1404429983                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.656758                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.656758                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6982142      0.33%      0.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1439610188     68.68%     69.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1140600      0.05%     69.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      6625815      0.32%     69.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     51712756      2.47%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          905      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          173      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     43949374      2.10%     73.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       824739      0.04%     73.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5460464      0.26%     74.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     23526798      1.12%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          154      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     50539859      2.41%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     36890240      1.76%     79.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1922263      0.09%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     24345603      1.16%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    203310590      9.70%     90.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    119886671      5.72%     96.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     68086155      3.25%     99.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     11255038      0.54%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2096070527                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     396436255                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    790396644                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    391765867                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    517994186                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          53576732                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025561                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      45615301     85.14%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       154270      0.29%     85.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        33531      0.06%     85.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       573125      1.07%     86.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       158049      0.29%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        27262      0.05%     86.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     86.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     86.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       443386      0.83%     87.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult         4337      0.01%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     87.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3171317      5.92%     93.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2117023      3.95%     97.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       706680      1.32%     98.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       572449      1.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1746228862                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4068184047                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1676500034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2103701286                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2246544597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2096070527                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       577334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    374555839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      9521061                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       571092                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    528149444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    603341851                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.474101                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.973199                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    200645566     33.26%     33.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     20041468      3.32%     36.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     32151956      5.33%     41.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     41420475      6.87%     48.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     49495351      8.20%     56.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     57718081      9.57%     66.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     75210823     12.47%     79.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     63638073     10.55%     89.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     63020058     10.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    603341851                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.472683                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         180583360                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               10433                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     12136258                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5302850                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    288045169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    141621029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     816326294                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              603588293                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     112838197                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2112960707                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     25858608                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70430807                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     25358491                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2931036                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5713492840                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2341816547                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2617724423                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       322314423                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26997688                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8549971                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     89176128                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      504763636                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    692925419                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3023098204                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        32318                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         3550                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       122291536                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         4367                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2638368230                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4533984622                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  7176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2229205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4454796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          43762                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1181127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       179763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2361990                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         179763                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             912952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       327617                       # Transaction distribution
system.membus.trans_dist::CleanEvict           735240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            149834                       # Transaction distribution
system.membus.trans_dist::ReadExResp           149834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        912952                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3188438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3188438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3188438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     88985792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     88985792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88985792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1062795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1062795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1062795                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3697634500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5622536250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1528563639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1528563639500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2015549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       927252                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1844257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210021                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        927276                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1088273                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2781781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3902242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6684023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    118688320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    111205696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              229894016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1364652                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24281216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3593879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3550035     98.78%     98.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43841      1.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3593879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3593945000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1949303455                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1390926974                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       923647                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       121035                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1044682                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       923647                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       121035                       # number of overall hits
system.l2.overall_hits::total                 1044682                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3606                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1177259                       # number of demand (read+write) misses
system.l2.demand_misses::total                1180865                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3606                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1177259                       # number of overall misses
system.l2.overall_misses::total               1180865                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    323108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  98873478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      99196586500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    323108000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  98873478500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     99196586500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       927253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1298294                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2225547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       927253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1298294                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2225547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.906774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.530595                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.906774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.530595                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 89602.884082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83986.173391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84003.325105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 89602.884082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83986.173391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84003.325105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              379368                       # number of writebacks
system.l2.writebacks::total                    379368                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1177259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1180865                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1177259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1180865                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    305078000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92987183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  93292261500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    305078000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92987183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  93292261500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.906774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.530595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.906774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.530595                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84602.884082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78986.173391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79003.325105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84602.884082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78986.173391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79003.325105                       # average overall mshr miss latency
system.l2.replacements                        1184866                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       439295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           439295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       439295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       439295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       927244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           927244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       927244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       927244                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1313                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1313                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         3670                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3670                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3680                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3680                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002717                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002717                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       334500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       334500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002717                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002717                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        33450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        33450                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        26315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       183706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              183706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14706286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14706286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       210021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.874703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80053.378768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80053.378768                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       183706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         183706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13787756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13787756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.874703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75053.378768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75053.378768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       923647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             923647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    323108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    323108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       927253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         927253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89602.884082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89602.884082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    305078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    305078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84602.884082                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84602.884082                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        94720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             94720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       993553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          993553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  84167192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  84167192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1088273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1088273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.912963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.912963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84713.339399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84713.339399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       993553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       993553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  79199427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79199427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.912963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79713.339399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79713.339399                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     6572877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1188962                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.528248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.861107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.373463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        17.241829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.102859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    63.617331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    63.434209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3877.369202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.015532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.015487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.946623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36822930                       # Number of tag accesses
system.l2.tags.data_accesses                 36822930                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   4453435                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1184866                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        4454758                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          419                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       117660                       # number of demand (read+write) hits
system.l3.demand_hits::total                   118079                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          419                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       117660                       # number of overall hits
system.l3.overall_hits::total                  118079                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         3187                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1059599                       # number of demand (read+write) misses
system.l3.demand_misses::total                1062786                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         3187                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1059599                       # number of overall misses
system.l3.overall_misses::total               1062786                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    278952000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  84679935500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      84958887500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    278952000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  84679935500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     84958887500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3606                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1177259                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1180865                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3606                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1177259                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1180865                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.883805                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.900056                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.900006                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.883805                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.900056                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.900006                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87528.082837                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79916.964342                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79939.787972                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87528.082837                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79916.964342                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79939.787972                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              327617                       # number of writebacks
system.l3.writebacks::total                    327617                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         3187                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1059599                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1062786                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         3187                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1059599                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1062786                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    247082000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  74083945500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  74331027500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    247082000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  74083945500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  74331027500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.883805                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.900056                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.900006                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.883805                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.900056                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.900006                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77528.082837                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69916.964342                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69939.787972                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77528.082837                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69916.964342                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69939.787972                       # average overall mshr miss latency
system.l3.replacements                        1165661                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       379368                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           379368                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       379368                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       379368                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        76956                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         76956                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            9                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.900000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            9                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       169500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       169500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18833.333333                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18833.333333                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        33872                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 33872                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       149834                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              149834                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12328992500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12328992500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       183706                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            183706                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.815618                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.815618                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82284.344675                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82284.344675                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       149834                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         149834                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10830652500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10830652500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.815618                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.815618                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72284.344675                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72284.344675                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          419                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        83788                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             84207                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         3187                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       909765                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          912952                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    278952000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  72350943000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  72629895000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3606                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       993553                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        997159                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.883805                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.915668                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.915553                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 87528.082837                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79527.067979                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79554.998510                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         3187                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       909765                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       912952                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    247082000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  63253293000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  63500375000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.883805                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.915668                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.915553                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77528.082837                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69527.067979                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69554.998510                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2351083                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1198429                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.961804                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3008.383870                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        17.497267                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      7250.027406                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1202.556513                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   157.796354                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 21131.738590                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.091809                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000534                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.221253                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036699                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.004816                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.644889                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1287                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31336                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  38957501                       # Number of tag accesses
system.l3.tags.data_accesses                 38957501                       # Number of data accesses
system.l3.tags.cache_friendly                 1974859                       # Number of cache friendly accesses
system.l3.tags.cache_averse                    310166                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims          875302                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            290359                       # Number of cache averse victims
system.l3.tags.OPT_hits                       1491899                       # Number of OPT hits
system.l3.tags.OPT_misses                      234261                       # Number of OPT misses
system.l3.tags.OPT_nan                         635830                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            997159                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       706985                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1639791                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           183706                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          183706                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       997159                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3542865                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     99854912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1165661                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20967488                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2346536                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.076608                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.265968                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2166773     92.34%     92.34% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 179763      7.66%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2346536                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1560363000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1771302500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       203968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67814336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68018304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       203968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        203968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20967488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20967488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         3187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1059599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1062786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       327617                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             327617                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       675851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    224703947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             225379799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       675851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           675851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69476126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69476126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69476126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       675851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    224703947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            294855924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    327617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      3187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1059456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024238962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        19244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        19244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2497245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             309156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1062786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     327617                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1062786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   327617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            66550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20772                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10723964750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5313215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30648521000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10091.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28841.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   867992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1062786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               327617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  783598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  204004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       338905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.537195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.918031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.104246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       175589     51.81%     51.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62927     18.57%     70.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22229      6.56%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13043      3.85%     80.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10214      3.01%     83.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10518      3.10%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4208      1.24%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3730      1.10%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36447     10.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       338905                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.219081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1205.547818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        19239     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::77824-81919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.023228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.988820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9876     51.32%     51.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              245      1.27%     52.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7984     41.49%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1100      5.72%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68009152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20966080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68018304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20967488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       225.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    225.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  301819590000                       # Total gap between requests
system.mem_ctrls.avgGap                     217073.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       203968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67805184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20966080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 675851.411849699332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 224673622.024673670530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69471460.076844125986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         3187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1059599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       327617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst    115777000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  30532744000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7184784463500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36327.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28815.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21930438.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1207773840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            641947020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3781036980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          856659420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23822831760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76540901310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51433456320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158284606650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.478717                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132788928000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10077340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 158927892250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1212015000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            644197455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3806234040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          853386480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23822831760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      76304408310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51632608320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       158275681365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.449143                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 133312842250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10077340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 158403964250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1364815582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136413547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    179612736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1680841865                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1364815582                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136413547                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    179612736                       # number of overall hits
system.cpu.icache.overall_hits::total      1680841865                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       821374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        82616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       960388                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1864378                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       821374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        82616                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       960388                       # number of overall misses
system.cpu.icache.overall_misses::total       1864378                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    578504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   6983793495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7562297495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    578504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   6983793495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7562297495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1365636956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136496163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    180573124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1682706243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1365636956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136496163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    180573124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1682706243                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001108                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001108                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7271.845853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4056.203997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7271.845853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4056.203997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5832                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               113                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.610619                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1830730                       # number of writebacks
system.cpu.icache.writebacks::total           1830730                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       927276                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1009892                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       927276                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1009892                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   6359309995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6896505995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   6359309995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6896505995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.005135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.005135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6858.055201                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6828.953982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6858.055201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6828.953982                       # average overall mshr miss latency
system.cpu.icache.replacements                1830730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1364815582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136413547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    179612736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1680841865                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       821374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        82616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       960388                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1864378                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    578504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   6983793495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7562297495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1365636956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136496163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    180573124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1682706243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001108                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7271.845853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4056.203997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       927276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1009892                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   6359309995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6896505995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.005135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6858.055201                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6828.953982                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.926421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1682673131                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1831266                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            918.857845                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.756169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.995603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    79.174650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843274                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.154638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6732656238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6732656238                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1682673131                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1831266                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1682706243                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    424433566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     42551034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    352521786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        819506386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    424433566                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     42551034                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    352703269                       # number of overall hits
system.cpu.dcache.overall_hits::total       819687869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       341432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6655803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7025351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       341432                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28116                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6656476                       # number of overall misses
system.cpu.dcache.overall_misses::total       7026024                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1072504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 443045257583                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 444117761583                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1072504000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 443045257583                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 444117761583                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    424774998                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42579150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    359177589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    826531737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    424774998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42579150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    359359745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    826713893                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.018531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008500                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.018523                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008499                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38145.682174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 66565.260057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63216.451617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38145.682174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 66558.530006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63210.396318                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8976080                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            227497                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              41                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.455817                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.780488                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       768270                       # number of writebacks
system.cpu.dcache.writebacks::total            768270                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5354240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5354240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5354240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5354240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1301563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1329679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1301948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1330064                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1058446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 100880032588                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101938478588                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1058446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 100896151088                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101954597088                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37645.682174                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77506.838000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76663.975732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37645.682174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77496.298691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76653.903187                       # average overall mshr miss latency
system.cpu.dcache.replacements                1667325                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    237889535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23800040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    236200001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       497889576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       189746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        15894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6438092                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6643732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    167776500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 427565225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 427733001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    238079281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23815934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    242638093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    504533308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.026534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10555.964515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 66411.791723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64381.435239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5350204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5350204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        15894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1087888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1103782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    159829500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  85784188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85944017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10055.964515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78853.878340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77863.217103                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    186544031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     18750994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    116321785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      321616810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       151686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       217711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    904727500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15480032583                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16384760083                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186695717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     18763216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    116539496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321998429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74024.504991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 71103.584950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42934.864572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       213675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       225897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    898616500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  15095844588                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15994461088                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73524.504991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70648.623320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70804.220897                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       181483                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        181483                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          673                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          673                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       182156                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       182156                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.003695                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003695                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          385                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          385                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data     16118500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     16118500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.002114                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002114                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 41866.233766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41866.233766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           821359463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1667837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            492.469865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.390285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.647968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    97.957669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.048141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.191324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3308523409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3308523409                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         821359463                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      1667837                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              826713893                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528563639500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1135600018000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 392963621500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
