--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schematic.twx main_schematic.ncd -o
main_schematic.twr main_schematic.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf

Design file:              main_schematic.ncd
Physical constraint file: main_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5245 paths analyzed, 550 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.884ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/count_4 (SLICE_X21Y36.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/startInternal_0 (FF)
  Destination:          XLXI_7/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/startInternal_0 to XLXI_7/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.YQ      Tcko                  0.652   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    SLICE_X23Y43.G2      net (fanout=20)       2.082   XLXI_7/startInternal<0>
    SLICE_X23Y43.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<7>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y36.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y36.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (2.967ns logic, 3.917ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_5 (FF)
  Destination:          XLXI_7/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_5 to XLXI_7/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.YQ      Tcko                  0.587   XLXI_7/count<4>
                                                       XLXI_7/count_5
    SLICE_X23Y41.F3      net (fanout=2)        1.248   XLXI_7/count<5>
    SLICE_X23Y41.COUT    Topcyf                1.162   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_lut<2>
                                                       XLXI_7/count_and0000_wg_cy<2>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y36.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y36.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (3.299ns logic, 3.083ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_6 (FF)
  Destination:          XLXI_7/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_6 to XLXI_7/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.XQ      Tcko                  0.591   XLXI_7/count<6>
                                                       XLXI_7/count_6
    SLICE_X23Y40.G2      net (fanout=2)        1.258   XLXI_7/count<6>
    SLICE_X23Y40.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<1>
                                                       XLXI_7/count_and0000_wg_lut<1>
                                                       XLXI_7/count_and0000_wg_cy<1>
    SLICE_X23Y41.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<1>
    SLICE_X23Y41.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_cy<2>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y36.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y36.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.260ns logic, 3.093ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/count_5 (SLICE_X21Y36.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/startInternal_0 (FF)
  Destination:          XLXI_7/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/startInternal_0 to XLXI_7/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.YQ      Tcko                  0.652   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    SLICE_X23Y43.G2      net (fanout=20)       2.082   XLXI_7/startInternal<0>
    SLICE_X23Y43.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<7>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y36.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y36.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (2.967ns logic, 3.917ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_5 (FF)
  Destination:          XLXI_7/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_5 to XLXI_7/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.YQ      Tcko                  0.587   XLXI_7/count<4>
                                                       XLXI_7/count_5
    SLICE_X23Y41.F3      net (fanout=2)        1.248   XLXI_7/count<5>
    SLICE_X23Y41.COUT    Topcyf                1.162   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_lut<2>
                                                       XLXI_7/count_and0000_wg_cy<2>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y36.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y36.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (3.299ns logic, 3.083ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_6 (FF)
  Destination:          XLXI_7/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_6 to XLXI_7/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.XQ      Tcko                  0.591   XLXI_7/count<6>
                                                       XLXI_7/count_6
    SLICE_X23Y40.G2      net (fanout=2)        1.258   XLXI_7/count<6>
    SLICE_X23Y40.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<1>
                                                       XLXI_7/count_and0000_wg_lut<1>
                                                       XLXI_7/count_and0000_wg_cy<1>
    SLICE_X23Y41.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<1>
    SLICE_X23Y41.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_cy<2>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y36.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y36.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.260ns logic, 3.093ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/count_6 (SLICE_X21Y37.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/startInternal_0 (FF)
  Destination:          XLXI_7/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/startInternal_0 to XLXI_7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.YQ      Tcko                  0.652   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    SLICE_X23Y43.G2      net (fanout=20)       2.082   XLXI_7/startInternal<0>
    SLICE_X23Y43.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<7>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y37.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y37.CLK     Tsrck                 0.910   XLXI_7/count<6>
                                                       XLXI_7/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (2.967ns logic, 3.917ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_5 (FF)
  Destination:          XLXI_7/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_5 to XLXI_7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.YQ      Tcko                  0.587   XLXI_7/count<4>
                                                       XLXI_7/count_5
    SLICE_X23Y41.F3      net (fanout=2)        1.248   XLXI_7/count<5>
    SLICE_X23Y41.COUT    Topcyf                1.162   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_lut<2>
                                                       XLXI_7/count_and0000_wg_cy<2>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y37.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y37.CLK     Tsrck                 0.910   XLXI_7/count<6>
                                                       XLXI_7/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (3.299ns logic, 3.083ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_6 (FF)
  Destination:          XLXI_7/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_6 to XLXI_7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.XQ      Tcko                  0.591   XLXI_7/count<6>
                                                       XLXI_7/count_6
    SLICE_X23Y40.G2      net (fanout=2)        1.258   XLXI_7/count<6>
    SLICE_X23Y40.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<1>
                                                       XLXI_7/count_and0000_wg_lut<1>
                                                       XLXI_7/count_and0000_wg_cy<1>
    SLICE_X23Y41.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<1>
    SLICE_X23Y41.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_cy<2>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y42.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y43.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y44.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y37.SR      net (fanout=16)       1.835   XLXI_7/count_and0000
    SLICE_X21Y37.CLK     Tsrck                 0.910   XLXI_7/count<6>
                                                       XLXI_7/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.260ns logic, 3.093ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_20/ResDORdy/prevDIn (SLICE_X52Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_20/ResDORdy/qDIn (FF)
  Destination:          XLXI_20/ResDORdy/prevDIn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_20/ResDORdy/qDIn to XLXI_20/ResDORdy/prevDIn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y63.YQ      Tcko                  0.470   XLXI_20/ResDORdy/qDIn
                                                       XLXI_20/ResDORdy/qDIn
    SLICE_X52Y61.BY      net (fanout=2)        0.375   XLXI_20/ResDORdy/qDIn
    SLICE_X52Y61.CLK     Tckdi       (-Th)    -0.152   XLXI_20/ResDORdy/prevDIn
                                                       XLXI_20/ResDORdy/prevDIn
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.622ns logic, 0.375ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_20/F0 (SLICE_X54Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_20/qF0 (FF)
  Destination:          XLXI_20/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_20/qF0 to XLXI_20/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.YQ      Tcko                  0.470   XLXI_20/qF0
                                                       XLXI_20/qF0
    SLICE_X54Y62.BY      net (fanout=1)        0.379   XLXI_20/qF0
    SLICE_X54Y62.CLK     Tckdi       (-Th)    -0.152   XLXN_76
                                                       XLXI_20/F0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_20/qPS_Clk_Prev (SLICE_X67Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_20/qPS_Clk (FF)
  Destination:          XLXI_20/qPS_Clk_Prev (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_20/qPS_Clk to XLXI_20/qPS_Clk_Prev
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.YQ      Tcko                  0.470   XLXI_20/qPS_Clk
                                                       XLXI_20/qPS_Clk
    SLICE_X67Y72.BY      net (fanout=3)        0.408   XLXI_20/qPS_Clk
    SLICE_X67Y72.CLK     Tckdi       (-Th)    -0.135   XLXI_20/qPS_Clk_Prev
                                                       XLXI_20/qPS_Clk_Prev
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.605ns logic, 0.408ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_21/frequencyModCount<0>/CLK
  Logical resource: XLXI_21/frequencyModCount_0/CK
  Location pin: SLICE_X52Y56.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_21/frequencyModCount<0>/CLK
  Logical resource: XLXI_21/frequencyModCount_0/CK
  Location pin: SLICE_X52Y56.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_21/frequencyModCount<0>/CLK
  Logical resource: XLXI_21/frequencyModCount_0/CK
  Location pin: SLICE_X52Y56.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    6.884|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5245 paths, 0 nets, and 765 connections

Design statistics:
   Minimum period:   6.884ns{1}   (Maximum frequency: 145.264MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 25 08:41:41 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



