

================================================================
== Vitis HLS Report for 'fast_accel'
================================================================
* Date:           Wed Aug 10 18:03:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fast_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fast_accel_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_102_2_fu_70  |fast_accel_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_102_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    254|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     345|    349|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     25|    -|
|Register         |        -|    -|     134|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     479|    628|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                                                     |CTRL_s_axi                                             |        0|   0|  113|  170|    0|
    |grp_fast_accel_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_102_2_fu_70  |fast_accel_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_102_2  |        0|   0|   67|  129|    0|
    |mul_32ns_32ns_64_2_1_U4                                          |mul_32ns_32ns_64_2_1                                   |        0|   3|  165|   50|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                       |        0|   3|  345|  349|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_84_p2      |         +|   0|  0|  39|          32|           3|
    |add_ln100_2_fu_106_p2     |         +|   0|  0|  39|          32|           4|
    |add_ln100_3_fu_136_p2     |         +|   0|  0|  39|          32|           4|
    |add_ln100_fu_78_p2        |         +|   0|  0|  39|          32|           3|
    |icmp11_fu_130_p2          |      icmp|   0|  0|  17|          30|           1|
    |icmp_fu_100_p2            |      icmp|   0|  0|  17|          30|           1|
    |select_ln100_1_fu_142_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln100_fu_112_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 254|         190|          80|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |   4|   0|    4|          0|
    |bound_reg_197                                                                 |  64|   0|   64|          0|
    |grp_fast_accel_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_102_2_fu_70_ap_start_reg  |   1|   0|    1|          0|
    |select_ln100_1_reg_177                                                        |  32|   0|   32|          0|
    |select_ln100_reg_172                                                          |  32|   0|   32|          0|
    |tmp_reg_192                                                                   |   1|   0|    1|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 134|   0|  134|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_local_block      |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|img_in              |   in|   32|     ap_none|        img_in|       pointer|
|threshold           |   in|   32|     ap_none|     threshold|        scalar|
|img_out             |  out|   32|      ap_vld|       img_out|       pointer|
|img_out_ap_vld      |  out|    1|      ap_vld|       img_out|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

