module top
#(parameter param72 = {(-(!(+(-(8'had))))), {({{(7'h41), (8'ha4)}} <= (((8'hb4) >>> (8'hb6)) ^~ ((8'ha1) ? (8'ha4) : (8'ha5))))}})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h352):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire [(4'hc):(1'h0)] wire61;
  wire signed [(5'h15):(1'h0)] wire60;
  wire [(3'h5):(1'h0)] wire49;
  wire [(3'h6):(1'h0)] wire48;
  wire signed [(5'h13):(1'h0)] wire37;
  wire signed [(4'ha):(1'h0)] wire31;
  wire signed [(5'h13):(1'h0)] wire30;
  wire [(5'h15):(1'h0)] wire17;
  wire signed [(4'h8):(1'h0)] wire16;
  wire [(5'h11):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire signed [(5'h12):(1'h0)] wire4;
  reg signed [(3'h4):(1'h0)] reg71 = (1'h0);
  reg signed [(4'he):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg68 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg67 = (1'h0);
  reg [(4'hd):(1'h0)] reg66 = (1'h0);
  reg [(5'h12):(1'h0)] reg65 = (1'h0);
  reg [(5'h11):(1'h0)] reg64 = (1'h0);
  reg [(2'h2):(1'h0)] reg63 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg62 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg57 = (1'h0);
  reg [(3'h7):(1'h0)] reg56 = (1'h0);
  reg [(5'h13):(1'h0)] reg55 = (1'h0);
  reg [(4'hd):(1'h0)] reg54 = (1'h0);
  reg [(5'h13):(1'h0)] reg53 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg51 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg50 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg47 = (1'h0);
  reg [(5'h12):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg44 = (1'h0);
  reg [(5'h14):(1'h0)] reg43 = (1'h0);
  reg [(4'he):(1'h0)] reg42 = (1'h0);
  reg [(4'h9):(1'h0)] reg41 = (1'h0);
  reg [(4'h8):(1'h0)] reg40 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg39 = (1'h0);
  reg [(5'h14):(1'h0)] reg38 = (1'h0);
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg35 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg34 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg33 = (1'h0);
  reg [(5'h13):(1'h0)] reg32 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg29 = (1'h0);
  reg [(5'h14):(1'h0)] reg28 = (1'h0);
  reg [(3'h7):(1'h0)] reg27 = (1'h0);
  reg [(4'ha):(1'h0)] reg26 = (1'h0);
  reg [(4'ha):(1'h0)] reg25 = (1'h0);
  reg [(2'h3):(1'h0)] reg24 = (1'h0);
  reg [(5'h15):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg22 = (1'h0);
  reg [(2'h3):(1'h0)] reg21 = (1'h0);
  reg [(4'h9):(1'h0)] reg20 = (1'h0);
  reg [(4'h8):(1'h0)] reg19 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg15 = (1'h0);
  reg [(5'h14):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg12 = (1'h0);
  reg [(4'hb):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg7 = (1'h0);
  assign y = {wire61,
                 wire60,
                 wire49,
                 wire48,
                 wire37,
                 wire31,
                 wire30,
                 wire17,
                 wire16,
                 wire6,
                 wire5,
                 wire4,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire4 = {wire3[(4'hd):(4'hd)]};
  assign wire5 = ({$signed(wire4), $unsigned(wire1[(1'h1):(1'h1)])} + (wire4 ?
                     $unsigned(((-wire2) + (8'hae))) : $signed($unsigned($unsigned(wire1)))));
  assign wire6 = wire3[(4'hc):(3'h6)];
  always
    @(posedge clk) begin
      reg7 <= $unsigned((~(wire4[(1'h1):(1'h0)] * $signed($signed(wire4)))));
      reg8 <= wire0[(1'h1):(1'h0)];
      if ({$signed(reg8)})
        begin
          reg9 <= wire0;
          reg10 <= wire1;
          reg11 <= wire3[(1'h0):(1'h0)];
        end
      else
        begin
          reg9 <= {(wire6 == (((~|(7'h44)) ?
                      (wire1 ? (8'ha3) : wire1) : $unsigned(wire6)) ?
                  ((reg9 ? wire3 : wire4) ?
                      {(8'hbf)} : wire0[(2'h2):(1'h0)]) : {(+(8'hae)),
                      (+wire4)}))};
          if ($signed($signed({wire4[(4'ha):(4'h9)]})))
            begin
              reg10 <= wire3;
              reg11 <= (~&(wire5[(1'h1):(1'h1)] ?
                  $signed((((8'ha6) << reg10) ?
                      (~|(8'ha7)) : (reg11 ?
                          (8'h9f) : reg11))) : $signed((wire5 ?
                      wire0[(3'h7):(2'h2)] : wire5))));
              reg12 <= {($signed((^wire2)) | (-((~&(8'h9f)) > (7'h41))))};
            end
          else
            begin
              reg10 <= (8'ha2);
            end
          reg13 <= $signed($signed(((&$signed(wire5)) ?
              (reg8 != wire3[(4'h8):(2'h3)]) : $signed($signed(wire4)))));
        end
      reg14 <= (~((reg8[(4'hd):(4'h9)] ?
          $unsigned(wire3) : {{reg12}}) >>> (&$unsigned($signed(reg11)))));
      reg15 <= (!$signed((!(reg11 ^~ (~|reg8)))));
    end
  assign wire16 = (!(&wire0[(3'h6):(1'h1)]));
  assign wire17 = reg9[(3'h7):(2'h2)];
  always
    @(posedge clk) begin
      if (reg10[(2'h3):(1'h0)])
        begin
          reg18 <= $unsigned($signed($unsigned($signed((wire6 ?
              (8'had) : reg13)))));
          reg19 <= reg15[(4'h9):(3'h4)];
          reg20 <= $unsigned({{((~&wire2) ^ (reg15 || reg11))}, reg18});
          reg21 <= (reg20 == (8'hbe));
          reg22 <= reg15[(4'h9):(2'h3)];
        end
      else
        begin
          if (reg18)
            begin
              reg18 <= {$signed(reg9[(4'hb):(1'h0)]), (wire5 ? wire5 : reg19)};
              reg19 <= $signed($unsigned($unsigned(((wire0 ? wire17 : reg8) ?
                  $unsigned(reg12) : (reg22 & reg15)))));
              reg20 <= $unsigned(reg18);
            end
          else
            begin
              reg18 <= $signed(wire1);
              reg19 <= reg19[(3'h7):(1'h1)];
              reg20 <= (+((reg13[(2'h2):(2'h2)] ?
                      $signed(wire17[(4'h8):(3'h6)]) : {{reg11}}) ?
                  (^((8'hbb) ? (!reg12) : reg18[(3'h6):(3'h4)])) : (^reg7)));
              reg21 <= {{(!reg13[(3'h4):(2'h2)]),
                      $unsigned((!reg18[(4'h9):(3'h6)]))},
                  reg8[(3'h4):(2'h2)]};
            end
          reg22 <= ((^~{((reg13 & reg13) ? {wire16, reg22} : {wire3})}) ?
              (|$unsigned((wire17 >>> {(8'hb3), wire1}))) : reg9);
          reg23 <= (({(^$signed(reg7))} ?
                  (wire2[(2'h3):(2'h3)] < $unsigned(wire1)) : reg7[(2'h3):(1'h0)]) ?
              wire0 : $unsigned($signed($unsigned(reg9))));
          if (wire0[(3'h4):(2'h2)])
            begin
              reg24 <= $signed((~reg7[(1'h1):(1'h0)]));
              reg25 <= $signed((reg7[(1'h0):(1'h0)] <<< (~wire2[(1'h0):(1'h0)])));
              reg26 <= ($unsigned(wire16[(3'h5):(1'h1)]) << $unsigned(((-{wire17}) ?
                  {(^reg21)} : wire6)));
              reg27 <= (|$unsigned(($signed((reg15 ? wire2 : reg20)) ?
                  wire1[(1'h0):(1'h0)] : (|$signed((8'h9e))))));
              reg28 <= reg14[(3'h4):(3'h4)];
            end
          else
            begin
              reg24 <= ($signed(wire6) | $unsigned(((!(reg25 ^ reg25)) ?
                  $signed(((7'h40) | reg28)) : $unsigned((wire3 <= reg26)))));
              reg25 <= (+(~^{$unsigned((reg8 ? wire5 : wire4)),
                  (!$signed(reg8))}));
              reg26 <= $unsigned({(!$signed((reg26 ? reg7 : reg23)))});
              reg27 <= ((8'h9c) ? {(8'h9c)} : reg24);
              reg28 <= {{(!$unsigned((-(8'hb2)))),
                      $unsigned((reg12 == $signed(wire5)))}};
            end
        end
      reg29 <= $signed($unsigned((($unsigned(reg12) & reg10[(1'h0):(1'h0)]) && $signed((wire3 + reg23)))));
    end
  assign wire30 = reg20;
  assign wire31 = $signed(((8'h9f) ?
                      reg7 : ({$signed(reg29), reg28[(5'h11):(5'h10)]} ?
                          $signed((wire3 & (8'hbc))) : $signed($unsigned(reg12)))));
  always
    @(posedge clk) begin
      reg32 <= reg9[(4'hc):(4'hc)];
      reg33 <= (~|reg19);
      reg34 <= $signed((~&$unsigned($signed(reg33[(1'h0):(1'h0)]))));
      reg35 <= reg11;
    end
  always
    @(posedge clk) begin
      reg36 <= {(wire1[(1'h1):(1'h0)] | $unsigned({$signed(wire1)})),
          $unsigned(reg33)};
    end
  assign wire37 = reg34;
  always
    @(posedge clk) begin
      reg38 <= reg11;
      reg39 <= ((~&{($unsigned(reg9) <<< (^~reg23)),
              (reg36[(3'h4):(1'h1)] > (wire4 ? reg34 : reg36))}) ?
          {($unsigned((reg27 ? wire2 : wire16)) || reg35),
              $signed($unsigned(wire3))} : $signed($unsigned({(reg36 ~^ wire1),
              (reg8 ? (8'h9f) : wire6)})));
      reg40 <= $unsigned(reg15);
      reg41 <= {$signed($signed(((reg22 & reg10) < {(8'ha1)})))};
    end
  always
    @(posedge clk) begin
      if ((!((~$signed({reg14, reg9})) == reg28)))
        begin
          reg42 <= $unsigned((&$signed({(~^reg29), {reg20, reg39}})));
          reg43 <= ($unsigned($signed($signed($unsigned(reg38)))) ?
              wire16 : (^~wire31));
          reg44 <= (+$signed($unsigned(reg25)));
        end
      else
        begin
          if ((wire3 ^ reg24))
            begin
              reg42 <= ($signed(wire1[(2'h3):(2'h2)]) ?
                  $unsigned({reg44[(2'h2):(1'h1)]}) : reg10);
              reg43 <= $signed(reg40);
              reg44 <= $signed(wire16);
              reg45 <= ({reg18,
                  (reg41[(1'h0):(1'h0)] ~^ wire37)} > $signed({$signed((reg23 || (8'ha4)))}));
            end
          else
            begin
              reg42 <= $unsigned((^~reg36));
              reg43 <= $signed(wire6);
              reg44 <= reg21;
              reg45 <= (($signed((reg35 ? reg12 : (reg22 ? (8'hbf) : reg23))) ?
                      $unsigned(((reg21 + reg40) == $signed(wire2))) : (reg36 ?
                          $unsigned((^~reg7)) : ((~reg35) << $unsigned(reg29)))) ?
                  $signed(reg29) : ((reg19 != reg45) ?
                      (8'ha9) : ($unsigned(((8'h9d) != reg26)) ?
                          (^$unsigned(reg18)) : wire17[(5'h14):(3'h5)])));
            end
        end
      reg46 <= $unsigned($unsigned($unsigned(((reg33 ? (7'h42) : reg21) ?
          wire6 : reg44[(2'h3):(2'h3)]))));
      reg47 <= (reg19 - (((+(^reg24)) ?
          (~^wire30[(3'h5):(3'h4)]) : ((+reg21) > wire4[(4'hd):(4'h8)])) >= (~^$signed((^~reg33)))));
    end
  assign wire48 = wire16[(1'h1):(1'h1)];
  assign wire49 = (~&($signed($signed((reg43 | (8'ha6)))) & (reg22 ?
                      $unsigned(reg9[(4'hc):(1'h0)]) : {(reg22 ?
                              reg45 : (8'ha2))})));
  always
    @(posedge clk) begin
      reg50 <= $unsigned((reg24[(2'h2):(1'h0)] ^ (~^(&reg12))));
      reg51 <= reg47;
      reg52 <= {$unsigned($unsigned({$unsigned(reg29)})), wire6};
      reg53 <= (reg10[(1'h1):(1'h0)] ?
          reg51[(5'h10):(1'h0)] : reg27[(2'h3):(1'h0)]);
      if ({($signed(reg39[(4'h9):(3'h4)]) ~^ (^($signed((8'hbb)) ?
              ((8'hb2) * reg26) : (wire4 || reg46)))),
          (^$signed(reg12[(4'hb):(2'h2)]))})
        begin
          reg54 <= $signed($signed({reg27[(1'h0):(1'h0)], (~&reg39)}));
          if (($signed($signed(($unsigned(reg15) < reg43[(3'h4):(1'h1)]))) ?
              (^reg32) : (^((~reg29[(2'h2):(1'h0)]) * reg10[(3'h6):(3'h4)]))))
            begin
              reg55 <= (((reg43 ?
                      ({wire30} ^~ (reg25 ?
                          reg39 : wire5)) : reg44[(1'h0):(1'h0)]) < reg36) ?
                  (~&(8'hbe)) : reg42[(4'h8):(4'h8)]);
              reg56 <= $signed((((+reg47) ?
                  $signed((reg19 ?
                      reg26 : reg8)) : wire30) + $unsigned(wire30[(3'h7):(3'h4)])));
              reg57 <= (8'ha4);
              reg58 <= reg34;
              reg59 <= {reg29,
                  (reg19[(2'h2):(1'h1)] < {((reg20 ? reg14 : reg28) ~^ (reg23 ?
                          reg8 : reg23))})};
            end
          else
            begin
              reg55 <= $unsigned((~|((reg29 ?
                      (wire1 || wire31) : (wire5 ? reg46 : (8'hb3))) ?
                  $unsigned(reg41) : (8'hbe))));
              reg56 <= (reg8 ?
                  ({reg39[(4'ha):(3'h4)],
                      wire37[(4'hf):(2'h2)]} ^ $signed(((reg59 == reg41) ?
                      (reg55 ? wire48 : wire49) : (reg11 ?
                          reg50 : (8'hba))))) : ({$unsigned((7'h44)),
                      {(~reg10)}} <<< (reg11[(1'h1):(1'h0)] ?
                      $signed({(8'ha3), reg25}) : reg44)));
              reg57 <= $signed((8'hae));
              reg58 <= (!(-$signed($signed(reg57))));
            end
        end
      else
        begin
          reg54 <= reg59[(1'h0):(1'h0)];
        end
    end
  assign wire60 = reg9;
  assign wire61 = reg15;
  always
    @(posedge clk) begin
      reg62 <= wire17;
      reg63 <= reg23[(4'hb):(1'h1)];
      reg64 <= (reg26[(3'h4):(1'h0)] ?
          (^~($unsigned($signed(reg35)) >> ((reg12 ? reg43 : reg25) >= (wire4 ?
              reg9 : wire30)))) : (~|(8'ha6)));
      reg65 <= reg53[(4'ha):(2'h2)];
      if (reg35[(4'h9):(3'h7)])
        begin
          reg66 <= ((($signed($unsigned(reg18)) >> reg56) > reg24[(1'h1):(1'h1)]) <<< reg34);
          if ((~^$unsigned(reg35)))
            begin
              reg67 <= $unsigned((reg21[(2'h3):(2'h2)] ?
                  (~((reg21 - reg66) > (~^wire49))) : reg55[(3'h4):(2'h3)]));
              reg68 <= reg20[(3'h7):(2'h3)];
              reg69 <= $unsigned((^(((wire37 ?
                  reg11 : (8'hbf)) & reg34[(1'h0):(1'h0)]) && $signed($unsigned(reg38)))));
              reg70 <= $signed((+(($unsigned((8'h9e)) ?
                  (~^reg56) : $unsigned(reg55)) > reg51)));
            end
          else
            begin
              reg67 <= reg54;
            end
          reg71 <= (~&$unsigned((~|reg46)));
        end
      else
        begin
          reg66 <= (8'hbe);
          reg67 <= reg57;
          reg68 <= reg20[(3'h6):(2'h2)];
          reg69 <= (reg41[(4'h9):(2'h3)] ?
              {((~&{reg53, reg36}) ?
                      $unsigned({reg23,
                          reg12}) : (&{reg51}))} : (~($signed((wire2 + (8'hbb))) ?
                  $signed(reg29) : (+(~&reg58)))));
        end
    end
endmodule
