//! ArmCodegen: comparison operations.

use crate::ir::reexports::{IrCmpOp, Operand, Value};
use crate::common::types::IrType;
use super::emit::{ArmCodegen, arm_int_cond_code, arm_invert_cond_code};

impl ArmCodegen {
    pub(super) fn emit_float_cmp_impl(&mut self, dest: &Value, op: IrCmpOp, lhs: &Operand, rhs: &Operand, ty: IrType) {
        if ty == IrType::F32 {
            let l = self.float_operand_reg(lhs, ty, "s0");
            let r = self.float_operand_reg(rhs, ty, "s1");
            self.state.emit_fmt(format_args!("    fcmp {}, {}", l, r));
        } else {
            let l = self.float_operand_reg(lhs, ty, "d0");
            let r = self.float_operand_reg(rhs, ty, "d1");
            self.state.emit_fmt(format_args!("    fcmp {}, {}", l, r));
        }
        let cond = match op {
            IrCmpOp::Eq => "eq",
            IrCmpOp::Ne => "ne",
            IrCmpOp::Slt | IrCmpOp::Ult => "mi",
            IrCmpOp::Sle | IrCmpOp::Ule => "ls",
            IrCmpOp::Sgt | IrCmpOp::Ugt => "gt",
            IrCmpOp::Sge | IrCmpOp::Uge => "ge",
        };
        self.state.emit_fmt(format_args!("    cset x0, {}", cond));
        self.store_x0_to(dest);
    }

    pub(super) fn emit_f128_cmp_impl(&mut self, dest: &Value, op: IrCmpOp, lhs: &Operand, rhs: &Operand) {
        crate::backend::f128_softfloat::f128_cmp(self, dest, op, lhs, rhs);
    }

    pub(super) fn emit_int_cmp_impl(&mut self, dest: &Value, op: IrCmpOp, lhs: &Operand, rhs: &Operand, ty: IrType) {
        self.emit_int_cmp_insn(lhs, rhs, ty);
        let cond = arm_int_cond_code(op);
        self.state.emit_fmt(format_args!("    cset x0, {}", cond));
        self.store_x0_to(dest);
    }

    pub(super) fn emit_fused_cmp_branch_impl(
        &mut self,
        op: IrCmpOp,
        lhs: &Operand,
        rhs: &Operand,
        ty: IrType,
        true_label: &str,
        false_label: &str,
    ) {
        if ty.is_float() {
            // fcmp + conditional branch — no cset boolean materialization.
            // Condition codes match emit_float_cmp_impl exactly (mi/ls for
            // less-than shapes so unordered compares stay false), so branching
            // on flags is identical to branching on the materialized boolean.
            let (l, r) = if ty == IrType::F32 {
                (self.float_operand_reg(lhs, ty, "s0"), self.float_operand_reg(rhs, ty, "s1"))
            } else {
                (self.float_operand_reg(lhs, ty, "d0"), self.float_operand_reg(rhs, ty, "d1"))
            };
            self.state.emit_fmt(format_args!("    fcmp {}, {}", l, r));
            let cond = match op {
                IrCmpOp::Eq => "eq",
                IrCmpOp::Ne => "ne",
                IrCmpOp::Slt | IrCmpOp::Ult => "mi",
                IrCmpOp::Sle | IrCmpOp::Ule => "ls",
                IrCmpOp::Sgt | IrCmpOp::Ugt => "gt",
                IrCmpOp::Sge | IrCmpOp::Uge => "ge",
            };
            let inv_cc = arm_invert_cond_code(cond);
            let skip = self.state.fresh_label("skip");
            self.state.emit_fmt(format_args!("    b.{} {}", inv_cc, skip));
            self.state.emit_fmt(format_args!("    b {}", true_label));
            self.state.emit_fmt(format_args!("{}:", skip));
            self.state.emit_fmt(format_args!("    b {}", false_label));
            self.state.reg_cache.invalidate_all();
            return;
        }
        self.emit_int_cmp_insn(lhs, rhs, ty);
        let cc = arm_int_cond_code(op);
        let inv_cc = arm_invert_cond_code(cc);
        let skip = self.state.fresh_label("skip");
        self.state.emit_fmt(format_args!("    b.{} {}", inv_cc, skip));
        self.state.emit_fmt(format_args!("    b {}", true_label));
        self.state.emit_fmt(format_args!("{}:", skip));
        self.state.emit_fmt(format_args!("    b {}", false_label));
        self.state.reg_cache.invalidate_all();
    }

    pub(super) fn emit_select_impl(&mut self, dest: &Value, cond: &Operand, true_val: &Operand, false_val: &Operand, _ty: IrType) {
        self.operand_to_x0(false_val);
        self.state.emit("    mov x1, x0");
        self.operand_to_x0(true_val);
        self.state.emit("    mov x2, x0");
        self.operand_to_x0(cond);
        self.state.emit("    cmp x0, #0");
        self.state.emit("    csel x0, x2, x1, ne");
        self.state.reg_cache.invalidate_acc();
        self.store_x0_to(dest);
    }
}
