This is EGCP 446 Advanced Digital Design Using Verilog HDL

Assignment 1 is not included (trivial)

Assignment 2 is implementing a full subtractor

Assignment 3 is implementing a 8to1 mux with 2to1 muxs

Assignment 4 is implementing a synchronous arbiter state machine.
