SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -2
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx50
SET_PREFERENCE projectname ram_1kx15
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff676
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name ram_1kx15
SET_PARAMETER use_rstb_pin false
SET_PARAMETER pipeline_stages 0
SET_PARAMETER assume_synchronous_clk false
SET_PARAMETER use_regcea_pin false
SET_PARAMETER load_init_file false
SET_PARAMETER port_a_write_rate 50
SET_PARAMETER disable_collision_warnings false
SET_PARAMETER use_byte_write_enable false
SET_PARAMETER ecc false
SET_PARAMETER primitive 1kx18
SET_PARAMETER port_b_clock 100
SET_PARAMETER remaining_memory_locations 0
SET_PARAMETER memory_type Simple_Dual_Port_RAM
SET_PARAMETER port_a_clock 100
SET_PARAMETER disable_out_of_range_warnings false
SET_PARAMETER read_width_a 15
SET_PARAMETER read_width_b 15
SET_PARAMETER byte_size 9
SET_PARAMETER register_portb_output_of_memory_core false
SET_PARAMETER use_regceb_pin false
SET_PARAMETER register_porta_output_of_memory_core false
SET_PARAMETER reset_memory_latch_a false
SET_PARAMETER reset_memory_latch_b false
SET_PARAMETER register_porta_output_of_memory_primitives false
SET_PARAMETER use_error_injection_pins false
SET_PARAMETER enable_a Always_Enabled
SET_PARAMETER enable_b Always_Enabled
SET_PARAMETER port_a_enable_rate 100
SET_PARAMETER write_depth_a 1024
SET_PARAMETER algorithm Fixed_Primitives
SET_PARAMETER output_reset_value_a 0
SET_PARAMETER output_reset_value_b 0
SET_PARAMETER error_injection_type Single_Bit_Error_Injection
SET_PARAMETER port_b_write_rate 0
SET_PARAMETER write_width_a 15
SET_PARAMETER write_width_b 15
SET_PARAMETER reset_priority_a CE
SET_PARAMETER reset_priority_b CE
SET_PARAMETER additional_inputs_for_power_estimation false
SET_PARAMETER operating_mode_a READ_FIRST
SET_PARAMETER operating_mode_b READ_FIRST
SET_PARAMETER reset_type SYNC
SET_PARAMETER register_portb_output_of_memory_primitives false
SET_PARAMETER port_b_enable_rate 100
SET_PARAMETER use_rsta_pin false
SET_PARAMETER coe_file no_coe_file_loaded
SET_PARAMETER fill_remaining_memory_locations false
SET_PARAMETER collision_warnings ALL
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v3_3.blk_mem_gen_v3_3
SET_CORE_PATH /home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v3_3/
SET_CORE_GUIPATH /home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v3_3/gui/blk_mem_gen_v3_3.tcl
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 3.3
SET_CORE_VLNV xilinx.com:ip:blk_mem_gen:3.3
SET_CORE_DATASHEET /home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v3_3/doc/blk_mem_gen_ds512.pdf
ADD_CORE_DOCUMENT </home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v3_3/doc/blk_mem_gen_ds512.pdf><Data Sheet>
ADD_CORE_DOCUMENT </home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v3_3/doc/blk_mem_gen_v3_3_vinfo.html><Version Information>
