INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Mon Mar 27 21:21:45 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 3.31 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command       import_lib done; 0.15 sec.
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     add_library done; 0.39 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.75 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.816 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.08 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.err.log 
Command         ap_eval done; 2.37 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.43 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.46 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.49 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.67 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.err.log 
Command         ap_eval done; 2.62 sec.
Command       clang_tidy done; 2.66 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.63 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.72 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.49 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.err.log 
Command         ap_eval done; 2.45 sec.
Command       clang_tidy done; 2.5 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.48 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.52 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.24 seconds. CPU system time: 2.46 seconds. Elapsed time: 34.52 seconds; current allocated memory: 212.573 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 4.1 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.1 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.59 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.6 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.lto.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.79 sec.
INFO: [HLS 214-186] Unrolling loop 'TILE_DEPTH' (tiled_conv.cpp:90:13) in function 'tiled_conv' completely with a factor of 16 (tiled_conv.cpp:90:13)
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:55:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:55:25)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on port 'wt' (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on port 'wt' (utils.cpp:91:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int) (.1)' (utils.cpp:134:83)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.84 seconds. CPU system time: 0.7 seconds. Elapsed time: 7.94 seconds; current allocated memory: 214.474 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 214.476 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 224.394 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.32 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 238.902 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'KERNEL' (conv_7x7.cpp:38) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'store_output_tile_to_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KERNEL' (conv_7x7.cpp:38) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (conv_7x7.cpp:45) in function 'conv_7x7' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERN_I' (conv_7x7.cpp:48) in function 'conv_7x7' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buf.V' (tiled_conv.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_ping.V' (tiled_conv.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_pong.V' (tiled_conv.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_in_buf.V' (tiled_conv.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
Command         transform done; 1.72 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (tiled_conv.cpp:14)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'store_output_tile_to_DRAM' (utils.cpp:107)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_7x7' (conv_7x7.cpp:32:52)...293 expression(s) balanced.
Command         transform done; 0.95 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 277.202 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WIDTH' (conv_7x7.cpp:35:25) in function 'conv_7x7'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:32:21) in function 'conv_7x7'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V[0]' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf' 
Command         transform done; 3.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.14 seconds; current allocated memory: 319.224 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.52 sec.
Command     elaborate done; 48.99 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model store_output_tile_to_DRAM 
Execute       preproc_iomode -model conv_7x7 
Execute       preproc_iomode -model load_layer_params_from_DRAM 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM 
INFO-FLOW: Configuring Module : conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       apply_spec_resource_limit conv_7x7 
INFO-FLOW: Configuring Module : store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       apply_spec_resource_limit store_output_tile_to_DRAM 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
INFO-FLOW: Preprocessing Module: conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       cdfg_preprocess -model conv_7x7 
Execute       rtl_gen_preprocess conv_7x7 
INFO-FLOW: Preprocessing Module: store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       cdfg_preprocess -model store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM 
Execute       schedule -model load_layer_params_from_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 320.686 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM.
Execute       set_default_model load_layer_params_from_DRAM 
Execute       bind -model load_layer_params_from_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 321.432 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7 
Execute       schedule -model conv_7x7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HEIGHT_WIDTH_KERNEL'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('X_buf_load_17', conv_7x7.cpp:35) on array 'X_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'X_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 61, loop 'HEIGHT_WIDTH_KERNEL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 13.09 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.06 seconds. CPU system time: 0.27 seconds. Elapsed time: 13.41 seconds; current allocated memory: 326.955 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.22 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.sched.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling conv_7x7.
Execute       set_default_model conv_7x7 
Execute       bind -model conv_7x7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.67 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.13 seconds; current allocated memory: 334.503 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.79 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bind.adb -f 
Command       db_write done; 0.27 sec.
INFO-FLOW: Finish binding conv_7x7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_output_tile_to_DRAM 
Execute       schedule -model store_output_tile_to_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.25 seconds; current allocated memory: 334.893 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_tile_to_DRAM.
Execute       set_default_model store_output_tile_to_DRAM 
Execute       bind -model store_output_tile_to_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 335.378 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.bind.adb -f 
INFO-FLOW: Finish binding store_output_tile_to_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
WARNING: [HLS 200-871] Estimated clock period (8.26025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'tiled_conv' consists of the following:	'mul' operation of DSP[74] ('mul_ln62', tiled_conv.cpp:62) [73]  (3.36 ns)
	'add' operation of DSP[74] ('add_ln62_1', tiled_conv.cpp:62) [74]  (3.02 ns)
	'icmp' operation ('p_mid126', tiled_conv.cpp:62) [83]  (1.88 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 336.283 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 337.791 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.46 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess conv_7x7 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.62 seconds; current allocated memory: 338.931 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM 
Execute       syn_report -csynth -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -model load_layer_params_from_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info load_layer_params_from_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 147 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
Command       create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 352.839 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7 
Execute       syn_report -csynth -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.48 sec.
Execute       syn_report -rtlxml -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.7 sec.
Execute       syn_report -verbosereport -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.63 sec.
Execute       db_write -model conv_7x7 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.adb 
Command       db_write done; 1.05 sec.
Execute       gen_tb_info conv_7x7 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_output_tile_to_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_20ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_tile_to_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.35 seconds. CPU system time: 0.3 seconds. Elapsed time: 7.91 seconds; current allocated memory: 381.632 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_store_output_tile_to_DRAM 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_store_output_tile_to_DRAM 
Execute       syn_report -csynth -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model store_output_tile_to_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info store_output_tile_to_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 387.344 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.28 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv 
Command       gen_rtl done; 0.18 sec.
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.66 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.adb 
Command       db_write done; 0.2 sec.
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 2.12 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: Handling components in module [conv_7x7] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mul_3ns_6ns_8_1_1.
INFO-FLOW: Append model tiled_conv_mul_3ns_6ns_8_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: Handling components in module [store_output_tile_to_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_20ns_25_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_0.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_0
INFO-FLOW: Found component tiled_conv_conv_wt_buf_ping_V_0.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: Found component tiled_conv_conv_out_buf_0_V.
INFO-FLOW: Append model tiled_conv_conv_out_buf_0_V
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Append model load_layer_params_from_DRAM
INFO-FLOW: Append model conv_7x7
INFO-FLOW: Append model store_output_tile_to_DRAM
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_6ns_10ns_15_1_1 tiled_conv_mul_6ns_7ns_12_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mul_3ns_6ns_8_1_1 tiled_conv_mul_mul_16s_16s_29_1_1 tiled_conv_mul_4ns_7ns_10_1_1 tiled_conv_mul_mul_6ns_20ns_25_1_1 tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1 tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1 tiled_conv_conv_in_buf_V_0 tiled_conv_conv_wt_buf_ping_V_0 tiled_conv_conv_out_buf_0_V tiled_conv_control_s_axi tiled_conv_fm_m_axi tiled_conv_wt_m_axi load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: To file: write model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_3ns_6ns_8_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_0
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_0_V
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model load_layer_params_from_DRAM
INFO-FLOW: To file: write model conv_7x7
INFO-FLOW: To file: write model store_output_tile_to_DRAM
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): tiled_conv
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_10ns_15_1_1_Multiplier_0'
Command       ap_source done; 0.11 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_7ns_12_1_1_Multiplier_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_3ns_6ns_8_1_1_Multiplier_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.27 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_4ns_7ns_10_1_1_Multiplier_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_2ns_22ns_23_1_1_Multiplier_4'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_ping_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_0_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.64 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=tiled_conv xml_exists=0
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=0
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.53 seconds. CPU system time: 0.49 seconds. Elapsed time: 10.92 seconds; current allocated memory: 401.761 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.06 MHz
Command     autosyn done; 49.66 sec.
Command   csynth_design done; 98.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 89.65 seconds. CPU system time: 4.67 seconds. Elapsed time: 98.67 seconds; current allocated memory: 403.305 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Mon Mar 27 21:25:37 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 3.57 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.32 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.97 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 4.23 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     add_library done; 0.22 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.911 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.1 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.err.log 
Command         ap_eval done; 2.36 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.42 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.4 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.51 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.61 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.84 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.err.log 
Command         ap_eval done; 2.56 sec.
Command       clang_tidy done; 2.6 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.56 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.67 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.48 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.err.log 
Command         ap_eval done; 2.39 sec.
Command       clang_tidy done; 2.44 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.43 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.53 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.05 seconds. CPU system time: 2.43 seconds. Elapsed time: 33.13 seconds; current allocated memory: 213.133 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.86 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.58 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.lto.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 214-186] Unrolling loop 'TILE_DEPTH' (tiled_conv.cpp:90:13) in function 'tiled_conv' completely with a factor of 16 (tiled_conv.cpp:90:13)
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:55:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:55:25)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on port 'wt' (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on port 'wt' (utils.cpp:91:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int) (.1)' (utils.cpp:134:83)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.57 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.49 seconds; current allocated memory: 214.970 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.972 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 224.878 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 239.380 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'KERNEL' (conv_7x7.cpp:38) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'store_output_tile_to_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KERNEL' (conv_7x7.cpp:38) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (conv_7x7.cpp:45) in function 'conv_7x7' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERN_I' (conv_7x7.cpp:48) in function 'conv_7x7' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
Command         transform done; 1.92 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (tiled_conv.cpp:14)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'store_output_tile_to_DRAM' (utils.cpp:107)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_7x7' (conv_7x7.cpp:32:52)...147 expression(s) balanced.
Command         transform done; 1.03 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.96 seconds; current allocated memory: 277.526 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WIDTH' (conv_7x7.cpp:35:25) in function 'conv_7x7'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:32:21) in function 'conv_7x7'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf' 
Command         transform done; 4.36 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.36 seconds; current allocated memory: 322.814 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.97 sec.
Command     elaborate done; 48.64 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model store_output_tile_to_DRAM 
Execute       preproc_iomode -model conv_7x7 
Execute       preproc_iomode -model load_layer_params_from_DRAM 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM 
INFO-FLOW: Configuring Module : conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       apply_spec_resource_limit conv_7x7 
INFO-FLOW: Configuring Module : store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       apply_spec_resource_limit store_output_tile_to_DRAM 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
INFO-FLOW: Preprocessing Module: conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       cdfg_preprocess -model conv_7x7 
Execute       rtl_gen_preprocess conv_7x7 
INFO-FLOW: Preprocessing Module: store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       cdfg_preprocess -model store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM 
Execute       schedule -model load_layer_params_from_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 324.427 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM.
Execute       set_default_model load_layer_params_from_DRAM 
Execute       bind -model load_layer_params_from_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 325.073 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7 
Execute       schedule -model conv_7x7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HEIGHT_WIDTH_KERNEL'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('X_buf_load_34', conv_7x7.cpp:35) on array 'X_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'X_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 74, Depth = 90, loop 'HEIGHT_WIDTH_KERNEL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 39.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 39.09 seconds. CPU system time: 0.32 seconds. Elapsed time: 39.59 seconds; current allocated memory: 333.327 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.97 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.sched.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish scheduling conv_7x7.
Execute       set_default_model conv_7x7 
Execute       bind -model conv_7x7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.42 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.73 seconds; current allocated memory: 343.578 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.29 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bind.adb -f 
Command       db_write done; 0.43 sec.
INFO-FLOW: Finish binding conv_7x7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_output_tile_to_DRAM 
Execute       schedule -model store_output_tile_to_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.63 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.95 seconds; current allocated memory: 343.954 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_tile_to_DRAM.
Execute       set_default_model store_output_tile_to_DRAM 
Execute       bind -model store_output_tile_to_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 344.412 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.bind.adb -f 
INFO-FLOW: Finish binding store_output_tile_to_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
WARNING: [HLS 200-871] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'tiled_conv' consists of the following:	'mul' operation of DSP[120] ('mul_ln37', utils.cpp:37) [108]  (3.36 ns)
	'add' operation of DSP[120] ('add_ln47_1', utils.cpp:47) [120]  (3.02 ns)
	'getelementptr' operation ('conv_in_buf_V_addr', utils.cpp:47) [122]  (0 ns)
	'store' operation ('conv_in_buf_V_addr_write_ln47', utils.cpp:47) of variable 'storemerge', utils.cpp:49 on array 'conv_in_buf.V', tiled_conv.cpp:34 [146]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 345.243 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.77 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.23 seconds; current allocated memory: 346.491 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.48 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess conv_7x7 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.66 seconds; current allocated memory: 347.612 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM 
Execute       syn_report -csynth -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model load_layer_params_from_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info load_layer_params_from_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 147 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
Command       create_rtl_model done; 1.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.39 seconds; current allocated memory: 368.125 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7 
Execute       syn_report -csynth -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.39 sec.
Execute       syn_report -rtlxml -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.82 sec.
Execute       syn_report -verbosereport -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.37 sec.
Execute       db_write -model conv_7x7 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.adb 
Command       db_write done; 2.54 sec.
Execute       gen_tb_info conv_7x7 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_output_tile_to_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_20ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_tile_to_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.24 seconds. CPU system time: 0.5 seconds. Elapsed time: 17.49 seconds; current allocated memory: 410.540 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_store_output_tile_to_DRAM 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_store_output_tile_to_DRAM 
Execute       syn_report -csynth -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model store_output_tile_to_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.adb 
Execute       gen_tb_info store_output_tile_to_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 415.410 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.26 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv 
Command       gen_rtl done; 0.13 sec.
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.73 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 4.05 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: Handling components in module [conv_7x7] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mul_3ns_9ns_11_1_1.
INFO-FLOW: Append model tiled_conv_mul_3ns_9ns_11_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1
INFO-FLOW: Handling components in module [store_output_tile_to_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_20ns_25_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V
INFO-FLOW: Found component tiled_conv_conv_wt_buf_ping_V.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_ping_V
INFO-FLOW: Found component tiled_conv_conv_out_buf_V.
INFO-FLOW: Append model tiled_conv_conv_out_buf_V
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Append model load_layer_params_from_DRAM
INFO-FLOW: Append model conv_7x7
INFO-FLOW: Append model store_output_tile_to_DRAM
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_6ns_10ns_15_1_1 tiled_conv_mul_6ns_7ns_12_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mul_3ns_9ns_11_1_1 tiled_conv_mul_mul_16s_16s_29_1_1 tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1 tiled_conv_mul_4ns_7ns_10_1_1 tiled_conv_mul_mul_6ns_20ns_25_1_1 tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1 tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1 tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1 tiled_conv_conv_in_buf_V tiled_conv_conv_wt_buf_ping_V tiled_conv_conv_out_buf_V tiled_conv_control_s_axi tiled_conv_fm_m_axi tiled_conv_wt_m_axi load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: To file: write model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_3ns_9ns_11_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1
INFO-FLOW: To file: write model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_ping_V
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_V
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model load_layer_params_from_DRAM
INFO-FLOW: To file: write model conv_7x7
INFO-FLOW: To file: write model store_output_tile_to_DRAM
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): tiled_conv
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_10ns_15_1_1_Multiplier_0'
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_7ns_12_1_1_Multiplier_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_3ns_9ns_11_1_1_Multiplier_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.34 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_4ns_7ns_10_1_1_Multiplier_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_2ns_22ns_23_1_1_Multiplier_4'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_ping_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.69 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=tiled_conv xml_exists=1
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=22 #gSsdmPorts=0
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.66 seconds. CPU system time: 0.61 seconds. Elapsed time: 16.17 seconds; current allocated memory: 428.687 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
Command     autosyn done; 102.63 sec.
Command   csynth_design done; 151.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 141.11 seconds. CPU system time: 5.13 seconds. Elapsed time: 151.29 seconds; current allocated memory: 429.940 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 06:15:47 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 5.78 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.15 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.39 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.24 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 6.63 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     add_library done; 0.22 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.959 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.err.log 
Command       ap_eval done; 0.97 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.36 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.err.log 
Command         ap_eval done; 2.57 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.64 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.64 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.85 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.65 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.err.log 
Command         ap_eval done; 2.77 sec.
Command       clang_tidy done; 2.8 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.55 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.67 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.61 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.err.log 
Command         ap_eval done; 2.6 sec.
Command       clang_tidy done; 2.63 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.52 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.69 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.89 seconds. CPU system time: 3.65 seconds. Elapsed time: 37.5 seconds; current allocated memory: 213.118 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.36 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.37 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 4.79 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.8 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.67 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.lto.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.66 sec.
INFO: [HLS 214-186] Unrolling loop 'TILE_DEPTH' (tiled_conv.cpp:90:13) in function 'tiled_conv' completely with a factor of 16 (tiled_conv.cpp:90:13)
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:56:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:56:25)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on port 'wt' (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on port 'wt' (utils.cpp:91:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int) (.1)' (utils.cpp:134:83)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.16 seconds. CPU system time: 1.16 seconds. Elapsed time: 8.94 seconds; current allocated memory: 215.057 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 215.059 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 224.029 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 235.978 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'KERN_I' (conv_7x7.cpp:52) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'store_output_tile_to_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KERN_I' (conv_7x7.cpp:52) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ACC' (conv_7x7.cpp:43) in function 'conv_7x7' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buf.V' (tiled_conv.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_ping.V' (tiled_conv.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_pong.V' (tiled_conv.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_in_buf.V' (tiled_conv.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (conv_7x7.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
Command         transform done; 0.98 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (tiled_conv.cpp:14)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'store_output_tile_to_DRAM' (utils.cpp:107)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_7x7' (conv_7x7.cpp:32:45)...7 expression(s) balanced.
Command         transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 271.077 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHANNEL' (conv_7x7.cpp:43:22) in function 'conv_7x7'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL' (conv_7x7.cpp:38:22) in function 'conv_7x7' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'WIDTH' (conv_7x7.cpp:35:25) in function 'conv_7x7'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:32:21) in function 'conv_7x7'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V[0]' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf' (conv_7x7.cpp:78:39)
Command         transform done; 1.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 302.934 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.73 sec.
Command     elaborate done; 50.22 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model store_output_tile_to_DRAM 
Execute       preproc_iomode -model conv_7x7 
Execute       preproc_iomode -model load_layer_params_from_DRAM 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM 
INFO-FLOW: Configuring Module : conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       apply_spec_resource_limit conv_7x7 
INFO-FLOW: Configuring Module : store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       apply_spec_resource_limit store_output_tile_to_DRAM 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
INFO-FLOW: Preprocessing Module: conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       cdfg_preprocess -model conv_7x7 
Execute       rtl_gen_preprocess conv_7x7 
INFO-FLOW: Preprocessing Module: store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       cdfg_preprocess -model store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM 
Execute       schedule -model load_layer_params_from_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 303.932 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM.
Execute       set_default_model load_layer_params_from_DRAM 
Execute       bind -model load_layer_params_from_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 304.696 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7 
Execute       schedule -model conv_7x7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL_KERN_I'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('W_buf_load_2', conv_7x7.cpp:46) on array 'W_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 10, loop 'CHANNEL_KERN_I'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 305.812 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.sched.adb -f 
INFO-FLOW: Finish scheduling conv_7x7.
Execute       set_default_model conv_7x7 
Execute       bind -model conv_7x7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 307.332 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.53 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bind.adb -f 
INFO-FLOW: Finish binding conv_7x7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_output_tile_to_DRAM 
Execute       schedule -model store_output_tile_to_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 307.688 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_tile_to_DRAM.
Execute       set_default_model store_output_tile_to_DRAM 
Execute       bind -model store_output_tile_to_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 308.174 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.bind.adb -f 
INFO-FLOW: Finish binding store_output_tile_to_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
WARNING: [HLS 200-871] Estimated clock period (8.26025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'tiled_conv' consists of the following:	'mul' operation of DSP[74] ('mul_ln62', tiled_conv.cpp:62) [73]  (3.36 ns)
	'add' operation of DSP[74] ('add_ln62_1', tiled_conv.cpp:62) [74]  (3.02 ns)
	'icmp' operation ('p_mid126', tiled_conv.cpp:62) [83]  (1.88 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 309.080 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 310.616 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.06 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess conv_7x7 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 311.757 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM 
Execute       syn_report -csynth -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -model load_layer_params_from_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info load_layer_params_from_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 316.251 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7 
Execute       syn_report -csynth -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       syn_report -rtlxml -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.71 sec.
Execute       db_write -model conv_7x7 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info conv_7x7 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_output_tile_to_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_20ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_tile_to_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.64 seconds; current allocated memory: 322.743 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_store_output_tile_to_DRAM 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_store_output_tile_to_DRAM 
Execute       syn_report -csynth -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model store_output_tile_to_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.adb 
Execute       gen_tb_info store_output_tile_to_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.8 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 328.491 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.29 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.19 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.83 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: Handling components in module [conv_7x7] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mux_73_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_73_16_1_1
INFO-FLOW: Found component tiled_conv_mux_32_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_32_16_1_1
INFO-FLOW: Found component tiled_conv_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: Handling components in module [store_output_tile_to_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_20ns_25_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_0.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_0
INFO-FLOW: Found component tiled_conv_conv_wt_buf_ping_V_0.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: Found component tiled_conv_conv_out_buf_0_V.
INFO-FLOW: Append model tiled_conv_conv_out_buf_0_V
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Append model load_layer_params_from_DRAM
INFO-FLOW: Append model conv_7x7
INFO-FLOW: Append model store_output_tile_to_DRAM
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_6ns_10ns_15_1_1 tiled_conv_mux_73_16_1_1 tiled_conv_mux_32_16_1_1 tiled_conv_mul_6ns_7ns_12_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mul_mul_16s_16s_29_1_1 tiled_conv_mul_4ns_7ns_10_1_1 tiled_conv_mul_mul_6ns_20ns_25_1_1 tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1 tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1 tiled_conv_conv_in_buf_V_0 tiled_conv_conv_wt_buf_ping_V_0 tiled_conv_conv_out_buf_0_V tiled_conv_control_s_axi tiled_conv_fm_m_axi tiled_conv_wt_m_axi load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: To file: write model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model tiled_conv_mux_73_16_1_1
INFO-FLOW: To file: write model tiled_conv_mux_32_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_0
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_0_V
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model load_layer_params_from_DRAM
INFO-FLOW: To file: write model conv_7x7
INFO-FLOW: To file: write model store_output_tile_to_DRAM
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): tiled_conv
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_10ns_15_1_1_Multiplier_0'
Command       ap_source done; 0.12 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_7ns_12_1_1_Multiplier_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.25 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_4ns_7ns_10_1_1_Multiplier_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_2ns_22ns_23_1_1_Multiplier_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_ping_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_0_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.71 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=tiled_conv xml_exists=1
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=21 #gSsdmPorts=0
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.79 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.23 seconds; current allocated memory: 342.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.06 MHz
Command     autosyn done; 19.62 sec.
Command   csynth_design done; 69.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.36 seconds. CPU system time: 5.81 seconds. Elapsed time: 69.86 seconds; current allocated memory: 344.402 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 06:21:06 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 5.07 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.15 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.37 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.5 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 5.82 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     add_library done; 0.21 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.959 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.err.log 
Command       ap_eval done; 0.37 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.16 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.err.log 
Command         ap_eval done; 2.58 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.64 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.47 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.63 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.59 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.83 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.err.log 
Command         ap_eval done; 2.6 sec.
Command       clang_tidy done; 2.64 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.53 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.68 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.55 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.err.log 
Command         ap_eval done; 2.68 sec.
Command       clang_tidy done; 2.73 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.49 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.63 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.26 seconds. CPU system time: 3.52 seconds. Elapsed time: 35.47 seconds; current allocated memory: 213.118 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 5.07 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 5.07 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.76 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.77 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.lto.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.58 sec.
INFO: [HLS 214-186] Unrolling loop 'TILE_DEPTH' (tiled_conv.cpp:75:13) in function 'tiled_conv' completely with a factor of 16 (tiled_conv.cpp:75:13)
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:56:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:56:25)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on port 'wt' (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on port 'wt' (utils.cpp:91:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int) (.1)' (utils.cpp:134:83)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.55 seconds. CPU system time: 1.1 seconds. Elapsed time: 8.91 seconds; current allocated memory: 215.057 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 215.059 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 224.029 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.28 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 235.977 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'KERN_I' (conv_7x7.cpp:52) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'store_output_tile_to_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KERN_I' (conv_7x7.cpp:52) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ACC' (conv_7x7.cpp:43) in function 'conv_7x7' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buf.V' (tiled_conv.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_ping.V' (tiled_conv.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_pong.V' (tiled_conv.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_in_buf.V' (tiled_conv.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (conv_7x7.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
Command         transform done; 1 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (tiled_conv.cpp:14)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'store_output_tile_to_DRAM' (utils.cpp:107)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_7x7' (conv_7x7.cpp:32:45)...7 expression(s) balanced.
Command         transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 271.070 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'store_output_tile_to_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHANNEL' (conv_7x7.cpp:43:22) in function 'conv_7x7'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL' (conv_7x7.cpp:38:22) in function 'conv_7x7' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'WIDTH' (conv_7x7.cpp:35:25) in function 'conv_7x7'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:32:21) in function 'conv_7x7'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V[0]' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf' (conv_7x7.cpp:78:39)
Command         transform done; 1.27 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 302.939 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.54 sec.
Command     elaborate done; 47.99 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model store_output_tile_to_DRAM 
Execute       preproc_iomode -model conv_7x7 
Execute       preproc_iomode -model load_layer_params_from_DRAM 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM 
INFO-FLOW: Configuring Module : conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       apply_spec_resource_limit conv_7x7 
INFO-FLOW: Configuring Module : store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       apply_spec_resource_limit store_output_tile_to_DRAM 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
INFO-FLOW: Preprocessing Module: conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       cdfg_preprocess -model conv_7x7 
Execute       rtl_gen_preprocess conv_7x7 
INFO-FLOW: Preprocessing Module: store_output_tile_to_DRAM ...
Execute       set_default_model store_output_tile_to_DRAM 
Execute       cdfg_preprocess -model store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM 
Execute       schedule -model load_layer_params_from_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 303.936 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM.
Execute       set_default_model load_layer_params_from_DRAM 
Execute       bind -model load_layer_params_from_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 304.701 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7 
Execute       schedule -model conv_7x7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL_KERN_I'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('W_buf_load_2', conv_7x7.cpp:46) on array 'W_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 10, loop 'CHANNEL_KERN_I'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 305.815 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.sched.adb -f 
INFO-FLOW: Finish scheduling conv_7x7.
Execute       set_default_model conv_7x7 
Execute       bind -model conv_7x7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 307.334 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bind.adb -f 
INFO-FLOW: Finish binding conv_7x7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_output_tile_to_DRAM 
Execute       schedule -model store_output_tile_to_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 307.689 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_tile_to_DRAM.
Execute       set_default_model store_output_tile_to_DRAM 
Execute       bind -model store_output_tile_to_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 308.173 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.bind.adb -f 
INFO-FLOW: Finish binding store_output_tile_to_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
WARNING: [HLS 200-871] Estimated clock period (8.26025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'tiled_conv' consists of the following:	'mul' operation of DSP[74] ('mul_ln62', tiled_conv.cpp:62) [73]  (3.36 ns)
	'add' operation of DSP[74] ('add_ln62_1', tiled_conv.cpp:62) [74]  (3.02 ns)
	'icmp' operation ('p_mid126', tiled_conv.cpp:62) [83]  (1.88 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 309.080 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 310.616 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.02 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess conv_7x7 
Execute       rtl_gen_preprocess store_output_tile_to_DRAM 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 311.757 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM 
Execute       syn_report -csynth -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -model load_layer_params_from_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.adb 
Execute       gen_tb_info load_layer_params_from_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 316.251 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7 
Execute       syn_report -csynth -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       syn_report -rtlxml -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.72 sec.
Execute       db_write -model conv_7x7 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info conv_7x7 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_tile_to_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_output_tile_to_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_20ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_tile_to_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.64 seconds; current allocated memory: 322.742 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_store_output_tile_to_DRAM 
Execute       gen_rtl store_output_tile_to_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_store_output_tile_to_DRAM 
Execute       syn_report -csynth -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/store_output_tile_to_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_output_tile_to_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model store_output_tile_to_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.adb 
Execute       gen_tb_info store_output_tile_to_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 328.487 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.27 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.15 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.86 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: Handling components in module [conv_7x7] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mux_73_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_73_16_1_1
INFO-FLOW: Found component tiled_conv_mux_32_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_32_16_1_1
INFO-FLOW: Found component tiled_conv_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: Handling components in module [store_output_tile_to_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_20ns_25_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_0.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_0
INFO-FLOW: Found component tiled_conv_conv_wt_buf_ping_V_0.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: Found component tiled_conv_conv_out_buf_0_V.
INFO-FLOW: Append model tiled_conv_conv_out_buf_0_V
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Append model load_layer_params_from_DRAM
INFO-FLOW: Append model conv_7x7
INFO-FLOW: Append model store_output_tile_to_DRAM
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_6ns_10ns_15_1_1 tiled_conv_mux_73_16_1_1 tiled_conv_mux_32_16_1_1 tiled_conv_mul_6ns_7ns_12_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mul_mul_16s_16s_29_1_1 tiled_conv_mul_4ns_7ns_10_1_1 tiled_conv_mul_mul_6ns_20ns_25_1_1 tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1 tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1 tiled_conv_conv_in_buf_V_0 tiled_conv_conv_wt_buf_ping_V_0 tiled_conv_conv_out_buf_0_V tiled_conv_control_s_axi tiled_conv_fm_m_axi tiled_conv_wt_m_axi load_layer_params_from_DRAM conv_7x7 store_output_tile_to_DRAM tiled_conv
INFO-FLOW: To file: write model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model tiled_conv_mux_73_16_1_1
INFO-FLOW: To file: write model tiled_conv_mux_32_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model tiled_conv_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_0
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_0_V
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model load_layer_params_from_DRAM
INFO-FLOW: To file: write model conv_7x7
INFO-FLOW: To file: write model store_output_tile_to_DRAM
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): tiled_conv
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_10ns_15_1_1_Multiplier_0'
Command       ap_source done; 0.11 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_7ns_12_1_1_Multiplier_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.25 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_4ns_7ns_10_1_1_Multiplier_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_2ns_22ns_23_1_1_Multiplier_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_ping_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_0_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.71 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=tiled_conv xml_exists=1
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=21 #gSsdmPorts=0
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/store_output_tile_to_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.79 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.17 seconds; current allocated memory: 342.912 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.06 MHz
Command     autosyn done; 19.39 sec.
Command   csynth_design done; 67.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.96 seconds. CPU system time: 5.54 seconds. Elapsed time: 67.4 seconds; current allocated memory: 344.400 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 08:17:52 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 4.46 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.33 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.86 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 5.13 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     add_library done; 0.21 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.928 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.cpp.err.log 
Command       ap_eval done; 0.33 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.1 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.08 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.tiled_conv.pp.0.cpp.err.log 
Command         ap_eval done; 2.36 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.42 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.39 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.tiled_conv.pp.0.cpp.err.log 
Command       ap_eval done; 1.52 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.cpp.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.58 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.82 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.conv_7x7.pp.0.cpp.err.log 
Command         ap_eval done; 2.47 sec.
Command       clang_tidy done; 2.52 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.46 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.conv_7x7.pp.0.cpp.err.log 
Command       ap_eval done; 1.56 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.cpp.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
INFO-FLOW: Setting directive 'TOP' name=tiled_conv 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.51 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang-tidy.utils.pp.0.cpp.err.log 
Command         ap_eval done; 2.48 sec.
Command       clang_tidy done; 2.51 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.52 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.utils.pp.0.cpp.err.log 
Command       ap_eval done; 1.55 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.03 seconds. CPU system time: 2.7 seconds. Elapsed time: 33.6 seconds; current allocated memory: 213.118 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 4.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.06 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.58 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.59 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.lto.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.58 sec.
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:56:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:56:25)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on port 'wt' (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on port 'wt' (utils.cpp:91:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (utils.cpp:134:83)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (utils.cpp:134:83)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.8 seconds. CPU system time: 0.61 seconds. Elapsed time: 7.71 seconds; current allocated memory: 215.076 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 215.078 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 224.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 236.044 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'KERN_I' (conv_7x7.cpp:52) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KERN_I' (conv_7x7.cpp:52) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ACC' (conv_7x7.cpp:43) in function 'conv_7x7' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buf.V' (tiled_conv.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_ping.V' (tiled_conv.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf_pong.V' (tiled_conv.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_in_buf.V' (tiled_conv.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (conv_7x7.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
Command         transform done; 0.81 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (tiled_conv.cpp:14)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_7x7' (conv_7x7.cpp:32:45)...7 expression(s) balanced.
Command         transform done; 0.52 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 270.904 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_DEPTH' (tiled_conv.cpp:75:21) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHANNEL' (conv_7x7.cpp:43:22) in function 'conv_7x7'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL' (conv_7x7.cpp:38:22) in function 'conv_7x7' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'WIDTH' (conv_7x7.cpp:35:25) in function 'conv_7x7'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:32:21) in function 'conv_7x7'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:130:83) with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V[0]' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf' (conv_7x7.cpp:78:39)
Command         transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 293.382 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.23 sec.
Command     elaborate done; 44.6 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model conv_7x7 
Execute       preproc_iomode -model load_layer_params_from_DRAM 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_layer_params_from_DRAM conv_7x7 tiled_conv
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM 
INFO-FLOW: Configuring Module : conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       apply_spec_resource_limit conv_7x7 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: load_layer_params_from_DRAM conv_7x7 tiled_conv
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
INFO-FLOW: Preprocessing Module: conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       cdfg_preprocess -model conv_7x7 
Execute       rtl_gen_preprocess conv_7x7 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: load_layer_params_from_DRAM conv_7x7 tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM 
Execute       schedule -model load_layer_params_from_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 294.294 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM.
Execute       set_default_model load_layer_params_from_DRAM 
Execute       bind -model load_layer_params_from_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 295.045 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7 
Execute       schedule -model conv_7x7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL_KERN_I'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('W_buf_load_2', conv_7x7.cpp:46) on array 'W_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 10, loop 'CHANNEL_KERN_I'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 296.158 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.sched.adb -f 
INFO-FLOW: Finish scheduling conv_7x7.
Execute       set_default_model conv_7x7 
Execute       bind -model conv_7x7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 297.708 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bind.adb -f 
INFO-FLOW: Finish binding conv_7x7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 299.170 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.87 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 301.314 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.52 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess conv_7x7 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: load_layer_params_from_DRAM conv_7x7 tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 302.456 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM 
Execute       syn_report -csynth -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -model load_layer_params_from_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info load_layer_params_from_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 306.946 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7 
Execute       syn_report -csynth -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       syn_report -rtlxml -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.72 sec.
Execute       db_write -model conv_7x7 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.adb 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info conv_7x7 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_20ns_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.16 seconds; current allocated memory: 317.805 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.72 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv 
Command       gen_rtl done; 0.36 sec.
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.95 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.adb 
Command       db_write done; 0.45 sec.
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 1.16 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: load_layer_params_from_DRAM conv_7x7 tiled_conv
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: Handling components in module [conv_7x7] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mux_73_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_73_16_1_1
INFO-FLOW: Found component tiled_conv_mux_32_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_32_16_1_1
INFO-FLOW: Found component tiled_conv_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model tiled_conv_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_urem_11ns_6ns_11_15_1.
INFO-FLOW: Append model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: Found component tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_20ns_25_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_0.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_0
INFO-FLOW: Found component tiled_conv_conv_wt_buf_ping_V_0.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: Found component tiled_conv_conv_out_buf_0_V.
INFO-FLOW: Append model tiled_conv_conv_out_buf_0_V
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Append model load_layer_params_from_DRAM
INFO-FLOW: Append model conv_7x7
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_6ns_10ns_15_1_1 tiled_conv_mux_73_16_1_1 tiled_conv_mux_32_16_1_1 tiled_conv_mul_6ns_7ns_12_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mul_mul_16s_16s_29_1_1 tiled_conv_mul_5ns_7ns_11_1_1 tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_urem_11ns_6ns_11_15_1 tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1 tiled_conv_mul_mul_6ns_20ns_25_1_1 tiled_conv_conv_in_buf_V_0 tiled_conv_conv_wt_buf_ping_V_0 tiled_conv_conv_out_buf_0_V tiled_conv_control_s_axi tiled_conv_fm_m_axi tiled_conv_wt_m_axi load_layer_params_from_DRAM conv_7x7 tiled_conv
INFO-FLOW: To file: write model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model tiled_conv_mux_73_16_1_1
INFO-FLOW: To file: write model tiled_conv_mux_32_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model tiled_conv_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_20ns_25_1_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_0
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_ping_V_0
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_0_V
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model load_layer_params_from_DRAM
INFO-FLOW: To file: write model conv_7x7
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): tiled_conv
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_10ns_15_1_1_Multiplier_0'
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_6ns_7ns_12_1_1_Multiplier_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.25 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_5ns_7ns_11_1_1_Multiplier_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_mul_2ns_22ns_23_1_1_Multiplier_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'tiled_conv_urem_11ns_6ns_11_15_1_div'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_ping_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_0_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.79 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=tiled_conv xml_exists=1
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=0
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.08 seconds. CPU system time: 0.58 seconds. Elapsed time: 10.5 seconds; current allocated memory: 334.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 20.74 sec.
Command   csynth_design done; 65.37 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.26 seconds. CPU system time: 4.29 seconds. Elapsed time: 65.37 seconds; current allocated memory: 336.027 MB.
Execute   cleanup_all 
