Analysis & Synthesis report for part5
Fri Apr 10 21:47:43 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |part5|proc:U3|Tstep_Q
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for inst_mem:U4|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated
 16. Parameter Settings for User Entity Instance: proc:U3|regn:reg_0
 17. Parameter Settings for User Entity Instance: proc:U3|regn:reg_1
 18. Parameter Settings for User Entity Instance: proc:U3|regn:reg_2
 19. Parameter Settings for User Entity Instance: proc:U3|regn:reg_3
 20. Parameter Settings for User Entity Instance: proc:U3|regn:reg_4
 21. Parameter Settings for User Entity Instance: proc:U3|regn:reg_interrup
 22. Parameter Settings for User Entity Instance: proc:U3|registre_timer:reg_6
 23. Parameter Settings for User Entity Instance: proc:U3|regn:reg_A
 24. Parameter Settings for User Entity Instance: proc:U3|regn:reg_ADDR
 25. Parameter Settings for User Entity Instance: proc:U3|regn:reg_DOUT
 26. Parameter Settings for User Entity Instance: proc:U3|regn:reg_IR
 27. Parameter Settings for User Entity Instance: proc:U3|regn:reg_G
 28. Parameter Settings for User Entity Instance: inst_mem:U4|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: regn:U5
 30. Parameter Settings for User Entity Instance: regn:U6
 31. Parameter Settings for User Entity Instance: seg7:U7|regne:reg_R0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "regn:U6"
 34. Port Connectivity Checks: "proc:U3|registre_timer:reg_6"
 35. Port Connectivity Checks: "proc:U3|dec3to8:decX"
 36. Port Connectivity Checks: "proc:U3"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 10 21:47:43 2020       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; part5                                       ;
; Top-level Entity Name           ; part5                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 208                                         ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part5              ; part5              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; part5.vhd                        ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd              ;         ;
; proc.vhd                         ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd               ;         ;
; pc_count.vhd                     ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/pc_count.vhd           ;         ;
; dec3to8.vhd                      ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/dec3to8.vhd            ;         ;
; regn.vhd                         ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/regn.vhd               ;         ;
; registre_1bit.vhd                ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/registre_1bit.vhd      ;         ;
; registre_timer.vhd               ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/registre_timer.vhd     ;         ;
; prescaler.vhd                    ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/prescaler.vhd          ;         ;
; timer.vhd                        ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/timer.vhd              ;         ;
; psa.vhd                          ; yes             ; User VHDL File                         ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/psa.vhd                ;         ;
; flipflop.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/flipflop.vhd           ;         ;
; inst_mem.vhd                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_pf24.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/db/altsyncram_pf24.tdf ;         ;
; inst_mem.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.mif           ;         ;
; seg7.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd               ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 147            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 191            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 52             ;
;     -- 5 input functions                    ; 34             ;
;     -- 4 input functions                    ; 31             ;
;     -- <=3 input functions                  ; 69             ;
;                                             ;                ;
; Dedicated logic registers                   ; 208            ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 4096           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 224            ;
; Total fan-out                               ; 1765           ;
; Average fan-out                             ; 3.25           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; |part5                                    ; 191 (19)            ; 208 (0)                   ; 4096              ; 0          ; 64   ; 0            ; |part5                                                                            ; part5           ; work         ;
;    |flipflop:U1|                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|flipflop:U1                                                                ; flipflop        ; work         ;
;    |flipflop:U2|                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|flipflop:U2                                                                ; flipflop        ; work         ;
;    |inst_mem:U4|                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part5|inst_mem:U4                                                                ; inst_mem        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part5|inst_mem:U4|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_pf24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part5|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated ; altsyncram_pf24 ; work         ;
;    |proc:U3|                              ; 161 (143)           ; 181 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3                                                                    ; proc            ; work         ;
;       |flipflop:reg_W|                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|flipflop:reg_W                                                     ; flipflop        ; work         ;
;       |pc_count:Upc|                      ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|pc_count:Upc                                                       ; pc_count        ; work         ;
;       |registre_1bit:reg_C|               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|registre_1bit:reg_C                                                ; registre_1bit   ; work         ;
;       |registre_1bit:reg_Z|               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|registre_1bit:reg_Z                                                ; registre_1bit   ; work         ;
;       |regn:reg_0|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_0                                                         ; regn            ; work         ;
;       |regn:reg_1|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_1                                                         ; regn            ; work         ;
;       |regn:reg_2|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_2                                                         ; regn            ; work         ;
;       |regn:reg_3|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_3                                                         ; regn            ; work         ;
;       |regn:reg_4|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_4                                                         ; regn            ; work         ;
;       |regn:reg_ADDR|                     ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_ADDR                                                      ; regn            ; work         ;
;       |regn:reg_A|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_A                                                         ; regn            ; work         ;
;       |regn:reg_DOUT|                     ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_DOUT                                                      ; regn            ; work         ;
;       |regn:reg_G|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_G                                                         ; regn            ; work         ;
;       |regn:reg_IR|                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part5|proc:U3|regn:reg_IR                                                        ; regn            ; work         ;
;    |regn:U5|                              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|regn:U5                                                                    ; regn            ; work         ;
;    |regn:U6|                              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|regn:U6                                                                    ; regn            ; work         ;
;    |seg7:U7|                              ; 9 (1)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|seg7:U7                                                                    ; seg7            ; work         ;
;       |regne:reg_R0|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part5|seg7:U7|regne:reg_R0                                                       ; regne           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; inst_mem:U4|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096 ; inst_mem.mif ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |part5|proc:U3|Tstep_Q                                                   ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; Tstep_Q.T5 ; Tstep_Q.T4 ; Tstep_Q.T3 ; Tstep_Q.T2 ; Tstep_Q.T1 ; Tstep_Q.T0 ;
+------------+------------+------------+------------+------------+------------+------------+
; Tstep_Q.T0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; Tstep_Q.T1 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; Tstep_Q.T2 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; Tstep_Q.T3 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; Tstep_Q.T4 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; Tstep_Q.T5 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; proc:U3|flag_z                                     ; proc:U3|ALUand      ; yes                    ;
; proc:U3|flag_c                                     ; proc:U3|ALUand      ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; proc:U3|timer:timer_0|sortie[1..15]          ; Stuck at GND due to stuck port data_in ;
; proc:U3|regn:reg_interrup|Q[1..15]           ; Stuck at GND due to stuck port data_in ;
; proc:U3|regn:reg_interrup|Q[0]               ; Stuck at VCC due to stuck port data_in ;
; proc:U3|timer:timer_0|sortie[0]              ; Lost fanout                            ;
; proc:U3|timer:timer_0|s_count[8]             ; Lost fanout                            ;
; proc:U3|registre_timer:reg_6|Q[4]            ; Lost fanout                            ;
; proc:U3|timer:timer_0|s_count[0..7,9..15]    ; Lost fanout                            ;
; proc:U3|registre_timer:reg_6|Q[5]            ; Lost fanout                            ;
; proc:U3|prescaler:prescaler_0|s_clkout       ; Lost fanout                            ;
; proc:U3|registre_timer:reg_6|Q[0..3]         ; Lost fanout                            ;
; proc:U3|prescaler:prescaler_0|s_count[0..15] ; Lost fanout                            ;
; Total Number of Removed Registers = 71       ;                                        ;
+----------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+----------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+----------------------------------+---------------------------+------------------------------------------------------------------------------+
; proc:U3|timer:timer_0|sortie[1]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[1], proc:U3|timer:timer_0|sortie[0],             ;
;                                  ; due to stuck port data_in ; proc:U3|registre_timer:reg_6|Q[5], proc:U3|prescaler:prescaler_0|s_clkout,   ;
;                                  ;                           ; proc:U3|registre_timer:reg_6|Q[3], proc:U3|prescaler:prescaler_0|s_count[8], ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[9],                                    ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[10],                                   ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[11],                                   ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[12],                                   ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[13],                                   ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[14],                                   ;
;                                  ;                           ; proc:U3|prescaler:prescaler_0|s_count[15]                                    ;
; proc:U3|timer:timer_0|s_count[8] ; Lost Fanouts              ; proc:U3|registre_timer:reg_6|Q[4], proc:U3|timer:timer_0|s_count[9],         ;
;                                  ;                           ; proc:U3|timer:timer_0|s_count[10], proc:U3|timer:timer_0|s_count[11],        ;
;                                  ;                           ; proc:U3|timer:timer_0|s_count[12], proc:U3|timer:timer_0|s_count[13]         ;
; proc:U3|timer:timer_0|sortie[2]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[2]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[3]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[3]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[4]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[4]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[5]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[5]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[6]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[6]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[7]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[7]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[8]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[8]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[9]  ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[9]                                               ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[10] ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[10]                                              ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[11] ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[11]                                              ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[12] ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[12]                                              ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[13] ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[13]                                              ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[14] ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[14]                                              ;
;                                  ; due to stuck port data_in ;                                                                              ;
; proc:U3|timer:timer_0|sortie[15] ; Stuck at GND              ; proc:U3|regn:reg_interrup|Q[15]                                              ;
;                                  ; due to stuck port data_in ;                                                                              ;
+----------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 208   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 190   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |part5|seg7:U7|regne:reg_R0|Q[0]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |part5|proc:U3|pc_count:Upc|Count[4] ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |part5|proc:U3|Mux26                 ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |part5|proc:U3|Mux33                 ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |part5|proc:U3|Mux45                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |part5|proc:U3|Selector3             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for inst_mem:U4|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_interrup ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|registre_timer:reg_6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_A ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_ADDR ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_DOUT ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_IR ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_G ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_mem:U4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; inst_mem.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_pf24      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:U5 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 9     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:U6 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 9     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg7:U7|regne:reg_R0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 7     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; inst_mem:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "regn:U6"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; rin  ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|registre_timer:reg_6"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|dec3to8:decX"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3"                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 208                         ;
;     CLR               ; 6                           ;
;     ENA               ; 158                         ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 12                          ;
; arriav_lcell_comb     ; 192                         ;
;     arith             ; 34                          ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 16                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 153                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 34                          ;
;         6 data inputs ; 52                          ;
; boundary_port         ; 64                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 5.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 10 21:47:30 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file part5.vhd
    Info (12022): Found design unit 1: part5-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 14
    Info (12023): Found entity 1: part5 File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 14
    Info (12023): Found entity 1: proc File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc_count.vhd
    Info (12022): Found design unit 1: pc_count-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/pc_count.vhd Line: 11
    Info (12023): Found entity 1: pc_count File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/pc_count.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dec3to8.vhd
    Info (12022): Found design unit 1: dec3to8-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/dec3to8.vhd Line: 9
    Info (12023): Found entity 1: dec3to8 File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/dec3to8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regn.vhd
    Info (12022): Found design unit 1: regn-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/regn.vhd Line: 12
    Info (12023): Found entity 1: regn File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/regn.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registre_1bit.vhd
    Info (12022): Found design unit 1: registre_1bit-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/registre_1bit.vhd Line: 10
    Info (12023): Found entity 1: registre_1bit File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/registre_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registre_timer.vhd
    Info (12022): Found design unit 1: registre_timer-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/registre_timer.vhd Line: 12
    Info (12023): Found entity 1: registre_timer File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/registre_timer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd
    Info (12022): Found design unit 1: prescaler-rtl File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/prescaler.vhd Line: 13
    Info (12023): Found entity 1: prescaler File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/prescaler.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-rtl File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/timer.vhd Line: 16
    Info (12023): Found entity 1: timer File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/timer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file psa.vhd
    Info (12022): Found design unit 1: psa-rtl File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/psa.vhd Line: 12
    Info (12023): Found entity 1: psa File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/psa.vhd Line: 6
Info (12127): Elaborating entity "part5" for the top level hierarchy
Warning (12125): Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: flipflop-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/flipflop.vhd Line: 9
    Info (12023): Found entity 1: flipflop File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/flipflop.vhd Line: 4
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:U1" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 53
Info (12128): Elaborating entity "proc" for hierarchy "proc:U3" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at proc.vhd(106): used implicit default value for signal "R6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 106
Warning (10492): VHDL Process Statement warning at proc.vhd(182): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 182
Warning (10492): VHDL Process Statement warning at proc.vhd(190): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 190
Warning (10492): VHDL Process Statement warning at proc.vhd(198): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 198
Warning (10492): VHDL Process Statement warning at proc.vhd(206): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 206
Warning (10631): VHDL Process Statement warning at proc.vhd(330): inferring latch(es) for signal or variable "flag_c", which holds its previous value in one or more paths through the process File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 330
Warning (10631): VHDL Process Statement warning at proc.vhd(330): inferring latch(es) for signal or variable "flag_z", which holds its previous value in one or more paths through the process File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 330
Info (10041): Inferred latch for "flag_z" at proc.vhd(330) File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 330
Info (10041): Inferred latch for "flag_c" at proc.vhd(330) File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 330
Info (12128): Elaborating entity "dec3to8" for hierarchy "proc:U3|dec3to8:decX" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 116
Info (12128): Elaborating entity "regn" for hierarchy "proc:U3|regn:reg_0" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 311
Info (12128): Elaborating entity "registre_timer" for hierarchy "proc:U3|registre_timer:reg_6" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 317
Info (12128): Elaborating entity "pc_count" for hierarchy "proc:U3|pc_count:Upc" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 318
Info (12128): Elaborating entity "prescaler" for hierarchy "proc:U3|prescaler:prescaler_0" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 325
Warning (10492): VHDL Process Statement warning at prescaler.vhd(25): signal "prescale" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/prescaler.vhd Line: 25
Info (12128): Elaborating entity "psa" for hierarchy "proc:U3|psa:psa_0" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 326
Info (12128): Elaborating entity "timer" for hierarchy "proc:U3|timer:timer_0" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 327
Warning (10492): VHDL Process Statement warning at timer.vhd(28): signal "selecteur8_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/timer.vhd Line: 28
Warning (10492): VHDL Process Statement warning at timer.vhd(36): signal "timer_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/timer.vhd Line: 36
Info (12128): Elaborating entity "registre_1bit" for hierarchy "proc:U3|registre_1bit:reg_C" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/proc.vhd Line: 360
Warning (12125): Using design file inst_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: inst_mem-SYN File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.vhd Line: 54
    Info (12023): Found entity 1: inst_mem File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.vhd Line: 42
Info (12128): Elaborating entity "inst_mem" for hierarchy "inst_mem:U4" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "inst_mem:U4|altsyncram:altsyncram_component" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "inst_mem:U4|altsyncram:altsyncram_component" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.vhd Line: 61
Info (12133): Instantiated megafunction "inst_mem:U4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/inst_mem.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "inst_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pf24.tdf
    Info (12023): Found entity 1: altsyncram_pf24 File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/db/altsyncram_pf24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pf24" for hierarchy "inst_mem:U4|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated" File: d:/prgm files/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regn" for hierarchy "regn:U5" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 81
Warning (12125): Using design file seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: seg7-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 12
    Info (12022): Found design unit 2: regne-Behavior File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 42
    Info (12023): Found entity 1: seg7 File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 5
    Info (12023): Found entity 2: regne File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 35
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:U7" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 90
Warning (10541): VHDL Signal Declaration warning at seg7.vhd(9): used implicit default value for signal "H5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at seg7.vhd(9): used implicit default value for signal "H4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at seg7.vhd(9): used implicit default value for signal "H3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at seg7.vhd(9): used implicit default value for signal "H2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at seg7.vhd(9): used implicit default value for signal "H1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 9
Info (12128): Elaborating entity "regne" for hierarchy "seg7:U7|regne:reg_R0" File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/seg7.vhd Line: 27
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer proc:U3|psa:psa_0|Selector0~0 File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/psa.vhd Line: 14
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/The_N/Documents/GitHub/6GEI367-projet-conceptioin/part5.VHDL/part5.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 342 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Fri Apr 10 21:47:43 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


