#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Oct 24 01:34:59 2017
# Process ID: 16452
# Current directory: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1
# Command line: vivado.exe -log DemoInterconnect_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoInterconnect_wrapper.tcl
# Log file: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/DemoInterconnect_wrapper.vds
# Journal file: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DemoInterconnect_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/axi_native_register_space_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/uart_transceiver_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/interface_axi_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/axi_spi_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_interface_axi_master_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_interface_axi_master_0_1' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_jtag_axi_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_jtag_axi_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_clk_wiz_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_uart_transceiver_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_uart_transceiver_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_uart_transceiver_0_1' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_uart_transceiver_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_axi_spi_master_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_axi_spi_master_0_1' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_axi_spi_master_1_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_axi_spi_master_1_1' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_mutex_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_mutex_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_xbar_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_auto_pc_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top DemoInterconnect_wrapper -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 365.773 ; gain = 95.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_wrapper' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/imports/hdl/DemoInterconnect_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'DemoInterconnect' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2819' bound to instance 'DemoInterconnect_i' of component 'DemoInterconnect' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/imports/hdl/DemoInterconnect_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2850]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_0_stub.vhdl:5' bound to instance 'axi_spi_master_0' of component 'DemoInterconnect_axi_spi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3472]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_0_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_1_stub.vhdl:5' bound to instance 'axi_spi_master_1' of component 'DemoInterconnect_axi_spi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3500]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_1_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_0_stub.vhdl:5' bound to instance 'axi_spi_master_2' of component 'DemoInterconnect_axi_spi_master_1_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3528]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_1_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_1_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_1_stub.vhdl:5' bound to instance 'axi_spi_master_3' of component 'DemoInterconnect_axi_spi_master_1_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3556]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_1_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_clk_wiz_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'DemoInterconnect_clk_wiz_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3584]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_clk_wiz_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_interconnect_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_4EB6IN' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_4EB6IN' (1#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1SL2GIW' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1SL2GIW' (2#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7DG2C0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7DG2C0' (3#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:283]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1YCPS1Z' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:394]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1YCPS1Z' (4#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:394]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_ACM7VL' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:501]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_ACM7VL' (5#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:501]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1HWY5FA' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:602]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1HWY5FA' (6#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:602]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_DBR4EM' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:703]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_DBR4EM' (7#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:703]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7XIH8P' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:808]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7XIH8P' (8#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:808]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1XSI6OU' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:919]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1XSI6OU' (9#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:919]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_2QLUHY' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1048]
INFO: [Synth 8-3491] module 'DemoInterconnect_auto_pc_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'DemoInterconnect_auto_pc_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_auto_pc_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_2QLUHY' (10#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1048]
INFO: [Synth 8-3491] module 'DemoInterconnect_xbar_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'DemoInterconnect_xbar_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2623]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_xbar_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect_axi_interconnect_0_0' (11#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1527]
INFO: [Synth 8-3491] module 'DemoInterconnect_interface_axi_master_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_0_stub.vhdl:5' bound to instance 'interface_axi_master_0' of component 'DemoInterconnect_interface_axi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3819]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_interface_axi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'DemoInterconnect_interface_axi_master_0_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_1_stub.vhdl:5' bound to instance 'interface_axi_master_1' of component 'DemoInterconnect_interface_axi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3849]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_interface_axi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'DemoInterconnect_jtag_axi_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_jtag_axi_0_0_stub.vhdl:5' bound to instance 'jtag_axi_0' of component 'DemoInterconnect_jtag_axi_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_jtag_axi_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_jtag_axi_0_0_stub.vhdl:50]
INFO: [Synth 8-3491] module 'DemoInterconnect_mutex_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_mutex_0_0_stub.vhdl:5' bound to instance 'master_comm_mutex' of component 'DemoInterconnect_mutex_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3921]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_mutex_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_mutex_0_0_stub.vhdl:68]
INFO: [Synth 8-3491] module 'DemoInterconnect_uart_transceiver_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_0_stub.vhdl:5' bound to instance 'uart_transceiver_0' of component 'DemoInterconnect_uart_transceiver_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3981]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_uart_transceiver_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'DemoInterconnect_uart_transceiver_0_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_1_stub.vhdl:5' bound to instance 'uart_transceiver_1' of component 'DemoInterconnect_uart_transceiver_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3993]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_uart_transceiver_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_1_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect' (12#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2850]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect_wrapper' (13#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/imports/hdl/DemoInterconnect_wrapper.vhd:41]
WARNING: [Synth 8-3331] design s02_couplers_imp_2QLUHY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_2QLUHY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 411.238 ; gain = 141.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 411.238 ; gain = 141.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp27/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp27/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp29/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_1'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp29/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_1'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp31/DemoInterconnect_jtag_axi_0_0_in_context.xdc] for cell 'DemoInterconnect_i/jtag_axi_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp31/DemoInterconnect_jtag_axi_0_0_in_context.xdc] for cell 'DemoInterconnect_i/jtag_axi_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp33/DemoInterconnect_clk_wiz_0_0_in_context.xdc] for cell 'DemoInterconnect_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp33/DemoInterconnect_clk_wiz_0_0_in_context.xdc] for cell 'DemoInterconnect_i/clk_wiz_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp35/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp35/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp37/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_1'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp37/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_1'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp39/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp39/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp41/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_1'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp41/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_1'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp43/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_2'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp43/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_2'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp45/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_3'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp45/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_3'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp47/DemoInterconnect_mutex_0_0_in_context.xdc] for cell 'DemoInterconnect_i/master_comm_mutex'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp47/DemoInterconnect_mutex_0_0_in_context.xdc] for cell 'DemoInterconnect_i/master_comm_mutex'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp49/DemoInterconnect_xbar_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/xbar'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp49/DemoInterconnect_xbar_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/xbar'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp51/DemoInterconnect_auto_pc_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/s02_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp51/DemoInterconnect_auto_pc_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/s02_couplers/auto_pc'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoInterconnect_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoInterconnect_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 699.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp33/DemoInterconnect_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-16452-CHRIS-PC/dcp33/DemoInterconnect_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IOB = TRUE for UART_RX_0. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for UART_RX_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for m_spi_miso. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for m_spi_miso_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for m_spi_miso_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for m_spi_miso_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for sys_clk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for sys_reset. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 2).
Applied set_property IOB = TRUE for UART_TX_0. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for UART_TX_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_mosi. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_mosi_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_mosi_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_mosi_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_sclk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_sclk_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_sclk_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_sclk_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_ss. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_ss_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_ss_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property IOB = TRUE for m_spi_ss_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 3).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interconnect/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interface_axi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interface_axi_master_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/master_comm_mutex. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/uart_transceiver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/uart_transceiver_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoInterconnect_i/clk_wiz_0/aclk' to pin 'DemoInterconnect_i/clk_wiz_0/bbstub_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoInterconnect_i/clk_wiz_0/uart' to pin 'DemoInterconnect_i/clk_wiz_0/bbstub_uart/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |DemoInterconnect_xbar_0                   |         1|
|2     |DemoInterconnect_auto_pc_0                |         1|
|3     |DemoInterconnect_axi_spi_master_0_0       |         1|
|4     |DemoInterconnect_axi_spi_master_0_1       |         1|
|5     |DemoInterconnect_axi_spi_master_1_0       |         1|
|6     |DemoInterconnect_axi_spi_master_1_1       |         1|
|7     |DemoInterconnect_clk_wiz_0_0              |         1|
|8     |DemoInterconnect_interface_axi_master_0_0 |         1|
|9     |DemoInterconnect_interface_axi_master_0_1 |         1|
|10    |DemoInterconnect_jtag_axi_0_0             |         1|
|11    |DemoInterconnect_mutex_0_0                |         1|
|12    |DemoInterconnect_uart_transceiver_0_0     |         1|
|13    |DemoInterconnect_uart_transceiver_0_1     |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |DemoInterconnect_auto_pc_0_bbox_5                |     1|
|2     |DemoInterconnect_axi_spi_master_0_0_bbox_0       |     1|
|3     |DemoInterconnect_axi_spi_master_0_1_bbox_1       |     1|
|4     |DemoInterconnect_axi_spi_master_1_0_bbox_2       |     1|
|5     |DemoInterconnect_axi_spi_master_1_1_bbox_3       |     1|
|6     |DemoInterconnect_clk_wiz_0_0_bbox_4              |     1|
|7     |DemoInterconnect_interface_axi_master_0_0_bbox_7 |     1|
|8     |DemoInterconnect_interface_axi_master_0_1_bbox_8 |     1|
|9     |DemoInterconnect_jtag_axi_0_0_bbox_9             |     1|
|10    |DemoInterconnect_mutex_0_0_bbox_10               |     1|
|11    |DemoInterconnect_uart_transceiver_0_0_bbox_11    |     1|
|12    |DemoInterconnect_uart_transceiver_0_1_bbox_12    |     1|
|13    |DemoInterconnect_xbar_0_bbox_6                   |     1|
|14    |IBUF                                             |     7|
|15    |OBUF                                             |    14|
+------+-------------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------------+------+
|      |Instance             |Module                                |Cells |
+------+---------------------+--------------------------------------+------+
|1     |top                  |                                      |  1800|
|2     |  DemoInterconnect_i |DemoInterconnect                      |  1779|
|3     |    interconnect     |DemoInterconnect_axi_interconnect_0_0 |  1055|
|4     |      s02_couplers   |s02_couplers_imp_2QLUHY               |   155|
+------+---------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 699.301 ; gain = 141.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 699.301 ; gain = 429.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 699.301 ; gain = 436.055
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/DemoInterconnect_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DemoInterconnect_wrapper_utilization_synth.rpt -pb DemoInterconnect_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 699.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 01:36:01 2017...
